Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar  2 15:52:42 2023
| Host         : DESKTOP-FELKDMR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (31)
7. checking multiple_clock (9862)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9862)
---------------------------------
 There are 9862 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.930        0.000                      0                84670        0.014        0.000                      0                84670        3.000        0.000                       0                  9868  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk    {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk    {0.000 20.000}     40.000          25.000          
sys_clk_pin          {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk_1  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk         13.930        0.000                      0                84670        0.194        0.000                      0                84670       18.750        0.000                       0                  9864  
  clkfbout_cpuclk                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_cpuclk_1       13.948        0.000                      0                84670        0.194        0.000                      0                84670       18.750        0.000                       0                  9864  
  clkfbout_cpuclk_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_cpuclk_1  clk_out1_cpuclk         13.930        0.000                      0                84670        0.014        0.000                      0                84670  
clk_out1_cpuclk    clk_out1_cpuclk_1       13.930        0.000                      0                84670        0.014        0.000                      0                84670  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_cpuclk                       
(none)             clk_out1_cpuclk_1                     
(none)             clkfbout_cpuclk                       
(none)             clkfbout_cpuclk_1                     
(none)                                clk_out1_cpuclk    
(none)                                clk_out1_cpuclk_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       13.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.930ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[18][30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.716ns (12.108%)  route 5.198ns (87.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.600    -2.447    mini_rv_u/mem_wb/clk_out1
    SLICE_X68Y122        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_fdce_C_Q)         0.419    -2.028 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.522    -0.506    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X68Y133        LUT5 (Prop_lut5_I1_O)        0.297    -0.209 r  mini_rv_u/Wb/rf[31][30]_i_1/O
                         net (fo=33, routed)          3.676     3.467    mini_rv_u/Id/regFile/D[30]
    SLICE_X87Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.581    18.042    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][30]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.613    
                         clock uncertainty           -0.180    17.433    
    SLICE_X87Y126        FDCE (Setup_fdce_C_D)       -0.037    17.396    mini_rv_u/Id/regFile/rf_reg[18][30]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                 13.930    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.580ns (9.997%)  route 5.222ns (90.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.597    -2.450    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y125        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y125        FDCE (Prop_fdce_C_Q)         0.456    -1.994 r  mini_rv_u/mem_wb/RWSel_o_reg[1]/Q
                         net (fo=32, routed)          1.164    -0.830    mini_rv_u/Wb/RWSel_o[1]
    SLICE_X63Y121        LUT5 (Prop_lut5_I3_O)        0.124    -0.706 r  mini_rv_u/Wb/rf[31][4]_i_1/O
                         net (fo=33, routed)          4.058     3.352    mini_rv_u/Id/regFile/D[4]
    SLICE_X83Y122        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.580    18.041    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y122        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][4]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.180    17.432    
    SLICE_X83Y122        FDCE (Setup_fdce_C_D)       -0.078    17.354    mini_rv_u/Id/regFile/rf_reg[8][4]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.008ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][29]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.773ns (13.850%)  route 4.808ns (86.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.478    -1.881 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.501    -0.380    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.295    -0.085 r  mini_rv_u/mem_wb/rf[8][31]_i_1/O
                         net (fo=32, routed)          3.307     3.222    mini_rv_u/Id/regFile/rf_reg[8][0]_0[0]
    SLICE_X83Y127        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.580    18.041    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y127        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][29]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.180    17.432    
    SLICE_X83Y127        FDCE (Setup_fdce_C_CE)      -0.202    17.230    mini_rv_u/Id/regFile/rf_reg[8][29]
  -------------------------------------------------------------------
                         required time                         17.230    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 14.008    

Slack (MET) :             14.024ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[28][2]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.642ns (11.517%)  route 4.932ns (88.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.518    -1.841 r  mini_rv_u/mem_wb/RegWr_o_reg[4]/Q
                         net (fo=31, routed)          1.906     0.065    mini_rv_u/mem_wb/RegWr_WB[4]
    SLICE_X78Y124        LUT6 (Prop_lut6_I3_O)        0.124     0.189 r  mini_rv_u/mem_wb/rf[28][31]_i_1/O
                         net (fo=32, routed)          3.027     3.215    mini_rv_u/Id/regFile/rf_reg[28][0]_0[0]
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.589    18.050    mini_rv_u/Id/regFile/clk_out1
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][2]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.180    17.441    
    SLICE_X82Y114        FDCE (Setup_fdce_C_CE)      -0.202    17.239    mini_rv_u/Id/regFile/rf_reg[28][2]
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 14.024    

Slack (MET) :             14.024ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[28][6]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.642ns (11.517%)  route 4.932ns (88.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.518    -1.841 r  mini_rv_u/mem_wb/RegWr_o_reg[4]/Q
                         net (fo=31, routed)          1.906     0.065    mini_rv_u/mem_wb/RegWr_WB[4]
    SLICE_X78Y124        LUT6 (Prop_lut6_I3_O)        0.124     0.189 r  mini_rv_u/mem_wb/rf[28][31]_i_1/O
                         net (fo=32, routed)          3.027     3.215    mini_rv_u/Id/regFile/rf_reg[28][0]_0[0]
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.589    18.050    mini_rv_u/Id/regFile/clk_out1
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.180    17.441    
    SLICE_X82Y114        FDCE (Setup_fdce_C_CE)      -0.202    17.239    mini_rv_u/Id/regFile/rf_reg[28][6]
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 14.024    

Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[17][14]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.716ns (12.408%)  route 5.055ns (87.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.600    -2.447    mini_rv_u/mem_wb/clk_out1
    SLICE_X68Y122        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_fdce_C_Q)         0.419    -2.028 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.348    -0.681    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X69Y130        LUT5 (Prop_lut5_I1_O)        0.297    -0.384 r  mini_rv_u/Wb/rf[31][14]_i_1/O
                         net (fo=33, routed)          3.707     3.324    mini_rv_u/Id/regFile/D[14]
    SLICE_X88Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[17][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.581    18.042    mini_rv_u/Id/regFile/clk_out1
    SLICE_X88Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[17][14]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.613    
                         clock uncertainty           -0.180    17.433    
    SLICE_X88Y126        FDCE (Setup_fdce_C_D)       -0.042    17.391    mini_rv_u/Id/regFile/rf_reg[17][14]
  -------------------------------------------------------------------
                         required time                         17.391    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                 14.068    

Slack (MET) :             14.113ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[11][4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.580ns (10.117%)  route 5.153ns (89.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 18.030 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.597    -2.450    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y125        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y125        FDCE (Prop_fdce_C_Q)         0.456    -1.994 r  mini_rv_u/mem_wb/RWSel_o_reg[1]/Q
                         net (fo=32, routed)          1.164    -0.830    mini_rv_u/Wb/RWSel_o[1]
    SLICE_X63Y121        LUT5 (Prop_lut5_I3_O)        0.124    -0.706 r  mini_rv_u/Wb/rf[31][4]_i_1/O
                         net (fo=33, routed)          3.989     3.283    mini_rv_u/Id/regFile/D[4]
    SLICE_X78Y123        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.569    18.030    mini_rv_u/Id/regFile/clk_out1
    SLICE_X78Y123        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[11][4]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.601    
                         clock uncertainty           -0.180    17.421    
    SLICE_X78Y123        FDCE (Setup_fdce_C_D)       -0.025    17.396    mini_rv_u/Id/regFile/rf_reg[11][4]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 14.113    

Slack (MET) :             14.117ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[27][21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.580ns (10.168%)  route 5.124ns (89.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.605    -2.442    mini_rv_u/mem_wb/clk_out1
    SLICE_X65Y119        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/Q
                         net (fo=1, routed)           1.138    -0.848    mini_rv_u/Wb/DRAMRd_o[21]
    SLICE_X69Y132        LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  mini_rv_u/Wb/rf[31][21]_i_1/O
                         net (fo=33, routed)          3.986     3.262    mini_rv_u/Id/regFile/D[21]
    SLICE_X87Y120        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[27][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y120        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[27][21]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X87Y120        FDCE (Setup_fdce_C_D)       -0.058    17.379    mini_rv_u/Id/regFile/rf_reg[27][21]
  -------------------------------------------------------------------
                         required time                         17.379    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 14.117    

Slack (MET) :             14.127ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[24][21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.580ns (10.243%)  route 5.083ns (89.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.605    -2.442    mini_rv_u/mem_wb/clk_out1
    SLICE_X65Y119        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/Q
                         net (fo=1, routed)           1.138    -0.848    mini_rv_u/Wb/DRAMRd_o[21]
    SLICE_X69Y132        LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  mini_rv_u/Wb/rf[31][21]_i_1/O
                         net (fo=33, routed)          3.945     3.220    mini_rv_u/Id/regFile/D[21]
    SLICE_X86Y119        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[24][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y119        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[24][21]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X86Y119        FDCE (Setup_fdce_C_D)       -0.090    17.347    mini_rv_u/Id/regFile/rf_reg[24][21]
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                 14.127    

Slack (MET) :             14.152ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 0.773ns (14.209%)  route 4.667ns (85.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.478    -1.881 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.501    -0.380    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.295    -0.085 r  mini_rv_u/mem_wb/rf[8][31]_i_1/O
                         net (fo=32, routed)          3.166     3.081    mini_rv_u/Id/regFile/rf_reg[8][0]_0[0]
    SLICE_X83Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][23]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X83Y129        FDCE (Setup_fdce_C_CE)      -0.202    17.233    mini_rv_u/Id/regFile/rf_reg[8][23]
  -------------------------------------------------------------------
                         required time                         17.233    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                 14.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.026%)  route 0.159ns (52.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y131        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  mini_rv_u/ex_mem/ALUOut_o_reg[18]/Q
                         net (fo=3, routed)           0.159    -0.257    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[18]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[18]/C
                         clock pessimism             -0.194    -0.521    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.070    -0.451    mini_rv_u/mem_wb/ALUOut_o_reg[18]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X67Y131        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  mini_rv_u/ex_mem/pc_o_reg[18]/Q
                         net (fo=1, routed)           0.169    -0.247    mini_rv_u/mem_wb/D[18]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[18]/C
                         clock pessimism             -0.194    -0.521    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.066    -0.455    mini_rv_u/mem_wb/pc4_o_reg[18]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.728%)  route 0.174ns (55.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  mini_rv_u/ex_mem/pc_o_reg[24]/Q
                         net (fo=1, routed)           0.174    -0.241    mini_rv_u/mem_wb/D[24]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[24]/C
                         clock pessimism             -0.194    -0.521    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.070    -0.451    mini_rv_u/mem_wb/pc4_o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/pc_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.240%)  route 0.157ns (45.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.550    -0.562    mini_rv_u/if_id/clk_out1
    SLICE_X68Y126        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  mini_rv_u/if_id/pc_o_reg[1]/Q
                         net (fo=3, routed)           0.157    -0.264    mini_rv_u/if_id/pc_ID[1]
    SLICE_X67Y125        LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  mini_rv_u/if_id/pc_o[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.219    mini_rv_u/id_ex/pc_o_reg[31]_1[1]
    SLICE_X67Y125        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.818    -0.334    mini_rv_u/id_ex/clk_out1
    SLICE_X67Y125        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[1]/C
                         clock pessimism             -0.194    -0.528    
    SLICE_X67Y125        FDCE (Hold_fdce_C_D)         0.092    -0.436    mini_rv_u/id_ex/pc_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.248ns (68.804%)  route 0.112ns (31.196%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.563    -0.549    bus/interface_numled/input_buf/clk_out1
    SLICE_X68Y102        FDCE                                         r  bus/interface_numled/input_buf/buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  bus/interface_numled/input_buf/buff_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.296    bus/interface_numled/input_buf/buff_reg_n_0_[2]
    SLICE_X67Y102        LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  bus/interface_numled/input_buf/num[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    bus/interface_numled/input_buf/num[2]_i_2_n_0
    SLICE_X67Y102        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.189 r  bus/interface_numled/input_buf/num_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    bus/interface_numled/ledDisplayCtrl/D[2]
    SLICE_X67Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.835    -0.317    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X67Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X67Y102        FDCE (Hold_fdce_C_D)         0.105    -0.406    bus/interface_numled/ledDisplayCtrl/num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/pc_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.277%)  route 0.151ns (44.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.552    -0.560    mini_rv_u/if_id/clk_out1
    SLICE_X68Y128        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  mini_rv_u/if_id/pc_o_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.268    mini_rv_u/if_id/pc_ID[6]
    SLICE_X69Y128        LUT2 (Prop_lut2_I0_O)        0.046    -0.222 r  mini_rv_u/if_id/pc_o[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mini_rv_u/id_ex/pc_o_reg[31]_1[6]
    SLICE_X69Y128        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.822    -0.330    mini_rv_u/id_ex/clk_out1
    SLICE_X69Y128        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[6]/C
                         clock pessimism             -0.217    -0.547    
    SLICE_X69Y128        FDCE (Hold_fdce_C_D)         0.107    -0.440    mini_rv_u/id_ex/pc_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.392%)  route 0.184ns (56.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.557    -0.555    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y133        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  mini_rv_u/ex_mem/ALUOut_o_reg[22]/Q
                         net (fo=3, routed)           0.184    -0.230    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[22]
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.827    -0.325    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[22]/C
                         clock pessimism             -0.194    -0.519    
    SLICE_X69Y133        FDCE (Hold_fdce_C_D)         0.070    -0.449    mini_rv_u/mem_wb/ALUOut_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/Anum_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.717%)  route 0.155ns (42.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.558    -0.554    mini_rv_u/if_id/clk_out1
    SLICE_X66Y134        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  mini_rv_u/if_id/pc_o_reg[21]/Q
                         net (fo=3, routed)           0.155    -0.235    mini_rv_u/if_id/pc_ID[21]
    SLICE_X66Y135        LUT4 (Prop_lut4_I2_O)        0.048    -0.187 r  mini_rv_u/if_id/Anum_o[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    mini_rv_u/id_ex/Anum_o_reg[31]_1[21]
    SLICE_X66Y135        FDCE                                         r  mini_rv_u/id_ex/Anum_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.829    -0.323    mini_rv_u/id_ex/clk_out1
    SLICE_X66Y135        FDCE                                         r  mini_rv_u/id_ex/Anum_o_reg[21]/C
                         clock pessimism             -0.216    -0.539    
    SLICE_X66Y135        FDCE (Hold_fdce_C_D)         0.131    -0.408    mini_rv_u/id_ex/Anum_o_reg[21]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/RegWr_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.568%)  route 0.183ns (56.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.580    -0.532    mini_rv_u/ex_mem/clk_out1
    SLICE_X73Y120        FDCE                                         r  mini_rv_u/ex_mem/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  mini_rv_u/ex_mem/RegWr_o_reg[4]/Q
                         net (fo=4, routed)           0.183    -0.209    mini_rv_u/mem_wb/RegWr_o_reg[4]_0[4]
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.853    -0.299    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                         clock pessimism             -0.194    -0.493    
    SLICE_X74Y120        FDCE (Hold_fdce_C_D)         0.063    -0.430    mini_rv_u/mem_wb/RegWr_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.043%)  route 0.187ns (56.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y132        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  mini_rv_u/ex_mem/ALUOut_o_reg[24]/Q
                         net (fo=3, routed)           0.187    -0.229    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[24]
    SLICE_X69Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[24]/C
                         clock pessimism             -0.194    -0.520    
    SLICE_X69Y132        FDCE (Hold_fdce_C_D)         0.066    -0.454    mini_rv_u/mem_wb/ALUOut_o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cpuClk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  cpuClk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X39Y94    bus/interface_led_switch/input_buf/buff_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X43Y71    bus/interface_led_switch/input_buf/buff_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X43Y71    bus/interface_led_switch/input_buf/buff_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X43Y71    bus/interface_led_switch/input_buf/buff_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y71    bus/interface_led_switch/input_buf/buff_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y71    bus/interface_led_switch/input_buf/buff_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y71    bus/interface_led_switch/input_buf/buff_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y94    bus/interface_led_switch/input_buf/buff_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y15    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y15    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y15    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y15    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cpuClk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  cpuClk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk_1
  To Clock:  clk_out1_cpuclk_1

Setup :            0  Failing Endpoints,  Worst Slack       13.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.948ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[18][30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.716ns (12.108%)  route 5.198ns (87.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.600    -2.447    mini_rv_u/mem_wb/clk_out1
    SLICE_X68Y122        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_fdce_C_Q)         0.419    -2.028 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.522    -0.506    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X68Y133        LUT5 (Prop_lut5_I1_O)        0.297    -0.209 r  mini_rv_u/Wb/rf[31][30]_i_1/O
                         net (fo=33, routed)          3.676     3.467    mini_rv_u/Id/regFile/D[30]
    SLICE_X87Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.581    18.042    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][30]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.613    
                         clock uncertainty           -0.161    17.452    
    SLICE_X87Y126        FDCE (Setup_fdce_C_D)       -0.037    17.415    mini_rv_u/Id/regFile/rf_reg[18][30]
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                 13.948    

Slack (MET) :             14.021ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.580ns (9.997%)  route 5.222ns (90.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.597    -2.450    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y125        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y125        FDCE (Prop_fdce_C_Q)         0.456    -1.994 r  mini_rv_u/mem_wb/RWSel_o_reg[1]/Q
                         net (fo=32, routed)          1.164    -0.830    mini_rv_u/Wb/RWSel_o[1]
    SLICE_X63Y121        LUT5 (Prop_lut5_I3_O)        0.124    -0.706 r  mini_rv_u/Wb/rf[31][4]_i_1/O
                         net (fo=33, routed)          4.058     3.352    mini_rv_u/Id/regFile/D[4]
    SLICE_X83Y122        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.580    18.041    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y122        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][4]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.161    17.451    
    SLICE_X83Y122        FDCE (Setup_fdce_C_D)       -0.078    17.373    mini_rv_u/Id/regFile/rf_reg[8][4]
  -------------------------------------------------------------------
                         required time                         17.373    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                 14.021    

Slack (MET) :             14.027ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][29]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.773ns (13.850%)  route 4.808ns (86.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.478    -1.881 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.501    -0.380    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.295    -0.085 r  mini_rv_u/mem_wb/rf[8][31]_i_1/O
                         net (fo=32, routed)          3.307     3.222    mini_rv_u/Id/regFile/rf_reg[8][0]_0[0]
    SLICE_X83Y127        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.580    18.041    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y127        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][29]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.161    17.451    
    SLICE_X83Y127        FDCE (Setup_fdce_C_CE)      -0.202    17.249    mini_rv_u/Id/regFile/rf_reg[8][29]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 14.027    

Slack (MET) :             14.043ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[28][2]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.642ns (11.517%)  route 4.932ns (88.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.518    -1.841 r  mini_rv_u/mem_wb/RegWr_o_reg[4]/Q
                         net (fo=31, routed)          1.906     0.065    mini_rv_u/mem_wb/RegWr_WB[4]
    SLICE_X78Y124        LUT6 (Prop_lut6_I3_O)        0.124     0.189 r  mini_rv_u/mem_wb/rf[28][31]_i_1/O
                         net (fo=32, routed)          3.027     3.215    mini_rv_u/Id/regFile/rf_reg[28][0]_0[0]
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.589    18.050    mini_rv_u/Id/regFile/clk_out1
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][2]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.161    17.460    
    SLICE_X82Y114        FDCE (Setup_fdce_C_CE)      -0.202    17.258    mini_rv_u/Id/regFile/rf_reg[28][2]
  -------------------------------------------------------------------
                         required time                         17.258    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 14.043    

Slack (MET) :             14.043ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[28][6]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.642ns (11.517%)  route 4.932ns (88.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.518    -1.841 r  mini_rv_u/mem_wb/RegWr_o_reg[4]/Q
                         net (fo=31, routed)          1.906     0.065    mini_rv_u/mem_wb/RegWr_WB[4]
    SLICE_X78Y124        LUT6 (Prop_lut6_I3_O)        0.124     0.189 r  mini_rv_u/mem_wb/rf[28][31]_i_1/O
                         net (fo=32, routed)          3.027     3.215    mini_rv_u/Id/regFile/rf_reg[28][0]_0[0]
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.589    18.050    mini_rv_u/Id/regFile/clk_out1
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.161    17.460    
    SLICE_X82Y114        FDCE (Setup_fdce_C_CE)      -0.202    17.258    mini_rv_u/Id/regFile/rf_reg[28][6]
  -------------------------------------------------------------------
                         required time                         17.258    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 14.043    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[17][14]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.716ns (12.408%)  route 5.055ns (87.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.600    -2.447    mini_rv_u/mem_wb/clk_out1
    SLICE_X68Y122        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_fdce_C_Q)         0.419    -2.028 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.348    -0.681    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X69Y130        LUT5 (Prop_lut5_I1_O)        0.297    -0.384 r  mini_rv_u/Wb/rf[31][14]_i_1/O
                         net (fo=33, routed)          3.707     3.324    mini_rv_u/Id/regFile/D[14]
    SLICE_X88Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[17][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.581    18.042    mini_rv_u/Id/regFile/clk_out1
    SLICE_X88Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[17][14]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.613    
                         clock uncertainty           -0.161    17.452    
    SLICE_X88Y126        FDCE (Setup_fdce_C_D)       -0.042    17.410    mini_rv_u/Id/regFile/rf_reg[17][14]
  -------------------------------------------------------------------
                         required time                         17.410    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.132ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[11][4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.580ns (10.117%)  route 5.153ns (89.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 18.030 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.597    -2.450    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y125        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y125        FDCE (Prop_fdce_C_Q)         0.456    -1.994 r  mini_rv_u/mem_wb/RWSel_o_reg[1]/Q
                         net (fo=32, routed)          1.164    -0.830    mini_rv_u/Wb/RWSel_o[1]
    SLICE_X63Y121        LUT5 (Prop_lut5_I3_O)        0.124    -0.706 r  mini_rv_u/Wb/rf[31][4]_i_1/O
                         net (fo=33, routed)          3.989     3.283    mini_rv_u/Id/regFile/D[4]
    SLICE_X78Y123        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.569    18.030    mini_rv_u/Id/regFile/clk_out1
    SLICE_X78Y123        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[11][4]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.601    
                         clock uncertainty           -0.161    17.440    
    SLICE_X78Y123        FDCE (Setup_fdce_C_D)       -0.025    17.415    mini_rv_u/Id/regFile/rf_reg[11][4]
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 14.132    

Slack (MET) :             14.136ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[27][21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.580ns (10.168%)  route 5.124ns (89.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.605    -2.442    mini_rv_u/mem_wb/clk_out1
    SLICE_X65Y119        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/Q
                         net (fo=1, routed)           1.138    -0.848    mini_rv_u/Wb/DRAMRd_o[21]
    SLICE_X69Y132        LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  mini_rv_u/Wb/rf[31][21]_i_1/O
                         net (fo=33, routed)          3.986     3.262    mini_rv_u/Id/regFile/D[21]
    SLICE_X87Y120        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[27][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y120        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[27][21]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.161    17.456    
    SLICE_X87Y120        FDCE (Setup_fdce_C_D)       -0.058    17.398    mini_rv_u/Id/regFile/rf_reg[27][21]
  -------------------------------------------------------------------
                         required time                         17.398    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 14.136    

Slack (MET) :             14.145ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[24][21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.580ns (10.243%)  route 5.083ns (89.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.605    -2.442    mini_rv_u/mem_wb/clk_out1
    SLICE_X65Y119        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/Q
                         net (fo=1, routed)           1.138    -0.848    mini_rv_u/Wb/DRAMRd_o[21]
    SLICE_X69Y132        LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  mini_rv_u/Wb/rf[31][21]_i_1/O
                         net (fo=33, routed)          3.945     3.220    mini_rv_u/Id/regFile/D[21]
    SLICE_X86Y119        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[24][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y119        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[24][21]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.161    17.456    
    SLICE_X86Y119        FDCE (Setup_fdce_C_D)       -0.090    17.366    mini_rv_u/Id/regFile/rf_reg[24][21]
  -------------------------------------------------------------------
                         required time                         17.366    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                 14.145    

Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 0.773ns (14.209%)  route 4.667ns (85.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.478    -1.881 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.501    -0.380    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.295    -0.085 r  mini_rv_u/mem_wb/rf[8][31]_i_1/O
                         net (fo=32, routed)          3.166     3.081    mini_rv_u/Id/regFile/rf_reg[8][0]_0[0]
    SLICE_X83Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][23]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.161    17.454    
    SLICE_X83Y129        FDCE (Setup_fdce_C_CE)      -0.202    17.252    mini_rv_u/Id/regFile/rf_reg[8][23]
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                 14.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.026%)  route 0.159ns (52.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y131        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  mini_rv_u/ex_mem/ALUOut_o_reg[18]/Q
                         net (fo=3, routed)           0.159    -0.257    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[18]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[18]/C
                         clock pessimism             -0.194    -0.521    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.070    -0.451    mini_rv_u/mem_wb/ALUOut_o_reg[18]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X67Y131        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  mini_rv_u/ex_mem/pc_o_reg[18]/Q
                         net (fo=1, routed)           0.169    -0.247    mini_rv_u/mem_wb/D[18]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[18]/C
                         clock pessimism             -0.194    -0.521    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.066    -0.455    mini_rv_u/mem_wb/pc4_o_reg[18]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.728%)  route 0.174ns (55.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  mini_rv_u/ex_mem/pc_o_reg[24]/Q
                         net (fo=1, routed)           0.174    -0.241    mini_rv_u/mem_wb/D[24]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[24]/C
                         clock pessimism             -0.194    -0.521    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.070    -0.451    mini_rv_u/mem_wb/pc4_o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/pc_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.240%)  route 0.157ns (45.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.550    -0.562    mini_rv_u/if_id/clk_out1
    SLICE_X68Y126        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  mini_rv_u/if_id/pc_o_reg[1]/Q
                         net (fo=3, routed)           0.157    -0.264    mini_rv_u/if_id/pc_ID[1]
    SLICE_X67Y125        LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  mini_rv_u/if_id/pc_o[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.219    mini_rv_u/id_ex/pc_o_reg[31]_1[1]
    SLICE_X67Y125        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.818    -0.334    mini_rv_u/id_ex/clk_out1
    SLICE_X67Y125        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[1]/C
                         clock pessimism             -0.194    -0.528    
    SLICE_X67Y125        FDCE (Hold_fdce_C_D)         0.092    -0.436    mini_rv_u/id_ex/pc_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.248ns (68.804%)  route 0.112ns (31.196%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.563    -0.549    bus/interface_numled/input_buf/clk_out1
    SLICE_X68Y102        FDCE                                         r  bus/interface_numled/input_buf/buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  bus/interface_numled/input_buf/buff_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.296    bus/interface_numled/input_buf/buff_reg_n_0_[2]
    SLICE_X67Y102        LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  bus/interface_numled/input_buf/num[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    bus/interface_numled/input_buf/num[2]_i_2_n_0
    SLICE_X67Y102        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.189 r  bus/interface_numled/input_buf/num_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    bus/interface_numled/ledDisplayCtrl/D[2]
    SLICE_X67Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.835    -0.317    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X67Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X67Y102        FDCE (Hold_fdce_C_D)         0.105    -0.406    bus/interface_numled/ledDisplayCtrl/num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/pc_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.277%)  route 0.151ns (44.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.552    -0.560    mini_rv_u/if_id/clk_out1
    SLICE_X68Y128        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  mini_rv_u/if_id/pc_o_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.268    mini_rv_u/if_id/pc_ID[6]
    SLICE_X69Y128        LUT2 (Prop_lut2_I0_O)        0.046    -0.222 r  mini_rv_u/if_id/pc_o[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mini_rv_u/id_ex/pc_o_reg[31]_1[6]
    SLICE_X69Y128        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.822    -0.330    mini_rv_u/id_ex/clk_out1
    SLICE_X69Y128        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[6]/C
                         clock pessimism             -0.217    -0.547    
    SLICE_X69Y128        FDCE (Hold_fdce_C_D)         0.107    -0.440    mini_rv_u/id_ex/pc_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.392%)  route 0.184ns (56.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.557    -0.555    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y133        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  mini_rv_u/ex_mem/ALUOut_o_reg[22]/Q
                         net (fo=3, routed)           0.184    -0.230    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[22]
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.827    -0.325    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[22]/C
                         clock pessimism             -0.194    -0.519    
    SLICE_X69Y133        FDCE (Hold_fdce_C_D)         0.070    -0.449    mini_rv_u/mem_wb/ALUOut_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/Anum_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.717%)  route 0.155ns (42.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.558    -0.554    mini_rv_u/if_id/clk_out1
    SLICE_X66Y134        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  mini_rv_u/if_id/pc_o_reg[21]/Q
                         net (fo=3, routed)           0.155    -0.235    mini_rv_u/if_id/pc_ID[21]
    SLICE_X66Y135        LUT4 (Prop_lut4_I2_O)        0.048    -0.187 r  mini_rv_u/if_id/Anum_o[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    mini_rv_u/id_ex/Anum_o_reg[31]_1[21]
    SLICE_X66Y135        FDCE                                         r  mini_rv_u/id_ex/Anum_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.829    -0.323    mini_rv_u/id_ex/clk_out1
    SLICE_X66Y135        FDCE                                         r  mini_rv_u/id_ex/Anum_o_reg[21]/C
                         clock pessimism             -0.216    -0.539    
    SLICE_X66Y135        FDCE (Hold_fdce_C_D)         0.131    -0.408    mini_rv_u/id_ex/Anum_o_reg[21]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/RegWr_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.568%)  route 0.183ns (56.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.580    -0.532    mini_rv_u/ex_mem/clk_out1
    SLICE_X73Y120        FDCE                                         r  mini_rv_u/ex_mem/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  mini_rv_u/ex_mem/RegWr_o_reg[4]/Q
                         net (fo=4, routed)           0.183    -0.209    mini_rv_u/mem_wb/RegWr_o_reg[4]_0[4]
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.853    -0.299    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                         clock pessimism             -0.194    -0.493    
    SLICE_X74Y120        FDCE (Hold_fdce_C_D)         0.063    -0.430    mini_rv_u/mem_wb/RegWr_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.043%)  route 0.187ns (56.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y132        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  mini_rv_u/ex_mem/ALUOut_o_reg[24]/Q
                         net (fo=3, routed)           0.187    -0.229    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[24]
    SLICE_X69Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[24]/C
                         clock pessimism             -0.194    -0.520    
    SLICE_X69Y132        FDCE (Hold_fdce_C_D)         0.066    -0.454    mini_rv_u/mem_wb/ALUOut_o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cpuClk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  cpuClk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X39Y94    bus/interface_led_switch/input_buf/buff_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X43Y71    bus/interface_led_switch/input_buf/buff_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X43Y71    bus/interface_led_switch/input_buf/buff_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X43Y71    bus/interface_led_switch/input_buf/buff_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y71    bus/interface_led_switch/input_buf/buff_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y71    bus/interface_led_switch/input_buf/buff_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y71    bus/interface_led_switch/input_buf/buff_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y94    bus/interface_led_switch/input_buf/buff_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y15    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y15    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y43    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y15    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y15    bus/interface_RAM/dRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk_1
  To Clock:  clkfbout_cpuclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cpuClk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  cpuClk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cpuClk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk_1
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       13.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.930ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[18][30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.716ns (12.108%)  route 5.198ns (87.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.600    -2.447    mini_rv_u/mem_wb/clk_out1
    SLICE_X68Y122        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_fdce_C_Q)         0.419    -2.028 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.522    -0.506    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X68Y133        LUT5 (Prop_lut5_I1_O)        0.297    -0.209 r  mini_rv_u/Wb/rf[31][30]_i_1/O
                         net (fo=33, routed)          3.676     3.467    mini_rv_u/Id/regFile/D[30]
    SLICE_X87Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.581    18.042    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][30]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.613    
                         clock uncertainty           -0.180    17.433    
    SLICE_X87Y126        FDCE (Setup_fdce_C_D)       -0.037    17.396    mini_rv_u/Id/regFile/rf_reg[18][30]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                 13.930    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.580ns (9.997%)  route 5.222ns (90.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.597    -2.450    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y125        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y125        FDCE (Prop_fdce_C_Q)         0.456    -1.994 r  mini_rv_u/mem_wb/RWSel_o_reg[1]/Q
                         net (fo=32, routed)          1.164    -0.830    mini_rv_u/Wb/RWSel_o[1]
    SLICE_X63Y121        LUT5 (Prop_lut5_I3_O)        0.124    -0.706 r  mini_rv_u/Wb/rf[31][4]_i_1/O
                         net (fo=33, routed)          4.058     3.352    mini_rv_u/Id/regFile/D[4]
    SLICE_X83Y122        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.580    18.041    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y122        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][4]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.180    17.432    
    SLICE_X83Y122        FDCE (Setup_fdce_C_D)       -0.078    17.354    mini_rv_u/Id/regFile/rf_reg[8][4]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.008ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][29]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.773ns (13.850%)  route 4.808ns (86.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.478    -1.881 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.501    -0.380    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.295    -0.085 r  mini_rv_u/mem_wb/rf[8][31]_i_1/O
                         net (fo=32, routed)          3.307     3.222    mini_rv_u/Id/regFile/rf_reg[8][0]_0[0]
    SLICE_X83Y127        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.580    18.041    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y127        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][29]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.180    17.432    
    SLICE_X83Y127        FDCE (Setup_fdce_C_CE)      -0.202    17.230    mini_rv_u/Id/regFile/rf_reg[8][29]
  -------------------------------------------------------------------
                         required time                         17.230    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 14.008    

Slack (MET) :             14.024ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[28][2]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.642ns (11.517%)  route 4.932ns (88.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.518    -1.841 r  mini_rv_u/mem_wb/RegWr_o_reg[4]/Q
                         net (fo=31, routed)          1.906     0.065    mini_rv_u/mem_wb/RegWr_WB[4]
    SLICE_X78Y124        LUT6 (Prop_lut6_I3_O)        0.124     0.189 r  mini_rv_u/mem_wb/rf[28][31]_i_1/O
                         net (fo=32, routed)          3.027     3.215    mini_rv_u/Id/regFile/rf_reg[28][0]_0[0]
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.589    18.050    mini_rv_u/Id/regFile/clk_out1
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][2]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.180    17.441    
    SLICE_X82Y114        FDCE (Setup_fdce_C_CE)      -0.202    17.239    mini_rv_u/Id/regFile/rf_reg[28][2]
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 14.024    

Slack (MET) :             14.024ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[28][6]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.642ns (11.517%)  route 4.932ns (88.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.518    -1.841 r  mini_rv_u/mem_wb/RegWr_o_reg[4]/Q
                         net (fo=31, routed)          1.906     0.065    mini_rv_u/mem_wb/RegWr_WB[4]
    SLICE_X78Y124        LUT6 (Prop_lut6_I3_O)        0.124     0.189 r  mini_rv_u/mem_wb/rf[28][31]_i_1/O
                         net (fo=32, routed)          3.027     3.215    mini_rv_u/Id/regFile/rf_reg[28][0]_0[0]
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.589    18.050    mini_rv_u/Id/regFile/clk_out1
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.180    17.441    
    SLICE_X82Y114        FDCE (Setup_fdce_C_CE)      -0.202    17.239    mini_rv_u/Id/regFile/rf_reg[28][6]
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 14.024    

Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[17][14]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.716ns (12.408%)  route 5.055ns (87.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.600    -2.447    mini_rv_u/mem_wb/clk_out1
    SLICE_X68Y122        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_fdce_C_Q)         0.419    -2.028 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.348    -0.681    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X69Y130        LUT5 (Prop_lut5_I1_O)        0.297    -0.384 r  mini_rv_u/Wb/rf[31][14]_i_1/O
                         net (fo=33, routed)          3.707     3.324    mini_rv_u/Id/regFile/D[14]
    SLICE_X88Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[17][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.581    18.042    mini_rv_u/Id/regFile/clk_out1
    SLICE_X88Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[17][14]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.613    
                         clock uncertainty           -0.180    17.433    
    SLICE_X88Y126        FDCE (Setup_fdce_C_D)       -0.042    17.391    mini_rv_u/Id/regFile/rf_reg[17][14]
  -------------------------------------------------------------------
                         required time                         17.391    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                 14.068    

Slack (MET) :             14.113ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[11][4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.580ns (10.117%)  route 5.153ns (89.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 18.030 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.597    -2.450    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y125        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y125        FDCE (Prop_fdce_C_Q)         0.456    -1.994 r  mini_rv_u/mem_wb/RWSel_o_reg[1]/Q
                         net (fo=32, routed)          1.164    -0.830    mini_rv_u/Wb/RWSel_o[1]
    SLICE_X63Y121        LUT5 (Prop_lut5_I3_O)        0.124    -0.706 r  mini_rv_u/Wb/rf[31][4]_i_1/O
                         net (fo=33, routed)          3.989     3.283    mini_rv_u/Id/regFile/D[4]
    SLICE_X78Y123        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.569    18.030    mini_rv_u/Id/regFile/clk_out1
    SLICE_X78Y123        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[11][4]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.601    
                         clock uncertainty           -0.180    17.421    
    SLICE_X78Y123        FDCE (Setup_fdce_C_D)       -0.025    17.396    mini_rv_u/Id/regFile/rf_reg[11][4]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 14.113    

Slack (MET) :             14.117ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[27][21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.580ns (10.168%)  route 5.124ns (89.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.605    -2.442    mini_rv_u/mem_wb/clk_out1
    SLICE_X65Y119        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/Q
                         net (fo=1, routed)           1.138    -0.848    mini_rv_u/Wb/DRAMRd_o[21]
    SLICE_X69Y132        LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  mini_rv_u/Wb/rf[31][21]_i_1/O
                         net (fo=33, routed)          3.986     3.262    mini_rv_u/Id/regFile/D[21]
    SLICE_X87Y120        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[27][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y120        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[27][21]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X87Y120        FDCE (Setup_fdce_C_D)       -0.058    17.379    mini_rv_u/Id/regFile/rf_reg[27][21]
  -------------------------------------------------------------------
                         required time                         17.379    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 14.117    

Slack (MET) :             14.127ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[24][21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.580ns (10.243%)  route 5.083ns (89.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.605    -2.442    mini_rv_u/mem_wb/clk_out1
    SLICE_X65Y119        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/Q
                         net (fo=1, routed)           1.138    -0.848    mini_rv_u/Wb/DRAMRd_o[21]
    SLICE_X69Y132        LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  mini_rv_u/Wb/rf[31][21]_i_1/O
                         net (fo=33, routed)          3.945     3.220    mini_rv_u/Id/regFile/D[21]
    SLICE_X86Y119        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[24][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y119        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[24][21]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X86Y119        FDCE (Setup_fdce_C_D)       -0.090    17.347    mini_rv_u/Id/regFile/rf_reg[24][21]
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                 14.127    

Slack (MET) :             14.152ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 0.773ns (14.209%)  route 4.667ns (85.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.478    -1.881 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.501    -0.380    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.295    -0.085 r  mini_rv_u/mem_wb/rf[8][31]_i_1/O
                         net (fo=32, routed)          3.166     3.081    mini_rv_u/Id/regFile/rf_reg[8][0]_0[0]
    SLICE_X83Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][23]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X83Y129        FDCE (Setup_fdce_C_CE)      -0.202    17.233    mini_rv_u/Id/regFile/rf_reg[8][23]
  -------------------------------------------------------------------
                         required time                         17.233    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                 14.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.026%)  route 0.159ns (52.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y131        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  mini_rv_u/ex_mem/ALUOut_o_reg[18]/Q
                         net (fo=3, routed)           0.159    -0.257    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[18]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[18]/C
                         clock pessimism             -0.194    -0.521    
                         clock uncertainty            0.180    -0.341    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.070    -0.271    mini_rv_u/mem_wb/ALUOut_o_reg[18]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X67Y131        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  mini_rv_u/ex_mem/pc_o_reg[18]/Q
                         net (fo=1, routed)           0.169    -0.247    mini_rv_u/mem_wb/D[18]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[18]/C
                         clock pessimism             -0.194    -0.521    
                         clock uncertainty            0.180    -0.341    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.066    -0.275    mini_rv_u/mem_wb/pc4_o_reg[18]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.728%)  route 0.174ns (55.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  mini_rv_u/ex_mem/pc_o_reg[24]/Q
                         net (fo=1, routed)           0.174    -0.241    mini_rv_u/mem_wb/D[24]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[24]/C
                         clock pessimism             -0.194    -0.521    
                         clock uncertainty            0.180    -0.341    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.070    -0.271    mini_rv_u/mem_wb/pc4_o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/pc_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.240%)  route 0.157ns (45.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.550    -0.562    mini_rv_u/if_id/clk_out1
    SLICE_X68Y126        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  mini_rv_u/if_id/pc_o_reg[1]/Q
                         net (fo=3, routed)           0.157    -0.264    mini_rv_u/if_id/pc_ID[1]
    SLICE_X67Y125        LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  mini_rv_u/if_id/pc_o[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.219    mini_rv_u/id_ex/pc_o_reg[31]_1[1]
    SLICE_X67Y125        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.818    -0.334    mini_rv_u/id_ex/clk_out1
    SLICE_X67Y125        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[1]/C
                         clock pessimism             -0.194    -0.528    
                         clock uncertainty            0.180    -0.348    
    SLICE_X67Y125        FDCE (Hold_fdce_C_D)         0.092    -0.256    mini_rv_u/id_ex/pc_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.248ns (68.804%)  route 0.112ns (31.196%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.563    -0.549    bus/interface_numled/input_buf/clk_out1
    SLICE_X68Y102        FDCE                                         r  bus/interface_numled/input_buf/buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  bus/interface_numled/input_buf/buff_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.296    bus/interface_numled/input_buf/buff_reg_n_0_[2]
    SLICE_X67Y102        LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  bus/interface_numled/input_buf/num[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    bus/interface_numled/input_buf/num[2]_i_2_n_0
    SLICE_X67Y102        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.189 r  bus/interface_numled/input_buf/num_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    bus/interface_numled/ledDisplayCtrl/D[2]
    SLICE_X67Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.835    -0.317    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X67Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.180    -0.331    
    SLICE_X67Y102        FDCE (Hold_fdce_C_D)         0.105    -0.226    bus/interface_numled/ledDisplayCtrl/num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/pc_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.277%)  route 0.151ns (44.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.552    -0.560    mini_rv_u/if_id/clk_out1
    SLICE_X68Y128        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  mini_rv_u/if_id/pc_o_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.268    mini_rv_u/if_id/pc_ID[6]
    SLICE_X69Y128        LUT2 (Prop_lut2_I0_O)        0.046    -0.222 r  mini_rv_u/if_id/pc_o[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mini_rv_u/id_ex/pc_o_reg[31]_1[6]
    SLICE_X69Y128        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.822    -0.330    mini_rv_u/id_ex/clk_out1
    SLICE_X69Y128        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[6]/C
                         clock pessimism             -0.217    -0.547    
                         clock uncertainty            0.180    -0.367    
    SLICE_X69Y128        FDCE (Hold_fdce_C_D)         0.107    -0.260    mini_rv_u/id_ex/pc_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.392%)  route 0.184ns (56.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.557    -0.555    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y133        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  mini_rv_u/ex_mem/ALUOut_o_reg[22]/Q
                         net (fo=3, routed)           0.184    -0.230    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[22]
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.827    -0.325    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[22]/C
                         clock pessimism             -0.194    -0.519    
                         clock uncertainty            0.180    -0.339    
    SLICE_X69Y133        FDCE (Hold_fdce_C_D)         0.070    -0.269    mini_rv_u/mem_wb/ALUOut_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/Anum_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.717%)  route 0.155ns (42.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.558    -0.554    mini_rv_u/if_id/clk_out1
    SLICE_X66Y134        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  mini_rv_u/if_id/pc_o_reg[21]/Q
                         net (fo=3, routed)           0.155    -0.235    mini_rv_u/if_id/pc_ID[21]
    SLICE_X66Y135        LUT4 (Prop_lut4_I2_O)        0.048    -0.187 r  mini_rv_u/if_id/Anum_o[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    mini_rv_u/id_ex/Anum_o_reg[31]_1[21]
    SLICE_X66Y135        FDCE                                         r  mini_rv_u/id_ex/Anum_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.829    -0.323    mini_rv_u/id_ex/clk_out1
    SLICE_X66Y135        FDCE                                         r  mini_rv_u/id_ex/Anum_o_reg[21]/C
                         clock pessimism             -0.216    -0.539    
                         clock uncertainty            0.180    -0.359    
    SLICE_X66Y135        FDCE (Hold_fdce_C_D)         0.131    -0.228    mini_rv_u/id_ex/Anum_o_reg[21]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/RegWr_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.568%)  route 0.183ns (56.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.580    -0.532    mini_rv_u/ex_mem/clk_out1
    SLICE_X73Y120        FDCE                                         r  mini_rv_u/ex_mem/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  mini_rv_u/ex_mem/RegWr_o_reg[4]/Q
                         net (fo=4, routed)           0.183    -0.209    mini_rv_u/mem_wb/RegWr_o_reg[4]_0[4]
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.853    -0.299    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                         clock pessimism             -0.194    -0.493    
                         clock uncertainty            0.180    -0.313    
    SLICE_X74Y120        FDCE (Hold_fdce_C_D)         0.063    -0.250    mini_rv_u/mem_wb/RegWr_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.043%)  route 0.187ns (56.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y132        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  mini_rv_u/ex_mem/ALUOut_o_reg[24]/Q
                         net (fo=3, routed)           0.187    -0.229    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[24]
    SLICE_X69Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[24]/C
                         clock pessimism             -0.194    -0.520    
                         clock uncertainty            0.180    -0.340    
    SLICE_X69Y132        FDCE (Hold_fdce_C_D)         0.066    -0.274    mini_rv_u/mem_wb/ALUOut_o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk_1

Setup :            0  Failing Endpoints,  Worst Slack       13.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.930ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[18][30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.716ns (12.108%)  route 5.198ns (87.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.600    -2.447    mini_rv_u/mem_wb/clk_out1
    SLICE_X68Y122        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_fdce_C_Q)         0.419    -2.028 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.522    -0.506    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X68Y133        LUT5 (Prop_lut5_I1_O)        0.297    -0.209 r  mini_rv_u/Wb/rf[31][30]_i_1/O
                         net (fo=33, routed)          3.676     3.467    mini_rv_u/Id/regFile/D[30]
    SLICE_X87Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.581    18.042    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[18][30]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.613    
                         clock uncertainty           -0.180    17.433    
    SLICE_X87Y126        FDCE (Setup_fdce_C_D)       -0.037    17.396    mini_rv_u/Id/regFile/rf_reg[18][30]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                 13.930    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.580ns (9.997%)  route 5.222ns (90.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.597    -2.450    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y125        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y125        FDCE (Prop_fdce_C_Q)         0.456    -1.994 r  mini_rv_u/mem_wb/RWSel_o_reg[1]/Q
                         net (fo=32, routed)          1.164    -0.830    mini_rv_u/Wb/RWSel_o[1]
    SLICE_X63Y121        LUT5 (Prop_lut5_I3_O)        0.124    -0.706 r  mini_rv_u/Wb/rf[31][4]_i_1/O
                         net (fo=33, routed)          4.058     3.352    mini_rv_u/Id/regFile/D[4]
    SLICE_X83Y122        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.580    18.041    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y122        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][4]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.180    17.432    
    SLICE_X83Y122        FDCE (Setup_fdce_C_D)       -0.078    17.354    mini_rv_u/Id/regFile/rf_reg[8][4]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.008ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][29]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.773ns (13.850%)  route 4.808ns (86.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.478    -1.881 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.501    -0.380    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.295    -0.085 r  mini_rv_u/mem_wb/rf[8][31]_i_1/O
                         net (fo=32, routed)          3.307     3.222    mini_rv_u/Id/regFile/rf_reg[8][0]_0[0]
    SLICE_X83Y127        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.580    18.041    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y127        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][29]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.180    17.432    
    SLICE_X83Y127        FDCE (Setup_fdce_C_CE)      -0.202    17.230    mini_rv_u/Id/regFile/rf_reg[8][29]
  -------------------------------------------------------------------
                         required time                         17.230    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 14.008    

Slack (MET) :             14.024ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[28][2]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.642ns (11.517%)  route 4.932ns (88.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.518    -1.841 r  mini_rv_u/mem_wb/RegWr_o_reg[4]/Q
                         net (fo=31, routed)          1.906     0.065    mini_rv_u/mem_wb/RegWr_WB[4]
    SLICE_X78Y124        LUT6 (Prop_lut6_I3_O)        0.124     0.189 r  mini_rv_u/mem_wb/rf[28][31]_i_1/O
                         net (fo=32, routed)          3.027     3.215    mini_rv_u/Id/regFile/rf_reg[28][0]_0[0]
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.589    18.050    mini_rv_u/Id/regFile/clk_out1
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][2]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.180    17.441    
    SLICE_X82Y114        FDCE (Setup_fdce_C_CE)      -0.202    17.239    mini_rv_u/Id/regFile/rf_reg[28][2]
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 14.024    

Slack (MET) :             14.024ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[28][6]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.642ns (11.517%)  route 4.932ns (88.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.518    -1.841 r  mini_rv_u/mem_wb/RegWr_o_reg[4]/Q
                         net (fo=31, routed)          1.906     0.065    mini_rv_u/mem_wb/RegWr_WB[4]
    SLICE_X78Y124        LUT6 (Prop_lut6_I3_O)        0.124     0.189 r  mini_rv_u/mem_wb/rf[28][31]_i_1/O
                         net (fo=32, routed)          3.027     3.215    mini_rv_u/Id/regFile/rf_reg[28][0]_0[0]
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.589    18.050    mini_rv_u/Id/regFile/clk_out1
    SLICE_X82Y114        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[28][6]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.180    17.441    
    SLICE_X82Y114        FDCE (Setup_fdce_C_CE)      -0.202    17.239    mini_rv_u/Id/regFile/rf_reg[28][6]
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 14.024    

Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[17][14]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.716ns (12.408%)  route 5.055ns (87.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.600    -2.447    mini_rv_u/mem_wb/clk_out1
    SLICE_X68Y122        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_fdce_C_Q)         0.419    -2.028 r  mini_rv_u/mem_wb/RWSel_o_reg[0]/Q
                         net (fo=32, routed)          1.348    -0.681    mini_rv_u/Wb/RWSel_o[0]
    SLICE_X69Y130        LUT5 (Prop_lut5_I1_O)        0.297    -0.384 r  mini_rv_u/Wb/rf[31][14]_i_1/O
                         net (fo=33, routed)          3.707     3.324    mini_rv_u/Id/regFile/D[14]
    SLICE_X88Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[17][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.581    18.042    mini_rv_u/Id/regFile/clk_out1
    SLICE_X88Y126        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[17][14]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.613    
                         clock uncertainty           -0.180    17.433    
    SLICE_X88Y126        FDCE (Setup_fdce_C_D)       -0.042    17.391    mini_rv_u/Id/regFile/rf_reg[17][14]
  -------------------------------------------------------------------
                         required time                         17.391    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                 14.068    

Slack (MET) :             14.113ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RWSel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[11][4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.580ns (10.117%)  route 5.153ns (89.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 18.030 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.597    -2.450    mini_rv_u/mem_wb/clk_out1
    SLICE_X71Y125        FDCE                                         r  mini_rv_u/mem_wb/RWSel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y125        FDCE (Prop_fdce_C_Q)         0.456    -1.994 r  mini_rv_u/mem_wb/RWSel_o_reg[1]/Q
                         net (fo=32, routed)          1.164    -0.830    mini_rv_u/Wb/RWSel_o[1]
    SLICE_X63Y121        LUT5 (Prop_lut5_I3_O)        0.124    -0.706 r  mini_rv_u/Wb/rf[31][4]_i_1/O
                         net (fo=33, routed)          3.989     3.283    mini_rv_u/Id/regFile/D[4]
    SLICE_X78Y123        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.569    18.030    mini_rv_u/Id/regFile/clk_out1
    SLICE_X78Y123        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[11][4]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.601    
                         clock uncertainty           -0.180    17.421    
    SLICE_X78Y123        FDCE (Setup_fdce_C_D)       -0.025    17.396    mini_rv_u/Id/regFile/rf_reg[11][4]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 14.113    

Slack (MET) :             14.117ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[27][21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.580ns (10.168%)  route 5.124ns (89.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.605    -2.442    mini_rv_u/mem_wb/clk_out1
    SLICE_X65Y119        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/Q
                         net (fo=1, routed)           1.138    -0.848    mini_rv_u/Wb/DRAMRd_o[21]
    SLICE_X69Y132        LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  mini_rv_u/Wb/rf[31][21]_i_1/O
                         net (fo=33, routed)          3.986     3.262    mini_rv_u/Id/regFile/D[21]
    SLICE_X87Y120        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[27][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X87Y120        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[27][21]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X87Y120        FDCE (Setup_fdce_C_D)       -0.058    17.379    mini_rv_u/Id/regFile/rf_reg[27][21]
  -------------------------------------------------------------------
                         required time                         17.379    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 14.117    

Slack (MET) :             14.127ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[24][21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.580ns (10.243%)  route 5.083ns (89.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 18.046 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.605    -2.442    mini_rv_u/mem_wb/clk_out1
    SLICE_X65Y119        FDCE                                         r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  mini_rv_u/mem_wb/DRAMRd_o_reg[21]/Q
                         net (fo=1, routed)           1.138    -0.848    mini_rv_u/Wb/DRAMRd_o[21]
    SLICE_X69Y132        LUT5 (Prop_lut5_I2_O)        0.124    -0.724 r  mini_rv_u/Wb/rf[31][21]_i_1/O
                         net (fo=33, routed)          3.945     3.220    mini_rv_u/Id/regFile/D[21]
    SLICE_X86Y119        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[24][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.585    18.046    mini_rv_u/Id/regFile/clk_out1
    SLICE_X86Y119        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[24][21]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.617    
                         clock uncertainty           -0.180    17.437    
    SLICE_X86Y119        FDCE (Setup_fdce_C_D)       -0.090    17.347    mini_rv_u/Id/regFile/rf_reg[24][21]
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                 14.127    

Slack (MET) :             14.152ns  (required time - arrival time)
  Source:                 mini_rv_u/mem_wb/RegWe_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/Id/regFile/rf_reg[8][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk_1 fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 0.773ns (14.209%)  route 4.667ns (85.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.688    -2.359    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWe_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.478    -1.881 r  mini_rv_u/mem_wb/RegWe_o_reg[0]/Q
                         net (fo=31, routed)          1.501    -0.380    mini_rv_u/mem_wb/RegWe_WB
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.295    -0.085 r  mini_rv_u/mem_wb/rf[8][31]_i_1/O
                         net (fo=32, routed)          3.166     3.081    mini_rv_u/Id/regFile/rf_reg[8][0]_0[0]
    SLICE_X83Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 f  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 f  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.583    18.044    mini_rv_u/Id/regFile/clk_out1
    SLICE_X83Y129        FDCE                                         r  mini_rv_u/Id/regFile/rf_reg[8][23]/C  (IS_INVERTED)
                         clock pessimism             -0.429    17.615    
                         clock uncertainty           -0.180    17.435    
    SLICE_X83Y129        FDCE (Setup_fdce_C_CE)      -0.202    17.233    mini_rv_u/Id/regFile/rf_reg[8][23]
  -------------------------------------------------------------------
                         required time                         17.233    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                 14.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.026%)  route 0.159ns (52.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y131        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  mini_rv_u/ex_mem/ALUOut_o_reg[18]/Q
                         net (fo=3, routed)           0.159    -0.257    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[18]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[18]/C
                         clock pessimism             -0.194    -0.521    
                         clock uncertainty            0.180    -0.341    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.070    -0.271    mini_rv_u/mem_wb/ALUOut_o_reg[18]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.555    -0.557    mini_rv_u/ex_mem/clk_out1
    SLICE_X67Y131        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  mini_rv_u/ex_mem/pc_o_reg[18]/Q
                         net (fo=1, routed)           0.169    -0.247    mini_rv_u/mem_wb/D[18]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[18]/C
                         clock pessimism             -0.194    -0.521    
                         clock uncertainty            0.180    -0.341    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.066    -0.275    mini_rv_u/mem_wb/pc4_o_reg[18]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/pc_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/pc4_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.728%)  route 0.174ns (55.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X67Y132        FDCE                                         r  mini_rv_u/ex_mem/pc_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  mini_rv_u/ex_mem/pc_o_reg[24]/Q
                         net (fo=1, routed)           0.174    -0.241    mini_rv_u/mem_wb/D[24]
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.825    -0.327    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y131        FDCE                                         r  mini_rv_u/mem_wb/pc4_o_reg[24]/C
                         clock pessimism             -0.194    -0.521    
                         clock uncertainty            0.180    -0.341    
    SLICE_X69Y131        FDCE (Hold_fdce_C_D)         0.070    -0.271    mini_rv_u/mem_wb/pc4_o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/pc_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.240%)  route 0.157ns (45.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.550    -0.562    mini_rv_u/if_id/clk_out1
    SLICE_X68Y126        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  mini_rv_u/if_id/pc_o_reg[1]/Q
                         net (fo=3, routed)           0.157    -0.264    mini_rv_u/if_id/pc_ID[1]
    SLICE_X67Y125        LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  mini_rv_u/if_id/pc_o[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.219    mini_rv_u/id_ex/pc_o_reg[31]_1[1]
    SLICE_X67Y125        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.818    -0.334    mini_rv_u/id_ex/clk_out1
    SLICE_X67Y125        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[1]/C
                         clock pessimism             -0.194    -0.528    
                         clock uncertainty            0.180    -0.348    
    SLICE_X67Y125        FDCE (Hold_fdce_C_D)         0.092    -0.256    mini_rv_u/id_ex/pc_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bus/interface_numled/input_buf/buff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bus/interface_numled/ledDisplayCtrl/num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.248ns (68.804%)  route 0.112ns (31.196%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.563    -0.549    bus/interface_numled/input_buf/clk_out1
    SLICE_X68Y102        FDCE                                         r  bus/interface_numled/input_buf/buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  bus/interface_numled/input_buf/buff_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.296    bus/interface_numled/input_buf/buff_reg_n_0_[2]
    SLICE_X67Y102        LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  bus/interface_numled/input_buf/num[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    bus/interface_numled/input_buf/num[2]_i_2_n_0
    SLICE_X67Y102        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.189 r  bus/interface_numled/input_buf/num_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    bus/interface_numled/ledDisplayCtrl/D[2]
    SLICE_X67Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.835    -0.317    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X67Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.180    -0.331    
    SLICE_X67Y102        FDCE (Hold_fdce_C_D)         0.105    -0.226    bus/interface_numled/ledDisplayCtrl/num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/pc_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.277%)  route 0.151ns (44.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.552    -0.560    mini_rv_u/if_id/clk_out1
    SLICE_X68Y128        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  mini_rv_u/if_id/pc_o_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.268    mini_rv_u/if_id/pc_ID[6]
    SLICE_X69Y128        LUT2 (Prop_lut2_I0_O)        0.046    -0.222 r  mini_rv_u/if_id/pc_o[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mini_rv_u/id_ex/pc_o_reg[31]_1[6]
    SLICE_X69Y128        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.822    -0.330    mini_rv_u/id_ex/clk_out1
    SLICE_X69Y128        FDCE                                         r  mini_rv_u/id_ex/pc_o_reg[6]/C
                         clock pessimism             -0.217    -0.547    
                         clock uncertainty            0.180    -0.367    
    SLICE_X69Y128        FDCE (Hold_fdce_C_D)         0.107    -0.260    mini_rv_u/id_ex/pc_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.392%)  route 0.184ns (56.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.557    -0.555    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y133        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  mini_rv_u/ex_mem/ALUOut_o_reg[22]/Q
                         net (fo=3, routed)           0.184    -0.230    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[22]
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.827    -0.325    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y133        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[22]/C
                         clock pessimism             -0.194    -0.519    
                         clock uncertainty            0.180    -0.339    
    SLICE_X69Y133        FDCE (Hold_fdce_C_D)         0.070    -0.269    mini_rv_u/mem_wb/ALUOut_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mini_rv_u/if_id/pc_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/id_ex/Anum_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.717%)  route 0.155ns (42.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.558    -0.554    mini_rv_u/if_id/clk_out1
    SLICE_X66Y134        FDCE                                         r  mini_rv_u/if_id/pc_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  mini_rv_u/if_id/pc_o_reg[21]/Q
                         net (fo=3, routed)           0.155    -0.235    mini_rv_u/if_id/pc_ID[21]
    SLICE_X66Y135        LUT4 (Prop_lut4_I2_O)        0.048    -0.187 r  mini_rv_u/if_id/Anum_o[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    mini_rv_u/id_ex/Anum_o_reg[31]_1[21]
    SLICE_X66Y135        FDCE                                         r  mini_rv_u/id_ex/Anum_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.829    -0.323    mini_rv_u/id_ex/clk_out1
    SLICE_X66Y135        FDCE                                         r  mini_rv_u/id_ex/Anum_o_reg[21]/C
                         clock pessimism             -0.216    -0.539    
                         clock uncertainty            0.180    -0.359    
    SLICE_X66Y135        FDCE (Hold_fdce_C_D)         0.131    -0.228    mini_rv_u/id_ex/Anum_o_reg[21]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/RegWr_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/RegWr_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.568%)  route 0.183ns (56.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.580    -0.532    mini_rv_u/ex_mem/clk_out1
    SLICE_X73Y120        FDCE                                         r  mini_rv_u/ex_mem/RegWr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  mini_rv_u/ex_mem/RegWr_o_reg[4]/Q
                         net (fo=4, routed)           0.183    -0.209    mini_rv_u/mem_wb/RegWr_o_reg[4]_0[4]
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.853    -0.299    mini_rv_u/mem_wb/clk_out1
    SLICE_X74Y120        FDCE                                         r  mini_rv_u/mem_wb/RegWr_o_reg[4]/C
                         clock pessimism             -0.194    -0.493    
                         clock uncertainty            0.180    -0.313    
    SLICE_X74Y120        FDCE (Hold_fdce_C_D)         0.063    -0.250    mini_rv_u/mem_wb/RegWr_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mini_rv_u/ex_mem/ALUOut_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/mem_wb/ALUOut_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.043%)  route 0.187ns (56.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.556    -0.556    mini_rv_u/ex_mem/clk_out1
    SLICE_X65Y132        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  mini_rv_u/ex_mem/ALUOut_o_reg[24]/Q
                         net (fo=3, routed)           0.187    -0.229    mini_rv_u/mem_wb/ALUOut_o_reg[31]_1[24]
    SLICE_X69Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/mem_wb/clk_out1
    SLICE_X69Y132        FDCE                                         r  mini_rv_u/mem_wb/ALUOut_o_reg[24]/C
                         clock pessimism             -0.194    -0.520    
                         clock uncertainty            0.180    -0.340    
    SLICE_X69Y132        FDCE (Hold_fdce_C_D)         0.066    -0.274    mini_rv_u/mem_wb/ALUOut_o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.046    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_cpuclk
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_ca
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.925ns  (logic 4.385ns (40.136%)  route 6.540ns (59.864%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X65Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           2.082     0.109    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.150     0.259 r  bus/interface_numled/ledDisplayCtrl/led_ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.459     4.717    led_ca_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.779     8.496 r  led_ca_OBUF_inst/O
                         net (fo=0)                   0.000     8.496    led_ca
    T10                                                               r  led_ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.268ns  (logic 4.135ns (40.275%)  route 6.132ns (59.725%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X65Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           2.082     0.109    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.233 r  bus/interface_numled/ledDisplayCtrl/led_cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.051     4.283    led_cb_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.839 r  led_cb_OBUF_inst/O
                         net (fo=0)                   0.000     7.839    led_cb
    R10                                                               r  led_cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.250ns  (logic 4.375ns (42.678%)  route 5.876ns (57.322%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X65Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           2.080     0.107    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.150     0.257 r  bus/interface_numled/ledDisplayCtrl/led_cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.796     4.053    led_cf_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.769     7.821 r  led_cf_OBUF_inst/O
                         net (fo=0)                   0.000     7.821    led_cf
    T11                                                               r  led_cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.027ns  (logic 4.114ns (41.025%)  route 5.913ns (58.975%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X65Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           2.080     0.107    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124     0.231 r  bus/interface_numled/ledDisplayCtrl/led_ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.834     4.064    led_ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.598 r  led_ce_OBUF_inst/O
                         net (fo=0)                   0.000     7.598    led_ce
    P15                                                               r  led_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 4.360ns (45.102%)  route 5.307ns (54.898%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X67Y101        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/Q
                         net (fo=7, routed)           1.460    -0.513    bus/interface_numled/ledDisplayCtrl/num[3]
    SLICE_X63Y100        LUT4 (Prop_lut4_I0_O)        0.152    -0.361 r  bus/interface_numled/ledDisplayCtrl/led_cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.847     3.486    led_cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.752     7.238 r  led_cd_OBUF_inst/O
                         net (fo=0)                   0.000     7.238    led_cd
    K13                                                               r  led_cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.058ns  (logic 4.117ns (45.453%)  route 4.941ns (54.547%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X67Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/Q
                         net (fo=7, routed)           1.543    -0.430    bus/interface_numled/ledDisplayCtrl/num[2]
    SLICE_X63Y91         LUT4 (Prop_lut4_I2_O)        0.124    -0.306 r  bus/interface_numled/ledDisplayCtrl/led_cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.398     3.092    led_cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.629 r  led_cg_OBUF_inst/O
                         net (fo=0)                   0.000     6.629    led_cg
    L18                                                               r  led_cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 4.030ns (44.938%)  route 4.938ns (55.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X64Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/Q
                         net (fo=1, routed)           4.938     2.965    led_en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     6.540 r  led_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.540    led_en[2]
    T9                                                                r  led_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.947ns  (logic 4.073ns (45.524%)  route 4.874ns (54.476%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X67Y101        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/Q
                         net (fo=7, routed)           1.460    -0.513    bus/interface_numled/ledDisplayCtrl/num[3]
    SLICE_X63Y100        LUT4 (Prop_lut4_I0_O)        0.124    -0.389 r  bus/interface_numled/ledDisplayCtrl/led_cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.414     3.025    led_cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.518 r  led_cc_OBUF_inst/O
                         net (fo=0)                   0.000     6.518    led_cc
    K16                                                               r  led_cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.937ns  (logic 4.205ns (47.057%)  route 4.731ns (52.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X66Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDCE (Prop_fdce_C_Q)         0.478    -1.951 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/Q
                         net (fo=1, routed)           4.731     2.780    led_en_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.727     6.508 r  led_en_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.508    led_en[7]
    U13                                                               r  led_en[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 4.146ns (52.510%)  route 3.749ns (47.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.634    -2.413    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X64Y99         FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.994 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/Q
                         net (fo=1, routed)           3.749     1.756    led_en_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.727     5.482 r  led_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.482    led_en[5]
    T14                                                               r  led_en[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.392ns (65.778%)  route 0.724ns (34.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.567    -0.545    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y83         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  bus/interface_led_switch/input_buf/buff_reg[3]/Q
                         net (fo=1, routed)           0.724     0.320    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.571 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.571    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.393ns (65.797%)  route 0.724ns (34.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.568    -0.544    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y85         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  bus/interface_led_switch/input_buf/buff_reg[4]/Q
                         net (fo=1, routed)           0.724     0.321    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.573 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.573    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.389ns (64.118%)  route 0.777ns (35.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.562    -0.550    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  bus/interface_led_switch/input_buf/buff_reg[8]/Q
                         net (fo=1, routed)           0.777     0.368    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.617 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.617    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.383ns (63.622%)  route 0.791ns (36.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.563    -0.549    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X66Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/Q
                         net (fo=1, routed)           0.791     0.405    led_en_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.624 r  led_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.624    led_en[6]
    K2                                                                r  led_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.377ns (63.588%)  route 0.789ns (36.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.572    -0.540    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y94         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  bus/interface_led_switch/input_buf/buff_reg[1]/Q
                         net (fo=1, routed)           0.789     0.389    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.625 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.625    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.393ns (64.039%)  route 0.782ns (35.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.562    -0.550    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X29Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  bus/interface_led_switch/input_buf/buff_reg[5]/Q
                         net (fo=1, routed)           0.782     0.373    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.626 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.626    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.396ns (63.422%)  route 0.805ns (36.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.562    -0.550    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  bus/interface_led_switch/input_buf/buff_reg[9]/Q
                         net (fo=1, routed)           0.805     0.396    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.651 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.651    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.397ns (62.707%)  route 0.831ns (37.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.562    -0.550    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  bus/interface_led_switch/input_buf/buff_reg[6]/Q
                         net (fo=1, routed)           0.831     0.421    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.677 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.677    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.373ns (61.388%)  route 0.864ns (38.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.558    -0.554    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X43Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  bus/interface_led_switch/input_buf/buff_reg[11]/Q
                         net (fo=1, routed)           0.864     0.450    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.683 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.683    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.397ns (62.184%)  route 0.849ns (37.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.562    -0.550    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  bus/interface_led_switch/input_buf/buff_reg[7]/Q
                         net (fo=1, routed)           0.849     0.440    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.696 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.696    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_cpuclk_1
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_ca
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.925ns  (logic 4.385ns (40.136%)  route 6.540ns (59.864%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X65Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           2.082     0.109    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.150     0.259 r  bus/interface_numled/ledDisplayCtrl/led_ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.459     4.717    led_ca_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.779     8.496 r  led_ca_OBUF_inst/O
                         net (fo=0)                   0.000     8.496    led_ca
    T10                                                               r  led_ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.268ns  (logic 4.135ns (40.275%)  route 6.132ns (59.725%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X65Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           2.082     0.109    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.233 r  bus/interface_numled/ledDisplayCtrl/led_cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.051     4.283    led_cb_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.839 r  led_cb_OBUF_inst/O
                         net (fo=0)                   0.000     7.839    led_cb
    R10                                                               r  led_cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.250ns  (logic 4.375ns (42.678%)  route 5.876ns (57.322%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X65Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           2.080     0.107    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.150     0.257 r  bus/interface_numled/ledDisplayCtrl/led_cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.796     4.053    led_cf_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.769     7.821 r  led_cf_OBUF_inst/O
                         net (fo=0)                   0.000     7.821    led_cf
    T11                                                               r  led_cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.027ns  (logic 4.114ns (41.025%)  route 5.913ns (58.975%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X65Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[0]/Q
                         net (fo=7, routed)           2.080     0.107    bus/interface_numled/ledDisplayCtrl/num[0]
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124     0.231 r  bus/interface_numled/ledDisplayCtrl/led_ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.834     4.064    led_ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.598 r  led_ce_OBUF_inst/O
                         net (fo=0)                   0.000     7.598    led_ce
    P15                                                               r  led_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 4.360ns (45.102%)  route 5.307ns (54.898%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X67Y101        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/Q
                         net (fo=7, routed)           1.460    -0.513    bus/interface_numled/ledDisplayCtrl/num[3]
    SLICE_X63Y100        LUT4 (Prop_lut4_I0_O)        0.152    -0.361 r  bus/interface_numled/ledDisplayCtrl/led_cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.847     3.486    led_cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.752     7.238 r  led_cd_OBUF_inst/O
                         net (fo=0)                   0.000     7.238    led_cd
    K13                                                               r  led_cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.058ns  (logic 4.117ns (45.453%)  route 4.941ns (54.547%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X67Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[2]/Q
                         net (fo=7, routed)           1.543    -0.430    bus/interface_numled/ledDisplayCtrl/num[2]
    SLICE_X63Y91         LUT4 (Prop_lut4_I2_O)        0.124    -0.306 r  bus/interface_numled/ledDisplayCtrl/led_cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.398     3.092    led_cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.629 r  led_cg_OBUF_inst/O
                         net (fo=0)                   0.000     6.629    led_cg
    L18                                                               r  led_cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 4.030ns (44.938%)  route 4.938ns (55.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X64Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[2]/Q
                         net (fo=1, routed)           4.938     2.965    led_en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     6.540 r  led_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.540    led_en[2]
    T9                                                                r  led_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.947ns  (logic 4.073ns (45.524%)  route 4.874ns (54.476%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X67Y101        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  bus/interface_numled/ledDisplayCtrl/num_reg[3]/Q
                         net (fo=7, routed)           1.460    -0.513    bus/interface_numled/ledDisplayCtrl/num[3]
    SLICE_X63Y100        LUT4 (Prop_lut4_I0_O)        0.124    -0.389 r  bus/interface_numled/ledDisplayCtrl/led_cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.414     3.025    led_cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.518 r  led_cc_OBUF_inst/O
                         net (fo=0)                   0.000     6.518    led_cc
    K16                                                               r  led_cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.937ns  (logic 4.205ns (47.057%)  route 4.731ns (52.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.618    -2.429    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X66Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDCE (Prop_fdce_C_Q)         0.478    -1.951 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[7]/Q
                         net (fo=1, routed)           4.731     2.780    led_en_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.727     6.508 r  led_en_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.508    led_en[7]
    U13                                                               r  led_en[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 4.146ns (52.510%)  route 3.749ns (47.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.634    -2.413    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X64Y99         FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.994 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[5]/Q
                         net (fo=1, routed)           3.749     1.756    led_en_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.727     5.482 r  led_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.482    led_en[5]
    T14                                                               r  led_en[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.392ns (65.778%)  route 0.724ns (34.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.567    -0.545    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y83         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  bus/interface_led_switch/input_buf/buff_reg[3]/Q
                         net (fo=1, routed)           0.724     0.320    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.571 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.571    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.393ns (65.797%)  route 0.724ns (34.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.568    -0.544    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y85         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  bus/interface_led_switch/input_buf/buff_reg[4]/Q
                         net (fo=1, routed)           0.724     0.321    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.573 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.573    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.389ns (64.118%)  route 0.777ns (35.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.562    -0.550    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  bus/interface_led_switch/input_buf/buff_reg[8]/Q
                         net (fo=1, routed)           0.777     0.368    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.617 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.617    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.383ns (63.622%)  route 0.791ns (36.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.563    -0.549    bus/interface_numled/ledDisplayCtrl/clk_out1
    SLICE_X66Y102        FDCE                                         r  bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  bus/interface_numled/ledDisplayCtrl/led_en_reg[6]/Q
                         net (fo=1, routed)           0.791     0.405    led_en_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.624 r  led_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.624    led_en[6]
    K2                                                                r  led_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.377ns (63.588%)  route 0.789ns (36.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.572    -0.540    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y94         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  bus/interface_led_switch/input_buf/buff_reg[1]/Q
                         net (fo=1, routed)           0.789     0.389    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.625 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.625    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.393ns (64.039%)  route 0.782ns (35.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.562    -0.550    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X29Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  bus/interface_led_switch/input_buf/buff_reg[5]/Q
                         net (fo=1, routed)           0.782     0.373    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.626 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.626    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.396ns (63.422%)  route 0.805ns (36.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.562    -0.550    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  bus/interface_led_switch/input_buf/buff_reg[9]/Q
                         net (fo=1, routed)           0.805     0.396    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.651 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.651    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.397ns (62.707%)  route 0.831ns (37.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.562    -0.550    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  bus/interface_led_switch/input_buf/buff_reg[6]/Q
                         net (fo=1, routed)           0.831     0.421    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.677 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.677    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.373ns (61.388%)  route 0.864ns (38.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.558    -0.554    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X43Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  bus/interface_led_switch/input_buf/buff_reg[11]/Q
                         net (fo=1, routed)           0.864     0.450    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.683 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.683    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/interface_led_switch/input_buf/buff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.397ns (62.184%)  route 0.849ns (37.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.562    -0.550    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  bus/interface_led_switch/input_buf/buff_reg[7]/Q
                         net (fo=1, routed)           0.849     0.440    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.696 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.696    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_cpuclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpuClk/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpuClk/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cpuclk fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    cpuClk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    18.260 f  cpuClk/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    18.819    cpuClk/inst/clkfbout_cpuclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.848 f  cpuClk/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    19.677    cpuClk/inst/clkfbout_buf_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  cpuClk/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpuClk/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpuClk/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clkfbout_cpuclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    cpuClk/inst/clkfbout_buf_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  cpuClk/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_cpuclk_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpuClk/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cpuclk_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpuClk/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cpuclk_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    cpuClk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    18.260 f  cpuClk/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    18.819    cpuClk/inst/clkfbout_cpuclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.848 f  cpuClk/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    19.677    cpuClk/inst/clkfbout_buf_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  cpuClk/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpuClk/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cpuclk_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpuClk/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clkfbout_cpuclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    cpuClk/inst/clkfbout_buf_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  cpuClk/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_cpuclk

Max Delay          1654 Endpoints
Min Delay          1654 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.702ns  (logic 1.507ns (9.023%)  route 15.195ns (90.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       15.195    16.702    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X43Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.503    -2.035    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X43Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.702ns  (logic 1.507ns (9.023%)  route 15.195ns (90.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       15.195    16.702    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X43Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.503    -2.035    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X43Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.702ns  (logic 1.507ns (9.023%)  route 15.195ns (90.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       15.195    16.702    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X43Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.503    -2.035    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X43Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.248ns  (logic 1.507ns (9.275%)  route 14.741ns (90.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.741    16.248    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X28Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.248ns  (logic 1.507ns (9.275%)  route 14.741ns (90.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.741    16.248    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X28Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.248ns  (logic 1.507ns (9.275%)  route 14.741ns (90.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.741    16.248    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X28Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.248ns  (logic 1.507ns (9.275%)  route 14.741ns (90.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.741    16.248    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X28Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.244ns  (logic 1.507ns (9.277%)  route 14.737ns (90.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.737    16.244    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X29Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X29Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.244ns  (logic 1.507ns (9.277%)  route 14.737ns (90.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.737    16.244    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X29Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X29Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.244ns  (logic 1.507ns (9.277%)  route 14.737ns (90.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.737    16.244    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X29Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X29Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            bus/interface_led_switch/output_buf/buff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.235ns (20.202%)  route 0.927ns (79.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  switch_IBUF[12]_inst/O
                         net (fo=1, routed)           0.927     1.161    bus/interface_led_switch/output_buf/D[12]
    SLICE_X67Y92         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.839    -0.313    bus/interface_led_switch/output_buf/clk_out1
    SLICE_X67Y92         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_if/branch_pc_o_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.275ns (19.953%)  route 1.102ns (80.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.102     1.376    mini_rv_u/ex_if/rst_IBUF
    SLICE_X61Y138        FDCE                                         f  mini_rv_u/ex_if/branch_pc_o_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.829    -0.323    mini_rv_u/ex_if/clk_out1
    SLICE_X61Y138        FDCE                                         r  mini_rv_u/ex_if/branch_pc_o_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_o_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.275ns (19.953%)  route 1.102ns (80.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.102     1.376    mini_rv_u/ex_mem/rst_IBUF
    SLICE_X61Y138        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_o_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.829    -0.323    mini_rv_u/ex_mem/clk_out1
    SLICE_X61Y138        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[30]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            bus/interface_led_switch/output_buf/buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.245ns (17.487%)  route 1.158ns (82.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.158     1.404    bus/interface_led_switch/output_buf/D[0]
    SLICE_X67Y96         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.840    -0.312    bus/interface_led_switch/output_buf/clk_out1
    SLICE_X67Y96         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_mem_o_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.275ns (18.925%)  route 1.176ns (81.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.176     1.451    mini_rv_u/ex_mem/rst_IBUF
    SLICE_X59Y136        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_mem_o_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/ex_mem/clk_out1
    SLICE_X59Y136        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_mem_o_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_mem_o_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.275ns (18.925%)  route 1.176ns (81.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.176     1.451    mini_rv_u/ex_mem/rst_IBUF
    SLICE_X59Y136        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_mem_o_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/ex_mem/clk_out1
    SLICE_X59Y136        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_mem_o_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_mem_o_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.275ns (18.925%)  route 1.176ns (81.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.176     1.451    mini_rv_u/ex_mem/rst_IBUF
    SLICE_X59Y136        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_mem_o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/ex_mem/clk_out1
    SLICE_X59Y136        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_mem_o_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_mem_o_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.275ns (18.925%)  route 1.176ns (81.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.176     1.451    mini_rv_u/ex_mem/rst_IBUF
    SLICE_X59Y136        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_mem_o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/ex_mem/clk_out1
    SLICE_X59Y136        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_mem_o_reg[27]/C

Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            bus/interface_led_switch/output_buf/buff_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.211ns (14.403%)  route 1.252ns (85.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  switch_IBUF[8]_inst/O
                         net (fo=1, routed)           1.252     1.463    bus/interface_led_switch/output_buf/D[8]
    SLICE_X67Y95         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.840    -0.312    bus/interface_led_switch/output_buf/clk_out1
    SLICE_X67Y95         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[8]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            bus/interface_led_switch/output_buf/buff_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.253ns (17.262%)  route 1.212ns (82.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           1.212     1.465    bus/interface_led_switch/output_buf/D[2]
    SLICE_X65Y90         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.839    -0.313    bus/interface_led_switch/output_buf/clk_out1
    SLICE_X65Y90         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_cpuclk_1

Max Delay          1654 Endpoints
Min Delay          1654 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.702ns  (logic 1.507ns (9.023%)  route 15.195ns (90.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       15.195    16.702    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X43Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.503    -2.035    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X43Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.702ns  (logic 1.507ns (9.023%)  route 15.195ns (90.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       15.195    16.702    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X43Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.503    -2.035    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X43Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.702ns  (logic 1.507ns (9.023%)  route 15.195ns (90.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       15.195    16.702    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X43Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.503    -2.035    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X43Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.248ns  (logic 1.507ns (9.275%)  route 14.741ns (90.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.741    16.248    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X28Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.248ns  (logic 1.507ns (9.275%)  route 14.741ns (90.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.741    16.248    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X28Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.248ns  (logic 1.507ns (9.275%)  route 14.741ns (90.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.741    16.248    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X28Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.248ns  (logic 1.507ns (9.275%)  route 14.741ns (90.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.741    16.248    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X28Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X28Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.244ns  (logic 1.507ns (9.277%)  route 14.737ns (90.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.737    16.244    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X29Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X29Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.244ns  (logic 1.507ns (9.277%)  route 14.737ns (90.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.737    16.244    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X29Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X29Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bus/interface_led_switch/input_buf/buff_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.244ns  (logic 1.507ns (9.277%)  route 14.737ns (90.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1638, routed)       14.737    16.244    bus/interface_led_switch/input_buf/rst_IBUF
    SLICE_X29Y71         FDCE                                         f  bus/interface_led_switch/input_buf/buff_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        1.509    -2.029    bus/interface_led_switch/input_buf/clk_out1
    SLICE_X29Y71         FDCE                                         r  bus/interface_led_switch/input_buf/buff_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            bus/interface_led_switch/output_buf/buff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.235ns (20.202%)  route 0.927ns (79.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  switch_IBUF[12]_inst/O
                         net (fo=1, routed)           0.927     1.161    bus/interface_led_switch/output_buf/D[12]
    SLICE_X67Y92         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.839    -0.313    bus/interface_led_switch/output_buf/clk_out1
    SLICE_X67Y92         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_if/branch_pc_o_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.275ns (19.953%)  route 1.102ns (80.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.102     1.376    mini_rv_u/ex_if/rst_IBUF
    SLICE_X61Y138        FDCE                                         f  mini_rv_u/ex_if/branch_pc_o_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.829    -0.323    mini_rv_u/ex_if/clk_out1
    SLICE_X61Y138        FDCE                                         r  mini_rv_u/ex_if/branch_pc_o_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_o_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.275ns (19.953%)  route 1.102ns (80.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.102     1.376    mini_rv_u/ex_mem/rst_IBUF
    SLICE_X61Y138        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_o_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.829    -0.323    mini_rv_u/ex_mem/clk_out1
    SLICE_X61Y138        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_o_reg[30]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            bus/interface_led_switch/output_buf/buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.245ns (17.487%)  route 1.158ns (82.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.158     1.404    bus/interface_led_switch/output_buf/D[0]
    SLICE_X67Y96         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.840    -0.312    bus/interface_led_switch/output_buf/clk_out1
    SLICE_X67Y96         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_mem_o_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.275ns (18.925%)  route 1.176ns (81.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.176     1.451    mini_rv_u/ex_mem/rst_IBUF
    SLICE_X59Y136        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_mem_o_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/ex_mem/clk_out1
    SLICE_X59Y136        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_mem_o_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_mem_o_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.275ns (18.925%)  route 1.176ns (81.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.176     1.451    mini_rv_u/ex_mem/rst_IBUF
    SLICE_X59Y136        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_mem_o_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/ex_mem/clk_out1
    SLICE_X59Y136        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_mem_o_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_mem_o_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.275ns (18.925%)  route 1.176ns (81.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.176     1.451    mini_rv_u/ex_mem/rst_IBUF
    SLICE_X59Y136        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_mem_o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/ex_mem/clk_out1
    SLICE_X59Y136        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_mem_o_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mini_rv_u/ex_mem/ALUOut_mem_o_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.275ns (18.925%)  route 1.176ns (81.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=1638, routed)        1.176     1.451    mini_rv_u/ex_mem/rst_IBUF
    SLICE_X59Y136        FDCE                                         f  mini_rv_u/ex_mem/ALUOut_mem_o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.826    -0.326    mini_rv_u/ex_mem/clk_out1
    SLICE_X59Y136        FDCE                                         r  mini_rv_u/ex_mem/ALUOut_mem_o_reg[27]/C

Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            bus/interface_led_switch/output_buf/buff_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.211ns (14.403%)  route 1.252ns (85.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  switch_IBUF[8]_inst/O
                         net (fo=1, routed)           1.252     1.463    bus/interface_led_switch/output_buf/D[8]
    SLICE_X67Y95         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.840    -0.312    bus/interface_led_switch/output_buf/clk_out1
    SLICE_X67Y95         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[8]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            bus/interface_led_switch/output_buf/buff_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.253ns (17.262%)  route 1.212ns (82.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           1.212     1.465    bus/interface_led_switch/output_buf/D[2]
    SLICE_X65Y90         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpuClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpuClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpuClk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpuClk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpuClk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpuClk/inst/clkout1_buf/O
                         net (fo=9862, routed)        0.839    -0.313    bus/interface_led_switch/output_buf/clk_out1
    SLICE_X65Y90         FDCE                                         r  bus/interface_led_switch/output_buf/buff_reg[2]/C





