
MC_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000022cc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000011c  00800060  000022cc  00002360  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000024  0080017c  0080017c  0000247c  2**0
                  ALLOC
  3 .stab         000024e4  00000000  00000000  0000247c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001391  00000000  00000000  00004960  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  00005cf1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001d3  00000000  00000000  00005e71  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000200f  00000000  00000000  00006044  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001170  00000000  00000000  00008053  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001001  00000000  00000000  000091c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001a0  00000000  00000000  0000a1c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c1  00000000  00000000  0000a364  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008ae  00000000  00000000  0000a625  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000aed3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 84 0f 	jmp	0x1f08	; 0x1f08 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 b1 0f 	jmp	0x1f62	; 0x1f62 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec ec       	ldi	r30, 0xCC	; 204
      68:	f2 e2       	ldi	r31, 0x22	; 34
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 37       	cpi	r26, 0x7C	; 124
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ac e7       	ldi	r26, 0x7C	; 124
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 3a       	cpi	r26, 0xA0	; 160
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a5 0e 	call	0x1d4a	; 0x1d4a <main>
      8a:	0c 94 64 11 	jmp	0x22c8	; 0x22c8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 49 11 	jmp	0x2292	; 0x2292 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 39 11 	jmp	0x2272	; 0x2272 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 55 11 	jmp	0x22aa	; 0x22aa <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 39 11 	jmp	0x2272	; 0x2272 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 55 11 	jmp	0x22aa	; 0x22aa <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 49 11 	jmp	0x2292	; 0x2292 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 39 11 	jmp	0x2272	; 0x2272 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 55 11 	jmp	0x22aa	; 0x22aa <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 39 11 	jmp	0x2272	; 0x2272 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 55 11 	jmp	0x22aa	; 0x22aa <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 39 11 	jmp	0x2272	; 0x2272 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 55 11 	jmp	0x22aa	; 0x22aa <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 3d 11 	jmp	0x227a	; 0x227a <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 59 11 	jmp	0x22b2	; 0x22b2 <__epilogue_restores__+0x20>

000007fa <__floatunsisf>:
     7fa:	a8 e0       	ldi	r26, 0x08	; 8
     7fc:	b0 e0       	ldi	r27, 0x00	; 0
     7fe:	e3 e0       	ldi	r30, 0x03	; 3
     800:	f4 e0       	ldi	r31, 0x04	; 4
     802:	0c 94 35 11 	jmp	0x226a	; 0x226a <__prologue_saves__+0x10>
     806:	7b 01       	movw	r14, r22
     808:	8c 01       	movw	r16, r24
     80a:	61 15       	cp	r22, r1
     80c:	71 05       	cpc	r23, r1
     80e:	81 05       	cpc	r24, r1
     810:	91 05       	cpc	r25, r1
     812:	19 f4       	brne	.+6      	; 0x81a <__floatunsisf+0x20>
     814:	82 e0       	ldi	r24, 0x02	; 2
     816:	89 83       	std	Y+1, r24	; 0x01
     818:	60 c0       	rjmp	.+192    	; 0x8da <__floatunsisf+0xe0>
     81a:	83 e0       	ldi	r24, 0x03	; 3
     81c:	89 83       	std	Y+1, r24	; 0x01
     81e:	8e e1       	ldi	r24, 0x1E	; 30
     820:	c8 2e       	mov	r12, r24
     822:	d1 2c       	mov	r13, r1
     824:	dc 82       	std	Y+4, r13	; 0x04
     826:	cb 82       	std	Y+3, r12	; 0x03
     828:	ed 82       	std	Y+5, r14	; 0x05
     82a:	fe 82       	std	Y+6, r15	; 0x06
     82c:	0f 83       	std	Y+7, r16	; 0x07
     82e:	18 87       	std	Y+8, r17	; 0x08
     830:	c8 01       	movw	r24, r16
     832:	b7 01       	movw	r22, r14
     834:	0e 94 76 04 	call	0x8ec	; 0x8ec <__clzsi2>
     838:	fc 01       	movw	r30, r24
     83a:	31 97       	sbiw	r30, 0x01	; 1
     83c:	f7 ff       	sbrs	r31, 7
     83e:	3b c0       	rjmp	.+118    	; 0x8b6 <__floatunsisf+0xbc>
     840:	22 27       	eor	r18, r18
     842:	33 27       	eor	r19, r19
     844:	2e 1b       	sub	r18, r30
     846:	3f 0b       	sbc	r19, r31
     848:	57 01       	movw	r10, r14
     84a:	68 01       	movw	r12, r16
     84c:	02 2e       	mov	r0, r18
     84e:	04 c0       	rjmp	.+8      	; 0x858 <__floatunsisf+0x5e>
     850:	d6 94       	lsr	r13
     852:	c7 94       	ror	r12
     854:	b7 94       	ror	r11
     856:	a7 94       	ror	r10
     858:	0a 94       	dec	r0
     85a:	d2 f7       	brpl	.-12     	; 0x850 <__floatunsisf+0x56>
     85c:	40 e0       	ldi	r20, 0x00	; 0
     85e:	50 e0       	ldi	r21, 0x00	; 0
     860:	60 e0       	ldi	r22, 0x00	; 0
     862:	70 e0       	ldi	r23, 0x00	; 0
     864:	81 e0       	ldi	r24, 0x01	; 1
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	a0 e0       	ldi	r26, 0x00	; 0
     86a:	b0 e0       	ldi	r27, 0x00	; 0
     86c:	04 c0       	rjmp	.+8      	; 0x876 <__floatunsisf+0x7c>
     86e:	88 0f       	add	r24, r24
     870:	99 1f       	adc	r25, r25
     872:	aa 1f       	adc	r26, r26
     874:	bb 1f       	adc	r27, r27
     876:	2a 95       	dec	r18
     878:	d2 f7       	brpl	.-12     	; 0x86e <__floatunsisf+0x74>
     87a:	01 97       	sbiw	r24, 0x01	; 1
     87c:	a1 09       	sbc	r26, r1
     87e:	b1 09       	sbc	r27, r1
     880:	8e 21       	and	r24, r14
     882:	9f 21       	and	r25, r15
     884:	a0 23       	and	r26, r16
     886:	b1 23       	and	r27, r17
     888:	00 97       	sbiw	r24, 0x00	; 0
     88a:	a1 05       	cpc	r26, r1
     88c:	b1 05       	cpc	r27, r1
     88e:	21 f0       	breq	.+8      	; 0x898 <__floatunsisf+0x9e>
     890:	41 e0       	ldi	r20, 0x01	; 1
     892:	50 e0       	ldi	r21, 0x00	; 0
     894:	60 e0       	ldi	r22, 0x00	; 0
     896:	70 e0       	ldi	r23, 0x00	; 0
     898:	4a 29       	or	r20, r10
     89a:	5b 29       	or	r21, r11
     89c:	6c 29       	or	r22, r12
     89e:	7d 29       	or	r23, r13
     8a0:	4d 83       	std	Y+5, r20	; 0x05
     8a2:	5e 83       	std	Y+6, r21	; 0x06
     8a4:	6f 83       	std	Y+7, r22	; 0x07
     8a6:	78 87       	std	Y+8, r23	; 0x08
     8a8:	8e e1       	ldi	r24, 0x1E	; 30
     8aa:	90 e0       	ldi	r25, 0x00	; 0
     8ac:	8e 1b       	sub	r24, r30
     8ae:	9f 0b       	sbc	r25, r31
     8b0:	9c 83       	std	Y+4, r25	; 0x04
     8b2:	8b 83       	std	Y+3, r24	; 0x03
     8b4:	12 c0       	rjmp	.+36     	; 0x8da <__floatunsisf+0xe0>
     8b6:	30 97       	sbiw	r30, 0x00	; 0
     8b8:	81 f0       	breq	.+32     	; 0x8da <__floatunsisf+0xe0>
     8ba:	0e 2e       	mov	r0, r30
     8bc:	04 c0       	rjmp	.+8      	; 0x8c6 <__floatunsisf+0xcc>
     8be:	ee 0c       	add	r14, r14
     8c0:	ff 1c       	adc	r15, r15
     8c2:	00 1f       	adc	r16, r16
     8c4:	11 1f       	adc	r17, r17
     8c6:	0a 94       	dec	r0
     8c8:	d2 f7       	brpl	.-12     	; 0x8be <__floatunsisf+0xc4>
     8ca:	ed 82       	std	Y+5, r14	; 0x05
     8cc:	fe 82       	std	Y+6, r15	; 0x06
     8ce:	0f 83       	std	Y+7, r16	; 0x07
     8d0:	18 87       	std	Y+8, r17	; 0x08
     8d2:	ce 1a       	sub	r12, r30
     8d4:	df 0a       	sbc	r13, r31
     8d6:	dc 82       	std	Y+4, r13	; 0x04
     8d8:	cb 82       	std	Y+3, r12	; 0x03
     8da:	1a 82       	std	Y+2, r1	; 0x02
     8dc:	ce 01       	movw	r24, r28
     8de:	01 96       	adiw	r24, 0x01	; 1
     8e0:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     8e4:	28 96       	adiw	r28, 0x08	; 8
     8e6:	ea e0       	ldi	r30, 0x0A	; 10
     8e8:	0c 94 51 11 	jmp	0x22a2	; 0x22a2 <__epilogue_restores__+0x10>

000008ec <__clzsi2>:
     8ec:	ef 92       	push	r14
     8ee:	ff 92       	push	r15
     8f0:	0f 93       	push	r16
     8f2:	1f 93       	push	r17
     8f4:	7b 01       	movw	r14, r22
     8f6:	8c 01       	movw	r16, r24
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	e8 16       	cp	r14, r24
     8fc:	80 e0       	ldi	r24, 0x00	; 0
     8fe:	f8 06       	cpc	r15, r24
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	08 07       	cpc	r16, r24
     904:	80 e0       	ldi	r24, 0x00	; 0
     906:	18 07       	cpc	r17, r24
     908:	88 f4       	brcc	.+34     	; 0x92c <__clzsi2+0x40>
     90a:	8f ef       	ldi	r24, 0xFF	; 255
     90c:	e8 16       	cp	r14, r24
     90e:	f1 04       	cpc	r15, r1
     910:	01 05       	cpc	r16, r1
     912:	11 05       	cpc	r17, r1
     914:	31 f0       	breq	.+12     	; 0x922 <__clzsi2+0x36>
     916:	28 f0       	brcs	.+10     	; 0x922 <__clzsi2+0x36>
     918:	88 e0       	ldi	r24, 0x08	; 8
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	a0 e0       	ldi	r26, 0x00	; 0
     91e:	b0 e0       	ldi	r27, 0x00	; 0
     920:	17 c0       	rjmp	.+46     	; 0x950 <__clzsi2+0x64>
     922:	80 e0       	ldi	r24, 0x00	; 0
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	a0 e0       	ldi	r26, 0x00	; 0
     928:	b0 e0       	ldi	r27, 0x00	; 0
     92a:	12 c0       	rjmp	.+36     	; 0x950 <__clzsi2+0x64>
     92c:	80 e0       	ldi	r24, 0x00	; 0
     92e:	e8 16       	cp	r14, r24
     930:	80 e0       	ldi	r24, 0x00	; 0
     932:	f8 06       	cpc	r15, r24
     934:	80 e0       	ldi	r24, 0x00	; 0
     936:	08 07       	cpc	r16, r24
     938:	81 e0       	ldi	r24, 0x01	; 1
     93a:	18 07       	cpc	r17, r24
     93c:	28 f0       	brcs	.+10     	; 0x948 <__clzsi2+0x5c>
     93e:	88 e1       	ldi	r24, 0x18	; 24
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	04 c0       	rjmp	.+8      	; 0x950 <__clzsi2+0x64>
     948:	80 e1       	ldi	r24, 0x10	; 16
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	a0 e0       	ldi	r26, 0x00	; 0
     94e:	b0 e0       	ldi	r27, 0x00	; 0
     950:	20 e2       	ldi	r18, 0x20	; 32
     952:	30 e0       	ldi	r19, 0x00	; 0
     954:	40 e0       	ldi	r20, 0x00	; 0
     956:	50 e0       	ldi	r21, 0x00	; 0
     958:	28 1b       	sub	r18, r24
     95a:	39 0b       	sbc	r19, r25
     95c:	4a 0b       	sbc	r20, r26
     95e:	5b 0b       	sbc	r21, r27
     960:	04 c0       	rjmp	.+8      	; 0x96a <__clzsi2+0x7e>
     962:	16 95       	lsr	r17
     964:	07 95       	ror	r16
     966:	f7 94       	ror	r15
     968:	e7 94       	ror	r14
     96a:	8a 95       	dec	r24
     96c:	d2 f7       	brpl	.-12     	; 0x962 <__clzsi2+0x76>
     96e:	f7 01       	movw	r30, r14
     970:	e8 59       	subi	r30, 0x98	; 152
     972:	ff 4f       	sbci	r31, 0xFF	; 255
     974:	80 81       	ld	r24, Z
     976:	28 1b       	sub	r18, r24
     978:	31 09       	sbc	r19, r1
     97a:	41 09       	sbc	r20, r1
     97c:	51 09       	sbc	r21, r1
     97e:	c9 01       	movw	r24, r18
     980:	1f 91       	pop	r17
     982:	0f 91       	pop	r16
     984:	ff 90       	pop	r15
     986:	ef 90       	pop	r14
     988:	08 95       	ret

0000098a <__pack_f>:
     98a:	df 92       	push	r13
     98c:	ef 92       	push	r14
     98e:	ff 92       	push	r15
     990:	0f 93       	push	r16
     992:	1f 93       	push	r17
     994:	fc 01       	movw	r30, r24
     996:	e4 80       	ldd	r14, Z+4	; 0x04
     998:	f5 80       	ldd	r15, Z+5	; 0x05
     99a:	06 81       	ldd	r16, Z+6	; 0x06
     99c:	17 81       	ldd	r17, Z+7	; 0x07
     99e:	d1 80       	ldd	r13, Z+1	; 0x01
     9a0:	80 81       	ld	r24, Z
     9a2:	82 30       	cpi	r24, 0x02	; 2
     9a4:	48 f4       	brcc	.+18     	; 0x9b8 <__pack_f+0x2e>
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	a0 e1       	ldi	r26, 0x10	; 16
     9ac:	b0 e0       	ldi	r27, 0x00	; 0
     9ae:	e8 2a       	or	r14, r24
     9b0:	f9 2a       	or	r15, r25
     9b2:	0a 2b       	or	r16, r26
     9b4:	1b 2b       	or	r17, r27
     9b6:	a5 c0       	rjmp	.+330    	; 0xb02 <__pack_f+0x178>
     9b8:	84 30       	cpi	r24, 0x04	; 4
     9ba:	09 f4       	brne	.+2      	; 0x9be <__pack_f+0x34>
     9bc:	9f c0       	rjmp	.+318    	; 0xafc <__pack_f+0x172>
     9be:	82 30       	cpi	r24, 0x02	; 2
     9c0:	21 f4       	brne	.+8      	; 0x9ca <__pack_f+0x40>
     9c2:	ee 24       	eor	r14, r14
     9c4:	ff 24       	eor	r15, r15
     9c6:	87 01       	movw	r16, r14
     9c8:	05 c0       	rjmp	.+10     	; 0x9d4 <__pack_f+0x4a>
     9ca:	e1 14       	cp	r14, r1
     9cc:	f1 04       	cpc	r15, r1
     9ce:	01 05       	cpc	r16, r1
     9d0:	11 05       	cpc	r17, r1
     9d2:	19 f4       	brne	.+6      	; 0x9da <__pack_f+0x50>
     9d4:	e0 e0       	ldi	r30, 0x00	; 0
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	96 c0       	rjmp	.+300    	; 0xb06 <__pack_f+0x17c>
     9da:	62 81       	ldd	r22, Z+2	; 0x02
     9dc:	73 81       	ldd	r23, Z+3	; 0x03
     9de:	9f ef       	ldi	r25, 0xFF	; 255
     9e0:	62 38       	cpi	r22, 0x82	; 130
     9e2:	79 07       	cpc	r23, r25
     9e4:	0c f0       	brlt	.+2      	; 0x9e8 <__pack_f+0x5e>
     9e6:	5b c0       	rjmp	.+182    	; 0xa9e <__pack_f+0x114>
     9e8:	22 e8       	ldi	r18, 0x82	; 130
     9ea:	3f ef       	ldi	r19, 0xFF	; 255
     9ec:	26 1b       	sub	r18, r22
     9ee:	37 0b       	sbc	r19, r23
     9f0:	2a 31       	cpi	r18, 0x1A	; 26
     9f2:	31 05       	cpc	r19, r1
     9f4:	2c f0       	brlt	.+10     	; 0xa00 <__pack_f+0x76>
     9f6:	20 e0       	ldi	r18, 0x00	; 0
     9f8:	30 e0       	ldi	r19, 0x00	; 0
     9fa:	40 e0       	ldi	r20, 0x00	; 0
     9fc:	50 e0       	ldi	r21, 0x00	; 0
     9fe:	2a c0       	rjmp	.+84     	; 0xa54 <__pack_f+0xca>
     a00:	b8 01       	movw	r22, r16
     a02:	a7 01       	movw	r20, r14
     a04:	02 2e       	mov	r0, r18
     a06:	04 c0       	rjmp	.+8      	; 0xa10 <__pack_f+0x86>
     a08:	76 95       	lsr	r23
     a0a:	67 95       	ror	r22
     a0c:	57 95       	ror	r21
     a0e:	47 95       	ror	r20
     a10:	0a 94       	dec	r0
     a12:	d2 f7       	brpl	.-12     	; 0xa08 <__pack_f+0x7e>
     a14:	81 e0       	ldi	r24, 0x01	; 1
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	a0 e0       	ldi	r26, 0x00	; 0
     a1a:	b0 e0       	ldi	r27, 0x00	; 0
     a1c:	04 c0       	rjmp	.+8      	; 0xa26 <__pack_f+0x9c>
     a1e:	88 0f       	add	r24, r24
     a20:	99 1f       	adc	r25, r25
     a22:	aa 1f       	adc	r26, r26
     a24:	bb 1f       	adc	r27, r27
     a26:	2a 95       	dec	r18
     a28:	d2 f7       	brpl	.-12     	; 0xa1e <__pack_f+0x94>
     a2a:	01 97       	sbiw	r24, 0x01	; 1
     a2c:	a1 09       	sbc	r26, r1
     a2e:	b1 09       	sbc	r27, r1
     a30:	8e 21       	and	r24, r14
     a32:	9f 21       	and	r25, r15
     a34:	a0 23       	and	r26, r16
     a36:	b1 23       	and	r27, r17
     a38:	00 97       	sbiw	r24, 0x00	; 0
     a3a:	a1 05       	cpc	r26, r1
     a3c:	b1 05       	cpc	r27, r1
     a3e:	21 f0       	breq	.+8      	; 0xa48 <__pack_f+0xbe>
     a40:	81 e0       	ldi	r24, 0x01	; 1
     a42:	90 e0       	ldi	r25, 0x00	; 0
     a44:	a0 e0       	ldi	r26, 0x00	; 0
     a46:	b0 e0       	ldi	r27, 0x00	; 0
     a48:	9a 01       	movw	r18, r20
     a4a:	ab 01       	movw	r20, r22
     a4c:	28 2b       	or	r18, r24
     a4e:	39 2b       	or	r19, r25
     a50:	4a 2b       	or	r20, r26
     a52:	5b 2b       	or	r21, r27
     a54:	da 01       	movw	r26, r20
     a56:	c9 01       	movw	r24, r18
     a58:	8f 77       	andi	r24, 0x7F	; 127
     a5a:	90 70       	andi	r25, 0x00	; 0
     a5c:	a0 70       	andi	r26, 0x00	; 0
     a5e:	b0 70       	andi	r27, 0x00	; 0
     a60:	80 34       	cpi	r24, 0x40	; 64
     a62:	91 05       	cpc	r25, r1
     a64:	a1 05       	cpc	r26, r1
     a66:	b1 05       	cpc	r27, r1
     a68:	39 f4       	brne	.+14     	; 0xa78 <__pack_f+0xee>
     a6a:	27 ff       	sbrs	r18, 7
     a6c:	09 c0       	rjmp	.+18     	; 0xa80 <__pack_f+0xf6>
     a6e:	20 5c       	subi	r18, 0xC0	; 192
     a70:	3f 4f       	sbci	r19, 0xFF	; 255
     a72:	4f 4f       	sbci	r20, 0xFF	; 255
     a74:	5f 4f       	sbci	r21, 0xFF	; 255
     a76:	04 c0       	rjmp	.+8      	; 0xa80 <__pack_f+0xf6>
     a78:	21 5c       	subi	r18, 0xC1	; 193
     a7a:	3f 4f       	sbci	r19, 0xFF	; 255
     a7c:	4f 4f       	sbci	r20, 0xFF	; 255
     a7e:	5f 4f       	sbci	r21, 0xFF	; 255
     a80:	e0 e0       	ldi	r30, 0x00	; 0
     a82:	f0 e0       	ldi	r31, 0x00	; 0
     a84:	20 30       	cpi	r18, 0x00	; 0
     a86:	a0 e0       	ldi	r26, 0x00	; 0
     a88:	3a 07       	cpc	r19, r26
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	4a 07       	cpc	r20, r26
     a8e:	a0 e4       	ldi	r26, 0x40	; 64
     a90:	5a 07       	cpc	r21, r26
     a92:	10 f0       	brcs	.+4      	; 0xa98 <__pack_f+0x10e>
     a94:	e1 e0       	ldi	r30, 0x01	; 1
     a96:	f0 e0       	ldi	r31, 0x00	; 0
     a98:	79 01       	movw	r14, r18
     a9a:	8a 01       	movw	r16, r20
     a9c:	27 c0       	rjmp	.+78     	; 0xaec <__pack_f+0x162>
     a9e:	60 38       	cpi	r22, 0x80	; 128
     aa0:	71 05       	cpc	r23, r1
     aa2:	64 f5       	brge	.+88     	; 0xafc <__pack_f+0x172>
     aa4:	fb 01       	movw	r30, r22
     aa6:	e1 58       	subi	r30, 0x81	; 129
     aa8:	ff 4f       	sbci	r31, 0xFF	; 255
     aaa:	d8 01       	movw	r26, r16
     aac:	c7 01       	movw	r24, r14
     aae:	8f 77       	andi	r24, 0x7F	; 127
     ab0:	90 70       	andi	r25, 0x00	; 0
     ab2:	a0 70       	andi	r26, 0x00	; 0
     ab4:	b0 70       	andi	r27, 0x00	; 0
     ab6:	80 34       	cpi	r24, 0x40	; 64
     ab8:	91 05       	cpc	r25, r1
     aba:	a1 05       	cpc	r26, r1
     abc:	b1 05       	cpc	r27, r1
     abe:	39 f4       	brne	.+14     	; 0xace <__pack_f+0x144>
     ac0:	e7 fe       	sbrs	r14, 7
     ac2:	0d c0       	rjmp	.+26     	; 0xade <__pack_f+0x154>
     ac4:	80 e4       	ldi	r24, 0x40	; 64
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	a0 e0       	ldi	r26, 0x00	; 0
     aca:	b0 e0       	ldi	r27, 0x00	; 0
     acc:	04 c0       	rjmp	.+8      	; 0xad6 <__pack_f+0x14c>
     ace:	8f e3       	ldi	r24, 0x3F	; 63
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	a0 e0       	ldi	r26, 0x00	; 0
     ad4:	b0 e0       	ldi	r27, 0x00	; 0
     ad6:	e8 0e       	add	r14, r24
     ad8:	f9 1e       	adc	r15, r25
     ada:	0a 1f       	adc	r16, r26
     adc:	1b 1f       	adc	r17, r27
     ade:	17 ff       	sbrs	r17, 7
     ae0:	05 c0       	rjmp	.+10     	; 0xaec <__pack_f+0x162>
     ae2:	16 95       	lsr	r17
     ae4:	07 95       	ror	r16
     ae6:	f7 94       	ror	r15
     ae8:	e7 94       	ror	r14
     aea:	31 96       	adiw	r30, 0x01	; 1
     aec:	87 e0       	ldi	r24, 0x07	; 7
     aee:	16 95       	lsr	r17
     af0:	07 95       	ror	r16
     af2:	f7 94       	ror	r15
     af4:	e7 94       	ror	r14
     af6:	8a 95       	dec	r24
     af8:	d1 f7       	brne	.-12     	; 0xaee <__pack_f+0x164>
     afa:	05 c0       	rjmp	.+10     	; 0xb06 <__pack_f+0x17c>
     afc:	ee 24       	eor	r14, r14
     afe:	ff 24       	eor	r15, r15
     b00:	87 01       	movw	r16, r14
     b02:	ef ef       	ldi	r30, 0xFF	; 255
     b04:	f0 e0       	ldi	r31, 0x00	; 0
     b06:	6e 2f       	mov	r22, r30
     b08:	67 95       	ror	r22
     b0a:	66 27       	eor	r22, r22
     b0c:	67 95       	ror	r22
     b0e:	90 2f       	mov	r25, r16
     b10:	9f 77       	andi	r25, 0x7F	; 127
     b12:	d7 94       	ror	r13
     b14:	dd 24       	eor	r13, r13
     b16:	d7 94       	ror	r13
     b18:	8e 2f       	mov	r24, r30
     b1a:	86 95       	lsr	r24
     b1c:	49 2f       	mov	r20, r25
     b1e:	46 2b       	or	r20, r22
     b20:	58 2f       	mov	r21, r24
     b22:	5d 29       	or	r21, r13
     b24:	b7 01       	movw	r22, r14
     b26:	ca 01       	movw	r24, r20
     b28:	1f 91       	pop	r17
     b2a:	0f 91       	pop	r16
     b2c:	ff 90       	pop	r15
     b2e:	ef 90       	pop	r14
     b30:	df 90       	pop	r13
     b32:	08 95       	ret

00000b34 <__unpack_f>:
     b34:	fc 01       	movw	r30, r24
     b36:	db 01       	movw	r26, r22
     b38:	40 81       	ld	r20, Z
     b3a:	51 81       	ldd	r21, Z+1	; 0x01
     b3c:	22 81       	ldd	r18, Z+2	; 0x02
     b3e:	62 2f       	mov	r22, r18
     b40:	6f 77       	andi	r22, 0x7F	; 127
     b42:	70 e0       	ldi	r23, 0x00	; 0
     b44:	22 1f       	adc	r18, r18
     b46:	22 27       	eor	r18, r18
     b48:	22 1f       	adc	r18, r18
     b4a:	93 81       	ldd	r25, Z+3	; 0x03
     b4c:	89 2f       	mov	r24, r25
     b4e:	88 0f       	add	r24, r24
     b50:	82 2b       	or	r24, r18
     b52:	28 2f       	mov	r18, r24
     b54:	30 e0       	ldi	r19, 0x00	; 0
     b56:	99 1f       	adc	r25, r25
     b58:	99 27       	eor	r25, r25
     b5a:	99 1f       	adc	r25, r25
     b5c:	11 96       	adiw	r26, 0x01	; 1
     b5e:	9c 93       	st	X, r25
     b60:	11 97       	sbiw	r26, 0x01	; 1
     b62:	21 15       	cp	r18, r1
     b64:	31 05       	cpc	r19, r1
     b66:	a9 f5       	brne	.+106    	; 0xbd2 <__unpack_f+0x9e>
     b68:	41 15       	cp	r20, r1
     b6a:	51 05       	cpc	r21, r1
     b6c:	61 05       	cpc	r22, r1
     b6e:	71 05       	cpc	r23, r1
     b70:	11 f4       	brne	.+4      	; 0xb76 <__unpack_f+0x42>
     b72:	82 e0       	ldi	r24, 0x02	; 2
     b74:	37 c0       	rjmp	.+110    	; 0xbe4 <__unpack_f+0xb0>
     b76:	82 e8       	ldi	r24, 0x82	; 130
     b78:	9f ef       	ldi	r25, 0xFF	; 255
     b7a:	13 96       	adiw	r26, 0x03	; 3
     b7c:	9c 93       	st	X, r25
     b7e:	8e 93       	st	-X, r24
     b80:	12 97       	sbiw	r26, 0x02	; 2
     b82:	9a 01       	movw	r18, r20
     b84:	ab 01       	movw	r20, r22
     b86:	67 e0       	ldi	r22, 0x07	; 7
     b88:	22 0f       	add	r18, r18
     b8a:	33 1f       	adc	r19, r19
     b8c:	44 1f       	adc	r20, r20
     b8e:	55 1f       	adc	r21, r21
     b90:	6a 95       	dec	r22
     b92:	d1 f7       	brne	.-12     	; 0xb88 <__unpack_f+0x54>
     b94:	83 e0       	ldi	r24, 0x03	; 3
     b96:	8c 93       	st	X, r24
     b98:	0d c0       	rjmp	.+26     	; 0xbb4 <__unpack_f+0x80>
     b9a:	22 0f       	add	r18, r18
     b9c:	33 1f       	adc	r19, r19
     b9e:	44 1f       	adc	r20, r20
     ba0:	55 1f       	adc	r21, r21
     ba2:	12 96       	adiw	r26, 0x02	; 2
     ba4:	8d 91       	ld	r24, X+
     ba6:	9c 91       	ld	r25, X
     ba8:	13 97       	sbiw	r26, 0x03	; 3
     baa:	01 97       	sbiw	r24, 0x01	; 1
     bac:	13 96       	adiw	r26, 0x03	; 3
     bae:	9c 93       	st	X, r25
     bb0:	8e 93       	st	-X, r24
     bb2:	12 97       	sbiw	r26, 0x02	; 2
     bb4:	20 30       	cpi	r18, 0x00	; 0
     bb6:	80 e0       	ldi	r24, 0x00	; 0
     bb8:	38 07       	cpc	r19, r24
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	48 07       	cpc	r20, r24
     bbe:	80 e4       	ldi	r24, 0x40	; 64
     bc0:	58 07       	cpc	r21, r24
     bc2:	58 f3       	brcs	.-42     	; 0xb9a <__unpack_f+0x66>
     bc4:	14 96       	adiw	r26, 0x04	; 4
     bc6:	2d 93       	st	X+, r18
     bc8:	3d 93       	st	X+, r19
     bca:	4d 93       	st	X+, r20
     bcc:	5c 93       	st	X, r21
     bce:	17 97       	sbiw	r26, 0x07	; 7
     bd0:	08 95       	ret
     bd2:	2f 3f       	cpi	r18, 0xFF	; 255
     bd4:	31 05       	cpc	r19, r1
     bd6:	79 f4       	brne	.+30     	; 0xbf6 <__unpack_f+0xc2>
     bd8:	41 15       	cp	r20, r1
     bda:	51 05       	cpc	r21, r1
     bdc:	61 05       	cpc	r22, r1
     bde:	71 05       	cpc	r23, r1
     be0:	19 f4       	brne	.+6      	; 0xbe8 <__unpack_f+0xb4>
     be2:	84 e0       	ldi	r24, 0x04	; 4
     be4:	8c 93       	st	X, r24
     be6:	08 95       	ret
     be8:	64 ff       	sbrs	r22, 4
     bea:	03 c0       	rjmp	.+6      	; 0xbf2 <__unpack_f+0xbe>
     bec:	81 e0       	ldi	r24, 0x01	; 1
     bee:	8c 93       	st	X, r24
     bf0:	12 c0       	rjmp	.+36     	; 0xc16 <__unpack_f+0xe2>
     bf2:	1c 92       	st	X, r1
     bf4:	10 c0       	rjmp	.+32     	; 0xc16 <__unpack_f+0xe2>
     bf6:	2f 57       	subi	r18, 0x7F	; 127
     bf8:	30 40       	sbci	r19, 0x00	; 0
     bfa:	13 96       	adiw	r26, 0x03	; 3
     bfc:	3c 93       	st	X, r19
     bfe:	2e 93       	st	-X, r18
     c00:	12 97       	sbiw	r26, 0x02	; 2
     c02:	83 e0       	ldi	r24, 0x03	; 3
     c04:	8c 93       	st	X, r24
     c06:	87 e0       	ldi	r24, 0x07	; 7
     c08:	44 0f       	add	r20, r20
     c0a:	55 1f       	adc	r21, r21
     c0c:	66 1f       	adc	r22, r22
     c0e:	77 1f       	adc	r23, r23
     c10:	8a 95       	dec	r24
     c12:	d1 f7       	brne	.-12     	; 0xc08 <__unpack_f+0xd4>
     c14:	70 64       	ori	r23, 0x40	; 64
     c16:	14 96       	adiw	r26, 0x04	; 4
     c18:	4d 93       	st	X+, r20
     c1a:	5d 93       	st	X+, r21
     c1c:	6d 93       	st	X+, r22
     c1e:	7c 93       	st	X, r23
     c20:	17 97       	sbiw	r26, 0x07	; 7
     c22:	08 95       	ret

00000c24 <__fpcmp_parts_f>:
     c24:	1f 93       	push	r17
     c26:	dc 01       	movw	r26, r24
     c28:	fb 01       	movw	r30, r22
     c2a:	9c 91       	ld	r25, X
     c2c:	92 30       	cpi	r25, 0x02	; 2
     c2e:	08 f4       	brcc	.+2      	; 0xc32 <__fpcmp_parts_f+0xe>
     c30:	47 c0       	rjmp	.+142    	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c32:	80 81       	ld	r24, Z
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	08 f4       	brcc	.+2      	; 0xc3a <__fpcmp_parts_f+0x16>
     c38:	43 c0       	rjmp	.+134    	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c3a:	94 30       	cpi	r25, 0x04	; 4
     c3c:	51 f4       	brne	.+20     	; 0xc52 <__fpcmp_parts_f+0x2e>
     c3e:	11 96       	adiw	r26, 0x01	; 1
     c40:	1c 91       	ld	r17, X
     c42:	84 30       	cpi	r24, 0x04	; 4
     c44:	99 f5       	brne	.+102    	; 0xcac <__fpcmp_parts_f+0x88>
     c46:	81 81       	ldd	r24, Z+1	; 0x01
     c48:	68 2f       	mov	r22, r24
     c4a:	70 e0       	ldi	r23, 0x00	; 0
     c4c:	61 1b       	sub	r22, r17
     c4e:	71 09       	sbc	r23, r1
     c50:	3f c0       	rjmp	.+126    	; 0xcd0 <__fpcmp_parts_f+0xac>
     c52:	84 30       	cpi	r24, 0x04	; 4
     c54:	21 f0       	breq	.+8      	; 0xc5e <__fpcmp_parts_f+0x3a>
     c56:	92 30       	cpi	r25, 0x02	; 2
     c58:	31 f4       	brne	.+12     	; 0xc66 <__fpcmp_parts_f+0x42>
     c5a:	82 30       	cpi	r24, 0x02	; 2
     c5c:	b9 f1       	breq	.+110    	; 0xccc <__fpcmp_parts_f+0xa8>
     c5e:	81 81       	ldd	r24, Z+1	; 0x01
     c60:	88 23       	and	r24, r24
     c62:	89 f1       	breq	.+98     	; 0xcc6 <__fpcmp_parts_f+0xa2>
     c64:	2d c0       	rjmp	.+90     	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c66:	11 96       	adiw	r26, 0x01	; 1
     c68:	1c 91       	ld	r17, X
     c6a:	11 97       	sbiw	r26, 0x01	; 1
     c6c:	82 30       	cpi	r24, 0x02	; 2
     c6e:	f1 f0       	breq	.+60     	; 0xcac <__fpcmp_parts_f+0x88>
     c70:	81 81       	ldd	r24, Z+1	; 0x01
     c72:	18 17       	cp	r17, r24
     c74:	d9 f4       	brne	.+54     	; 0xcac <__fpcmp_parts_f+0x88>
     c76:	12 96       	adiw	r26, 0x02	; 2
     c78:	2d 91       	ld	r18, X+
     c7a:	3c 91       	ld	r19, X
     c7c:	13 97       	sbiw	r26, 0x03	; 3
     c7e:	82 81       	ldd	r24, Z+2	; 0x02
     c80:	93 81       	ldd	r25, Z+3	; 0x03
     c82:	82 17       	cp	r24, r18
     c84:	93 07       	cpc	r25, r19
     c86:	94 f0       	brlt	.+36     	; 0xcac <__fpcmp_parts_f+0x88>
     c88:	28 17       	cp	r18, r24
     c8a:	39 07       	cpc	r19, r25
     c8c:	bc f0       	brlt	.+46     	; 0xcbc <__fpcmp_parts_f+0x98>
     c8e:	14 96       	adiw	r26, 0x04	; 4
     c90:	8d 91       	ld	r24, X+
     c92:	9d 91       	ld	r25, X+
     c94:	0d 90       	ld	r0, X+
     c96:	bc 91       	ld	r27, X
     c98:	a0 2d       	mov	r26, r0
     c9a:	24 81       	ldd	r18, Z+4	; 0x04
     c9c:	35 81       	ldd	r19, Z+5	; 0x05
     c9e:	46 81       	ldd	r20, Z+6	; 0x06
     ca0:	57 81       	ldd	r21, Z+7	; 0x07
     ca2:	28 17       	cp	r18, r24
     ca4:	39 07       	cpc	r19, r25
     ca6:	4a 07       	cpc	r20, r26
     ca8:	5b 07       	cpc	r21, r27
     caa:	18 f4       	brcc	.+6      	; 0xcb2 <__fpcmp_parts_f+0x8e>
     cac:	11 23       	and	r17, r17
     cae:	41 f0       	breq	.+16     	; 0xcc0 <__fpcmp_parts_f+0x9c>
     cb0:	0a c0       	rjmp	.+20     	; 0xcc6 <__fpcmp_parts_f+0xa2>
     cb2:	82 17       	cp	r24, r18
     cb4:	93 07       	cpc	r25, r19
     cb6:	a4 07       	cpc	r26, r20
     cb8:	b5 07       	cpc	r27, r21
     cba:	40 f4       	brcc	.+16     	; 0xccc <__fpcmp_parts_f+0xa8>
     cbc:	11 23       	and	r17, r17
     cbe:	19 f0       	breq	.+6      	; 0xcc6 <__fpcmp_parts_f+0xa2>
     cc0:	61 e0       	ldi	r22, 0x01	; 1
     cc2:	70 e0       	ldi	r23, 0x00	; 0
     cc4:	05 c0       	rjmp	.+10     	; 0xcd0 <__fpcmp_parts_f+0xac>
     cc6:	6f ef       	ldi	r22, 0xFF	; 255
     cc8:	7f ef       	ldi	r23, 0xFF	; 255
     cca:	02 c0       	rjmp	.+4      	; 0xcd0 <__fpcmp_parts_f+0xac>
     ccc:	60 e0       	ldi	r22, 0x00	; 0
     cce:	70 e0       	ldi	r23, 0x00	; 0
     cd0:	cb 01       	movw	r24, r22
     cd2:	1f 91       	pop	r17
     cd4:	08 95       	ret

00000cd6 <DcMotor_Init>:

/*
 * Function to initialize the Dc-motor pins and stop the motor at the beginning
 */
void DcMotor_Init(void)
{
     cd6:	df 93       	push	r29
     cd8:	cf 93       	push	r28
     cda:	cd b7       	in	r28, 0x3d	; 61
     cdc:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(Dc_MOTOR_PORT,Dc_MOTOR_PIN0,PIN_OUTPUT);
     cde:	83 e0       	ldi	r24, 0x03	; 3
     ce0:	66 e0       	ldi	r22, 0x06	; 6
     ce2:	41 e0       	ldi	r20, 0x01	; 1
     ce4:	0e 94 a1 07 	call	0xf42	; 0xf42 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(Dc_MOTOR_PORT,Dc_MOTOR_PIN1,PIN_OUTPUT);
     ce8:	83 e0       	ldi	r24, 0x03	; 3
     cea:	67 e0       	ldi	r22, 0x07	; 7
     cec:	41 e0       	ldi	r20, 0x01	; 1
     cee:	0e 94 a1 07 	call	0xf42	; 0xf42 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(Dc_MOTOR_PORT,Dc_MOTOR_ENABLE_PIN,PIN_OUTPUT);
     cf2:	83 e0       	ldi	r24, 0x03	; 3
     cf4:	65 e0       	ldi	r22, 0x05	; 5
     cf6:	41 e0       	ldi	r20, 0x01	; 1
     cf8:	0e 94 a1 07 	call	0xf42	; 0xf42 <GPIO_setupPinDirection>
	GPIO_writePin(Dc_MOTOR_PORT,Dc_MOTOR_PIN0,LOGIC_LOW);
     cfc:	83 e0       	ldi	r24, 0x03	; 3
     cfe:	66 e0       	ldi	r22, 0x06	; 6
     d00:	40 e0       	ldi	r20, 0x00	; 0
     d02:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
	GPIO_writePin(Dc_MOTOR_PORT,Dc_MOTOR_PIN1,LOGIC_LOW);
     d06:	83 e0       	ldi	r24, 0x03	; 3
     d08:	67 e0       	ldi	r22, 0x07	; 7
     d0a:	40 e0       	ldi	r20, 0x00	; 0
     d0c:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
	GPIO_writePin(Dc_MOTOR_PORT,Dc_MOTOR_ENABLE_PIN,LOGIC_LOW);
     d10:	83 e0       	ldi	r24, 0x03	; 3
     d12:	65 e0       	ldi	r22, 0x05	; 5
     d14:	40 e0       	ldi	r20, 0x00	; 0
     d16:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
}
     d1a:	cf 91       	pop	r28
     d1c:	df 91       	pop	r29
     d1e:	08 95       	ret

00000d20 <DcMotor_ON>:
/*
 * Description:
 * Function to set the direction of the Dc-motor with a given speed
 */
void DcMotor_ON(DcMotor_Direction direction)
{
     d20:	df 93       	push	r29
     d22:	cf 93       	push	r28
     d24:	00 d0       	rcall	.+0      	; 0xd26 <DcMotor_ON+0x6>
     d26:	0f 92       	push	r0
     d28:	cd b7       	in	r28, 0x3d	; 61
     d2a:	de b7       	in	r29, 0x3e	; 62
     d2c:	89 83       	std	Y+1, r24	; 0x01
	switch(direction)
     d2e:	89 81       	ldd	r24, Y+1	; 0x01
     d30:	28 2f       	mov	r18, r24
     d32:	30 e0       	ldi	r19, 0x00	; 0
     d34:	3b 83       	std	Y+3, r19	; 0x03
     d36:	2a 83       	std	Y+2, r18	; 0x02
     d38:	8a 81       	ldd	r24, Y+2	; 0x02
     d3a:	9b 81       	ldd	r25, Y+3	; 0x03
     d3c:	00 97       	sbiw	r24, 0x00	; 0
     d3e:	31 f0       	breq	.+12     	; 0xd4c <DcMotor_ON+0x2c>
     d40:	2a 81       	ldd	r18, Y+2	; 0x02
     d42:	3b 81       	ldd	r19, Y+3	; 0x03
     d44:	21 30       	cpi	r18, 0x01	; 1
     d46:	31 05       	cpc	r19, r1
     d48:	89 f0       	breq	.+34     	; 0xd6c <DcMotor_ON+0x4c>
     d4a:	1f c0       	rjmp	.+62     	; 0xd8a <DcMotor_ON+0x6a>
	{
	case CW:
		GPIO_writePin(Dc_MOTOR_PORT,Dc_MOTOR_PIN1,LOGIC_HIGH);
     d4c:	83 e0       	ldi	r24, 0x03	; 3
     d4e:	67 e0       	ldi	r22, 0x07	; 7
     d50:	41 e0       	ldi	r20, 0x01	; 1
     d52:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
		GPIO_writePin(Dc_MOTOR_PORT,Dc_MOTOR_PIN0,LOGIC_LOW);
     d56:	83 e0       	ldi	r24, 0x03	; 3
     d58:	66 e0       	ldi	r22, 0x06	; 6
     d5a:	40 e0       	ldi	r20, 0x00	; 0
     d5c:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
		GPIO_writePin(Dc_MOTOR_PORT,Dc_MOTOR_ENABLE_PIN,LOGIC_HIGH);
     d60:	83 e0       	ldi	r24, 0x03	; 3
     d62:	65 e0       	ldi	r22, 0x05	; 5
     d64:	41 e0       	ldi	r20, 0x01	; 1
     d66:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
     d6a:	0f c0       	rjmp	.+30     	; 0xd8a <DcMotor_ON+0x6a>
		break;
	case ACW:
		GPIO_writePin(Dc_MOTOR_PORT,Dc_MOTOR_PIN0,LOGIC_HIGH);
     d6c:	83 e0       	ldi	r24, 0x03	; 3
     d6e:	66 e0       	ldi	r22, 0x06	; 6
     d70:	41 e0       	ldi	r20, 0x01	; 1
     d72:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
		GPIO_writePin(Dc_MOTOR_PORT,Dc_MOTOR_PIN1,LOGIC_LOW);
     d76:	83 e0       	ldi	r24, 0x03	; 3
     d78:	67 e0       	ldi	r22, 0x07	; 7
     d7a:	40 e0       	ldi	r20, 0x00	; 0
     d7c:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
		GPIO_writePin(Dc_MOTOR_PORT,Dc_MOTOR_ENABLE_PIN,LOGIC_HIGH);
     d80:	83 e0       	ldi	r24, 0x03	; 3
     d82:	65 e0       	ldi	r22, 0x05	; 5
     d84:	41 e0       	ldi	r20, 0x01	; 1
     d86:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
		break;
	}
}
     d8a:	0f 90       	pop	r0
     d8c:	0f 90       	pop	r0
     d8e:	0f 90       	pop	r0
     d90:	cf 91       	pop	r28
     d92:	df 91       	pop	r29
     d94:	08 95       	ret

00000d96 <DcMotor_OFF>:

void DcMotor_OFF()
{
     d96:	df 93       	push	r29
     d98:	cf 93       	push	r28
     d9a:	cd b7       	in	r28, 0x3d	; 61
     d9c:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(Dc_MOTOR_PORT,Dc_MOTOR_ENABLE_PIN,LOGIC_LOW);
     d9e:	83 e0       	ldi	r24, 0x03	; 3
     da0:	65 e0       	ldi	r22, 0x05	; 5
     da2:	40 e0       	ldi	r20, 0x00	; 0
     da4:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
}
     da8:	cf 91       	pop	r28
     daa:	df 91       	pop	r29
     dac:	08 95       	ret

00000dae <BUZZER_init>:
 ************************************************************************************/

#include "buzzer.h"
#include "gpio.h"
void BUZZER_init()
{
     dae:	df 93       	push	r29
     db0:	cf 93       	push	r28
     db2:	cd b7       	in	r28, 0x3d	; 61
     db4:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT,BUZZER_PIN,PIN_OUTPUT);
     db6:	82 e0       	ldi	r24, 0x02	; 2
     db8:	63 e0       	ldi	r22, 0x03	; 3
     dba:	41 e0       	ldi	r20, 0x01	; 1
     dbc:	0e 94 a1 07 	call	0xf42	; 0xf42 <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_LOW);
     dc0:	82 e0       	ldi	r24, 0x02	; 2
     dc2:	63 e0       	ldi	r22, 0x03	; 3
     dc4:	40 e0       	ldi	r20, 0x00	; 0
     dc6:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
}
     dca:	cf 91       	pop	r28
     dcc:	df 91       	pop	r29
     dce:	08 95       	ret

00000dd0 <BUZZER_on>:
void BUZZER_on()
{
     dd0:	df 93       	push	r29
     dd2:	cf 93       	push	r28
     dd4:	cd b7       	in	r28, 0x3d	; 61
     dd6:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_HIGH);
     dd8:	82 e0       	ldi	r24, 0x02	; 2
     dda:	63 e0       	ldi	r22, 0x03	; 3
     ddc:	41 e0       	ldi	r20, 0x01	; 1
     dde:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
}
     de2:	cf 91       	pop	r28
     de4:	df 91       	pop	r29
     de6:	08 95       	ret

00000de8 <BUZZER_off>:
void BUZZER_off()
{
     de8:	df 93       	push	r29
     dea:	cf 93       	push	r28
     dec:	cd b7       	in	r28, 0x3d	; 61
     dee:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_LOW);
     df0:	82 e0       	ldi	r24, 0x02	; 2
     df2:	63 e0       	ldi	r22, 0x03	; 3
     df4:	40 e0       	ldi	r20, 0x00	; 0
     df6:	0e 94 8c 08 	call	0x1118	; 0x1118 <GPIO_writePin>
}
     dfa:	cf 91       	pop	r28
     dfc:	df 91       	pop	r29
     dfe:	08 95       	ret

00000e00 <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "i2c.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
     e00:	df 93       	push	r29
     e02:	cf 93       	push	r28
     e04:	00 d0       	rcall	.+0      	; 0xe06 <EEPROM_writeByte+0x6>
     e06:	00 d0       	rcall	.+0      	; 0xe08 <EEPROM_writeByte+0x8>
     e08:	cd b7       	in	r28, 0x3d	; 61
     e0a:	de b7       	in	r29, 0x3e	; 62
     e0c:	9a 83       	std	Y+2, r25	; 0x02
     e0e:	89 83       	std	Y+1, r24	; 0x01
     e10:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
     e12:	0e 94 2a 0b 	call	0x1654	; 0x1654 <TWI_start>
    if (TWI_getStatus() != TWI_START)
     e16:	0e 94 82 0b 	call	0x1704	; 0x1704 <TWI_getStatus>
     e1a:	88 30       	cpi	r24, 0x08	; 8
     e1c:	11 f0       	breq	.+4      	; 0xe22 <EEPROM_writeByte+0x22>
        return ERROR;
     e1e:	1c 82       	std	Y+4, r1	; 0x04
     e20:	28 c0       	rjmp	.+80     	; 0xe72 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
     e22:	89 81       	ldd	r24, Y+1	; 0x01
     e24:	9a 81       	ldd	r25, Y+2	; 0x02
     e26:	80 70       	andi	r24, 0x00	; 0
     e28:	97 70       	andi	r25, 0x07	; 7
     e2a:	88 0f       	add	r24, r24
     e2c:	89 2f       	mov	r24, r25
     e2e:	88 1f       	adc	r24, r24
     e30:	99 0b       	sbc	r25, r25
     e32:	91 95       	neg	r25
     e34:	80 6a       	ori	r24, 0xA0	; 160
     e36:	0e 94 45 0b 	call	0x168a	; 0x168a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
     e3a:	0e 94 82 0b 	call	0x1704	; 0x1704 <TWI_getStatus>
     e3e:	88 31       	cpi	r24, 0x18	; 24
     e40:	11 f0       	breq	.+4      	; 0xe46 <EEPROM_writeByte+0x46>
        return ERROR; 
     e42:	1c 82       	std	Y+4, r1	; 0x04
     e44:	16 c0       	rjmp	.+44     	; 0xe72 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
     e46:	89 81       	ldd	r24, Y+1	; 0x01
     e48:	0e 94 45 0b 	call	0x168a	; 0x168a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
     e4c:	0e 94 82 0b 	call	0x1704	; 0x1704 <TWI_getStatus>
     e50:	88 32       	cpi	r24, 0x28	; 40
     e52:	11 f0       	breq	.+4      	; 0xe58 <EEPROM_writeByte+0x58>
        return ERROR;
     e54:	1c 82       	std	Y+4, r1	; 0x04
     e56:	0d c0       	rjmp	.+26     	; 0xe72 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
     e58:	8b 81       	ldd	r24, Y+3	; 0x03
     e5a:	0e 94 45 0b 	call	0x168a	; 0x168a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
     e5e:	0e 94 82 0b 	call	0x1704	; 0x1704 <TWI_getStatus>
     e62:	88 32       	cpi	r24, 0x28	; 40
     e64:	11 f0       	breq	.+4      	; 0xe6a <EEPROM_writeByte+0x6a>
        return ERROR;
     e66:	1c 82       	std	Y+4, r1	; 0x04
     e68:	04 c0       	rjmp	.+8      	; 0xe72 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
     e6a:	0e 94 3a 0b 	call	0x1674	; 0x1674 <TWI_stop>
	
    return SUCCESS;
     e6e:	81 e0       	ldi	r24, 0x01	; 1
     e70:	8c 83       	std	Y+4, r24	; 0x04
     e72:	8c 81       	ldd	r24, Y+4	; 0x04
}
     e74:	0f 90       	pop	r0
     e76:	0f 90       	pop	r0
     e78:	0f 90       	pop	r0
     e7a:	0f 90       	pop	r0
     e7c:	cf 91       	pop	r28
     e7e:	df 91       	pop	r29
     e80:	08 95       	ret

00000e82 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
     e82:	df 93       	push	r29
     e84:	cf 93       	push	r28
     e86:	00 d0       	rcall	.+0      	; 0xe88 <EEPROM_readByte+0x6>
     e88:	00 d0       	rcall	.+0      	; 0xe8a <EEPROM_readByte+0x8>
     e8a:	0f 92       	push	r0
     e8c:	cd b7       	in	r28, 0x3d	; 61
     e8e:	de b7       	in	r29, 0x3e	; 62
     e90:	9a 83       	std	Y+2, r25	; 0x02
     e92:	89 83       	std	Y+1, r24	; 0x01
     e94:	7c 83       	std	Y+4, r23	; 0x04
     e96:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
     e98:	0e 94 2a 0b 	call	0x1654	; 0x1654 <TWI_start>
    if (TWI_getStatus() != TWI_START)
     e9c:	0e 94 82 0b 	call	0x1704	; 0x1704 <TWI_getStatus>
     ea0:	88 30       	cpi	r24, 0x08	; 8
     ea2:	11 f0       	breq	.+4      	; 0xea8 <EEPROM_readByte+0x26>
        return ERROR;
     ea4:	1d 82       	std	Y+5, r1	; 0x05
     ea6:	44 c0       	rjmp	.+136    	; 0xf30 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
     ea8:	89 81       	ldd	r24, Y+1	; 0x01
     eaa:	9a 81       	ldd	r25, Y+2	; 0x02
     eac:	80 70       	andi	r24, 0x00	; 0
     eae:	97 70       	andi	r25, 0x07	; 7
     eb0:	88 0f       	add	r24, r24
     eb2:	89 2f       	mov	r24, r25
     eb4:	88 1f       	adc	r24, r24
     eb6:	99 0b       	sbc	r25, r25
     eb8:	91 95       	neg	r25
     eba:	80 6a       	ori	r24, 0xA0	; 160
     ebc:	0e 94 45 0b 	call	0x168a	; 0x168a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
     ec0:	0e 94 82 0b 	call	0x1704	; 0x1704 <TWI_getStatus>
     ec4:	88 31       	cpi	r24, 0x18	; 24
     ec6:	11 f0       	breq	.+4      	; 0xecc <EEPROM_readByte+0x4a>
        return ERROR;
     ec8:	1d 82       	std	Y+5, r1	; 0x05
     eca:	32 c0       	rjmp	.+100    	; 0xf30 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
     ecc:	89 81       	ldd	r24, Y+1	; 0x01
     ece:	0e 94 45 0b 	call	0x168a	; 0x168a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
     ed2:	0e 94 82 0b 	call	0x1704	; 0x1704 <TWI_getStatus>
     ed6:	88 32       	cpi	r24, 0x28	; 40
     ed8:	11 f0       	breq	.+4      	; 0xede <EEPROM_readByte+0x5c>
        return ERROR;
     eda:	1d 82       	std	Y+5, r1	; 0x05
     edc:	29 c0       	rjmp	.+82     	; 0xf30 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
     ede:	0e 94 2a 0b 	call	0x1654	; 0x1654 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
     ee2:	0e 94 82 0b 	call	0x1704	; 0x1704 <TWI_getStatus>
     ee6:	80 31       	cpi	r24, 0x10	; 16
     ee8:	11 f0       	breq	.+4      	; 0xeee <EEPROM_readByte+0x6c>
        return ERROR;
     eea:	1d 82       	std	Y+5, r1	; 0x05
     eec:	21 c0       	rjmp	.+66     	; 0xf30 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
     eee:	89 81       	ldd	r24, Y+1	; 0x01
     ef0:	9a 81       	ldd	r25, Y+2	; 0x02
     ef2:	80 70       	andi	r24, 0x00	; 0
     ef4:	97 70       	andi	r25, 0x07	; 7
     ef6:	88 0f       	add	r24, r24
     ef8:	89 2f       	mov	r24, r25
     efa:	88 1f       	adc	r24, r24
     efc:	99 0b       	sbc	r25, r25
     efe:	91 95       	neg	r25
     f00:	81 6a       	ori	r24, 0xA1	; 161
     f02:	0e 94 45 0b 	call	0x168a	; 0x168a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
     f06:	0e 94 82 0b 	call	0x1704	; 0x1704 <TWI_getStatus>
     f0a:	80 34       	cpi	r24, 0x40	; 64
     f0c:	11 f0       	breq	.+4      	; 0xf12 <EEPROM_readByte+0x90>
        return ERROR;
     f0e:	1d 82       	std	Y+5, r1	; 0x05
     f10:	0f c0       	rjmp	.+30     	; 0xf30 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
     f12:	0e 94 6f 0b 	call	0x16de	; 0x16de <TWI_readByteWithNACK>
     f16:	eb 81       	ldd	r30, Y+3	; 0x03
     f18:	fc 81       	ldd	r31, Y+4	; 0x04
     f1a:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
     f1c:	0e 94 82 0b 	call	0x1704	; 0x1704 <TWI_getStatus>
     f20:	88 35       	cpi	r24, 0x58	; 88
     f22:	11 f0       	breq	.+4      	; 0xf28 <EEPROM_readByte+0xa6>
        return ERROR;
     f24:	1d 82       	std	Y+5, r1	; 0x05
     f26:	04 c0       	rjmp	.+8      	; 0xf30 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
     f28:	0e 94 3a 0b 	call	0x1674	; 0x1674 <TWI_stop>

    return SUCCESS;
     f2c:	81 e0       	ldi	r24, 0x01	; 1
     f2e:	8d 83       	std	Y+5, r24	; 0x05
     f30:	8d 81       	ldd	r24, Y+5	; 0x05
}
     f32:	0f 90       	pop	r0
     f34:	0f 90       	pop	r0
     f36:	0f 90       	pop	r0
     f38:	0f 90       	pop	r0
     f3a:	0f 90       	pop	r0
     f3c:	cf 91       	pop	r28
     f3e:	df 91       	pop	r29
     f40:	08 95       	ret

00000f42 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
     f42:	df 93       	push	r29
     f44:	cf 93       	push	r28
     f46:	00 d0       	rcall	.+0      	; 0xf48 <GPIO_setupPinDirection+0x6>
     f48:	00 d0       	rcall	.+0      	; 0xf4a <GPIO_setupPinDirection+0x8>
     f4a:	0f 92       	push	r0
     f4c:	cd b7       	in	r28, 0x3d	; 61
     f4e:	de b7       	in	r29, 0x3e	; 62
     f50:	89 83       	std	Y+1, r24	; 0x01
     f52:	6a 83       	std	Y+2, r22	; 0x02
     f54:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
     f56:	8a 81       	ldd	r24, Y+2	; 0x02
     f58:	88 30       	cpi	r24, 0x08	; 8
     f5a:	08 f0       	brcs	.+2      	; 0xf5e <GPIO_setupPinDirection+0x1c>
     f5c:	d5 c0       	rjmp	.+426    	; 0x1108 <GPIO_setupPinDirection+0x1c6>
     f5e:	89 81       	ldd	r24, Y+1	; 0x01
     f60:	84 30       	cpi	r24, 0x04	; 4
     f62:	08 f0       	brcs	.+2      	; 0xf66 <GPIO_setupPinDirection+0x24>
     f64:	d1 c0       	rjmp	.+418    	; 0x1108 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
     f66:	89 81       	ldd	r24, Y+1	; 0x01
     f68:	28 2f       	mov	r18, r24
     f6a:	30 e0       	ldi	r19, 0x00	; 0
     f6c:	3d 83       	std	Y+5, r19	; 0x05
     f6e:	2c 83       	std	Y+4, r18	; 0x04
     f70:	8c 81       	ldd	r24, Y+4	; 0x04
     f72:	9d 81       	ldd	r25, Y+5	; 0x05
     f74:	81 30       	cpi	r24, 0x01	; 1
     f76:	91 05       	cpc	r25, r1
     f78:	09 f4       	brne	.+2      	; 0xf7c <GPIO_setupPinDirection+0x3a>
     f7a:	43 c0       	rjmp	.+134    	; 0x1002 <GPIO_setupPinDirection+0xc0>
     f7c:	2c 81       	ldd	r18, Y+4	; 0x04
     f7e:	3d 81       	ldd	r19, Y+5	; 0x05
     f80:	22 30       	cpi	r18, 0x02	; 2
     f82:	31 05       	cpc	r19, r1
     f84:	2c f4       	brge	.+10     	; 0xf90 <GPIO_setupPinDirection+0x4e>
     f86:	8c 81       	ldd	r24, Y+4	; 0x04
     f88:	9d 81       	ldd	r25, Y+5	; 0x05
     f8a:	00 97       	sbiw	r24, 0x00	; 0
     f8c:	71 f0       	breq	.+28     	; 0xfaa <GPIO_setupPinDirection+0x68>
     f8e:	bc c0       	rjmp	.+376    	; 0x1108 <GPIO_setupPinDirection+0x1c6>
     f90:	2c 81       	ldd	r18, Y+4	; 0x04
     f92:	3d 81       	ldd	r19, Y+5	; 0x05
     f94:	22 30       	cpi	r18, 0x02	; 2
     f96:	31 05       	cpc	r19, r1
     f98:	09 f4       	brne	.+2      	; 0xf9c <GPIO_setupPinDirection+0x5a>
     f9a:	5f c0       	rjmp	.+190    	; 0x105a <GPIO_setupPinDirection+0x118>
     f9c:	8c 81       	ldd	r24, Y+4	; 0x04
     f9e:	9d 81       	ldd	r25, Y+5	; 0x05
     fa0:	83 30       	cpi	r24, 0x03	; 3
     fa2:	91 05       	cpc	r25, r1
     fa4:	09 f4       	brne	.+2      	; 0xfa8 <GPIO_setupPinDirection+0x66>
     fa6:	85 c0       	rjmp	.+266    	; 0x10b2 <GPIO_setupPinDirection+0x170>
     fa8:	af c0       	rjmp	.+350    	; 0x1108 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
     faa:	8b 81       	ldd	r24, Y+3	; 0x03
     fac:	81 30       	cpi	r24, 0x01	; 1
     fae:	a1 f4       	brne	.+40     	; 0xfd8 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
     fb0:	aa e3       	ldi	r26, 0x3A	; 58
     fb2:	b0 e0       	ldi	r27, 0x00	; 0
     fb4:	ea e3       	ldi	r30, 0x3A	; 58
     fb6:	f0 e0       	ldi	r31, 0x00	; 0
     fb8:	80 81       	ld	r24, Z
     fba:	48 2f       	mov	r20, r24
     fbc:	8a 81       	ldd	r24, Y+2	; 0x02
     fbe:	28 2f       	mov	r18, r24
     fc0:	30 e0       	ldi	r19, 0x00	; 0
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	02 2e       	mov	r0, r18
     fc8:	02 c0       	rjmp	.+4      	; 0xfce <GPIO_setupPinDirection+0x8c>
     fca:	88 0f       	add	r24, r24
     fcc:	99 1f       	adc	r25, r25
     fce:	0a 94       	dec	r0
     fd0:	e2 f7       	brpl	.-8      	; 0xfca <GPIO_setupPinDirection+0x88>
     fd2:	84 2b       	or	r24, r20
     fd4:	8c 93       	st	X, r24
     fd6:	98 c0       	rjmp	.+304    	; 0x1108 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
     fd8:	aa e3       	ldi	r26, 0x3A	; 58
     fda:	b0 e0       	ldi	r27, 0x00	; 0
     fdc:	ea e3       	ldi	r30, 0x3A	; 58
     fde:	f0 e0       	ldi	r31, 0x00	; 0
     fe0:	80 81       	ld	r24, Z
     fe2:	48 2f       	mov	r20, r24
     fe4:	8a 81       	ldd	r24, Y+2	; 0x02
     fe6:	28 2f       	mov	r18, r24
     fe8:	30 e0       	ldi	r19, 0x00	; 0
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	90 e0       	ldi	r25, 0x00	; 0
     fee:	02 2e       	mov	r0, r18
     ff0:	02 c0       	rjmp	.+4      	; 0xff6 <GPIO_setupPinDirection+0xb4>
     ff2:	88 0f       	add	r24, r24
     ff4:	99 1f       	adc	r25, r25
     ff6:	0a 94       	dec	r0
     ff8:	e2 f7       	brpl	.-8      	; 0xff2 <GPIO_setupPinDirection+0xb0>
     ffa:	80 95       	com	r24
     ffc:	84 23       	and	r24, r20
     ffe:	8c 93       	st	X, r24
    1000:	83 c0       	rjmp	.+262    	; 0x1108 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1002:	8b 81       	ldd	r24, Y+3	; 0x03
    1004:	81 30       	cpi	r24, 0x01	; 1
    1006:	a1 f4       	brne	.+40     	; 0x1030 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1008:	a7 e3       	ldi	r26, 0x37	; 55
    100a:	b0 e0       	ldi	r27, 0x00	; 0
    100c:	e7 e3       	ldi	r30, 0x37	; 55
    100e:	f0 e0       	ldi	r31, 0x00	; 0
    1010:	80 81       	ld	r24, Z
    1012:	48 2f       	mov	r20, r24
    1014:	8a 81       	ldd	r24, Y+2	; 0x02
    1016:	28 2f       	mov	r18, r24
    1018:	30 e0       	ldi	r19, 0x00	; 0
    101a:	81 e0       	ldi	r24, 0x01	; 1
    101c:	90 e0       	ldi	r25, 0x00	; 0
    101e:	02 2e       	mov	r0, r18
    1020:	02 c0       	rjmp	.+4      	; 0x1026 <GPIO_setupPinDirection+0xe4>
    1022:	88 0f       	add	r24, r24
    1024:	99 1f       	adc	r25, r25
    1026:	0a 94       	dec	r0
    1028:	e2 f7       	brpl	.-8      	; 0x1022 <GPIO_setupPinDirection+0xe0>
    102a:	84 2b       	or	r24, r20
    102c:	8c 93       	st	X, r24
    102e:	6c c0       	rjmp	.+216    	; 0x1108 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1030:	a7 e3       	ldi	r26, 0x37	; 55
    1032:	b0 e0       	ldi	r27, 0x00	; 0
    1034:	e7 e3       	ldi	r30, 0x37	; 55
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	48 2f       	mov	r20, r24
    103c:	8a 81       	ldd	r24, Y+2	; 0x02
    103e:	28 2f       	mov	r18, r24
    1040:	30 e0       	ldi	r19, 0x00	; 0
    1042:	81 e0       	ldi	r24, 0x01	; 1
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	02 2e       	mov	r0, r18
    1048:	02 c0       	rjmp	.+4      	; 0x104e <GPIO_setupPinDirection+0x10c>
    104a:	88 0f       	add	r24, r24
    104c:	99 1f       	adc	r25, r25
    104e:	0a 94       	dec	r0
    1050:	e2 f7       	brpl	.-8      	; 0x104a <GPIO_setupPinDirection+0x108>
    1052:	80 95       	com	r24
    1054:	84 23       	and	r24, r20
    1056:	8c 93       	st	X, r24
    1058:	57 c0       	rjmp	.+174    	; 0x1108 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    105a:	8b 81       	ldd	r24, Y+3	; 0x03
    105c:	81 30       	cpi	r24, 0x01	; 1
    105e:	a1 f4       	brne	.+40     	; 0x1088 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1060:	a4 e3       	ldi	r26, 0x34	; 52
    1062:	b0 e0       	ldi	r27, 0x00	; 0
    1064:	e4 e3       	ldi	r30, 0x34	; 52
    1066:	f0 e0       	ldi	r31, 0x00	; 0
    1068:	80 81       	ld	r24, Z
    106a:	48 2f       	mov	r20, r24
    106c:	8a 81       	ldd	r24, Y+2	; 0x02
    106e:	28 2f       	mov	r18, r24
    1070:	30 e0       	ldi	r19, 0x00	; 0
    1072:	81 e0       	ldi	r24, 0x01	; 1
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	02 2e       	mov	r0, r18
    1078:	02 c0       	rjmp	.+4      	; 0x107e <GPIO_setupPinDirection+0x13c>
    107a:	88 0f       	add	r24, r24
    107c:	99 1f       	adc	r25, r25
    107e:	0a 94       	dec	r0
    1080:	e2 f7       	brpl	.-8      	; 0x107a <GPIO_setupPinDirection+0x138>
    1082:	84 2b       	or	r24, r20
    1084:	8c 93       	st	X, r24
    1086:	40 c0       	rjmp	.+128    	; 0x1108 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1088:	a4 e3       	ldi	r26, 0x34	; 52
    108a:	b0 e0       	ldi	r27, 0x00	; 0
    108c:	e4 e3       	ldi	r30, 0x34	; 52
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	80 81       	ld	r24, Z
    1092:	48 2f       	mov	r20, r24
    1094:	8a 81       	ldd	r24, Y+2	; 0x02
    1096:	28 2f       	mov	r18, r24
    1098:	30 e0       	ldi	r19, 0x00	; 0
    109a:	81 e0       	ldi	r24, 0x01	; 1
    109c:	90 e0       	ldi	r25, 0x00	; 0
    109e:	02 2e       	mov	r0, r18
    10a0:	02 c0       	rjmp	.+4      	; 0x10a6 <GPIO_setupPinDirection+0x164>
    10a2:	88 0f       	add	r24, r24
    10a4:	99 1f       	adc	r25, r25
    10a6:	0a 94       	dec	r0
    10a8:	e2 f7       	brpl	.-8      	; 0x10a2 <GPIO_setupPinDirection+0x160>
    10aa:	80 95       	com	r24
    10ac:	84 23       	and	r24, r20
    10ae:	8c 93       	st	X, r24
    10b0:	2b c0       	rjmp	.+86     	; 0x1108 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    10b2:	8b 81       	ldd	r24, Y+3	; 0x03
    10b4:	81 30       	cpi	r24, 0x01	; 1
    10b6:	a1 f4       	brne	.+40     	; 0x10e0 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    10b8:	a1 e3       	ldi	r26, 0x31	; 49
    10ba:	b0 e0       	ldi	r27, 0x00	; 0
    10bc:	e1 e3       	ldi	r30, 0x31	; 49
    10be:	f0 e0       	ldi	r31, 0x00	; 0
    10c0:	80 81       	ld	r24, Z
    10c2:	48 2f       	mov	r20, r24
    10c4:	8a 81       	ldd	r24, Y+2	; 0x02
    10c6:	28 2f       	mov	r18, r24
    10c8:	30 e0       	ldi	r19, 0x00	; 0
    10ca:	81 e0       	ldi	r24, 0x01	; 1
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	02 2e       	mov	r0, r18
    10d0:	02 c0       	rjmp	.+4      	; 0x10d6 <GPIO_setupPinDirection+0x194>
    10d2:	88 0f       	add	r24, r24
    10d4:	99 1f       	adc	r25, r25
    10d6:	0a 94       	dec	r0
    10d8:	e2 f7       	brpl	.-8      	; 0x10d2 <GPIO_setupPinDirection+0x190>
    10da:	84 2b       	or	r24, r20
    10dc:	8c 93       	st	X, r24
    10de:	14 c0       	rjmp	.+40     	; 0x1108 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    10e0:	a1 e3       	ldi	r26, 0x31	; 49
    10e2:	b0 e0       	ldi	r27, 0x00	; 0
    10e4:	e1 e3       	ldi	r30, 0x31	; 49
    10e6:	f0 e0       	ldi	r31, 0x00	; 0
    10e8:	80 81       	ld	r24, Z
    10ea:	48 2f       	mov	r20, r24
    10ec:	8a 81       	ldd	r24, Y+2	; 0x02
    10ee:	28 2f       	mov	r18, r24
    10f0:	30 e0       	ldi	r19, 0x00	; 0
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	02 2e       	mov	r0, r18
    10f8:	02 c0       	rjmp	.+4      	; 0x10fe <GPIO_setupPinDirection+0x1bc>
    10fa:	88 0f       	add	r24, r24
    10fc:	99 1f       	adc	r25, r25
    10fe:	0a 94       	dec	r0
    1100:	e2 f7       	brpl	.-8      	; 0x10fa <GPIO_setupPinDirection+0x1b8>
    1102:	80 95       	com	r24
    1104:	84 23       	and	r24, r20
    1106:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1108:	0f 90       	pop	r0
    110a:	0f 90       	pop	r0
    110c:	0f 90       	pop	r0
    110e:	0f 90       	pop	r0
    1110:	0f 90       	pop	r0
    1112:	cf 91       	pop	r28
    1114:	df 91       	pop	r29
    1116:	08 95       	ret

00001118 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1118:	df 93       	push	r29
    111a:	cf 93       	push	r28
    111c:	00 d0       	rcall	.+0      	; 0x111e <GPIO_writePin+0x6>
    111e:	00 d0       	rcall	.+0      	; 0x1120 <GPIO_writePin+0x8>
    1120:	0f 92       	push	r0
    1122:	cd b7       	in	r28, 0x3d	; 61
    1124:	de b7       	in	r29, 0x3e	; 62
    1126:	89 83       	std	Y+1, r24	; 0x01
    1128:	6a 83       	std	Y+2, r22	; 0x02
    112a:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    112c:	8a 81       	ldd	r24, Y+2	; 0x02
    112e:	88 30       	cpi	r24, 0x08	; 8
    1130:	08 f0       	brcs	.+2      	; 0x1134 <GPIO_writePin+0x1c>
    1132:	d5 c0       	rjmp	.+426    	; 0x12de <GPIO_writePin+0x1c6>
    1134:	89 81       	ldd	r24, Y+1	; 0x01
    1136:	84 30       	cpi	r24, 0x04	; 4
    1138:	08 f0       	brcs	.+2      	; 0x113c <GPIO_writePin+0x24>
    113a:	d1 c0       	rjmp	.+418    	; 0x12de <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    113c:	89 81       	ldd	r24, Y+1	; 0x01
    113e:	28 2f       	mov	r18, r24
    1140:	30 e0       	ldi	r19, 0x00	; 0
    1142:	3d 83       	std	Y+5, r19	; 0x05
    1144:	2c 83       	std	Y+4, r18	; 0x04
    1146:	8c 81       	ldd	r24, Y+4	; 0x04
    1148:	9d 81       	ldd	r25, Y+5	; 0x05
    114a:	81 30       	cpi	r24, 0x01	; 1
    114c:	91 05       	cpc	r25, r1
    114e:	09 f4       	brne	.+2      	; 0x1152 <GPIO_writePin+0x3a>
    1150:	43 c0       	rjmp	.+134    	; 0x11d8 <GPIO_writePin+0xc0>
    1152:	2c 81       	ldd	r18, Y+4	; 0x04
    1154:	3d 81       	ldd	r19, Y+5	; 0x05
    1156:	22 30       	cpi	r18, 0x02	; 2
    1158:	31 05       	cpc	r19, r1
    115a:	2c f4       	brge	.+10     	; 0x1166 <GPIO_writePin+0x4e>
    115c:	8c 81       	ldd	r24, Y+4	; 0x04
    115e:	9d 81       	ldd	r25, Y+5	; 0x05
    1160:	00 97       	sbiw	r24, 0x00	; 0
    1162:	71 f0       	breq	.+28     	; 0x1180 <GPIO_writePin+0x68>
    1164:	bc c0       	rjmp	.+376    	; 0x12de <GPIO_writePin+0x1c6>
    1166:	2c 81       	ldd	r18, Y+4	; 0x04
    1168:	3d 81       	ldd	r19, Y+5	; 0x05
    116a:	22 30       	cpi	r18, 0x02	; 2
    116c:	31 05       	cpc	r19, r1
    116e:	09 f4       	brne	.+2      	; 0x1172 <GPIO_writePin+0x5a>
    1170:	5f c0       	rjmp	.+190    	; 0x1230 <GPIO_writePin+0x118>
    1172:	8c 81       	ldd	r24, Y+4	; 0x04
    1174:	9d 81       	ldd	r25, Y+5	; 0x05
    1176:	83 30       	cpi	r24, 0x03	; 3
    1178:	91 05       	cpc	r25, r1
    117a:	09 f4       	brne	.+2      	; 0x117e <GPIO_writePin+0x66>
    117c:	85 c0       	rjmp	.+266    	; 0x1288 <GPIO_writePin+0x170>
    117e:	af c0       	rjmp	.+350    	; 0x12de <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1180:	8b 81       	ldd	r24, Y+3	; 0x03
    1182:	81 30       	cpi	r24, 0x01	; 1
    1184:	a1 f4       	brne	.+40     	; 0x11ae <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1186:	ab e3       	ldi	r26, 0x3B	; 59
    1188:	b0 e0       	ldi	r27, 0x00	; 0
    118a:	eb e3       	ldi	r30, 0x3B	; 59
    118c:	f0 e0       	ldi	r31, 0x00	; 0
    118e:	80 81       	ld	r24, Z
    1190:	48 2f       	mov	r20, r24
    1192:	8a 81       	ldd	r24, Y+2	; 0x02
    1194:	28 2f       	mov	r18, r24
    1196:	30 e0       	ldi	r19, 0x00	; 0
    1198:	81 e0       	ldi	r24, 0x01	; 1
    119a:	90 e0       	ldi	r25, 0x00	; 0
    119c:	02 2e       	mov	r0, r18
    119e:	02 c0       	rjmp	.+4      	; 0x11a4 <GPIO_writePin+0x8c>
    11a0:	88 0f       	add	r24, r24
    11a2:	99 1f       	adc	r25, r25
    11a4:	0a 94       	dec	r0
    11a6:	e2 f7       	brpl	.-8      	; 0x11a0 <GPIO_writePin+0x88>
    11a8:	84 2b       	or	r24, r20
    11aa:	8c 93       	st	X, r24
    11ac:	98 c0       	rjmp	.+304    	; 0x12de <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    11ae:	ab e3       	ldi	r26, 0x3B	; 59
    11b0:	b0 e0       	ldi	r27, 0x00	; 0
    11b2:	eb e3       	ldi	r30, 0x3B	; 59
    11b4:	f0 e0       	ldi	r31, 0x00	; 0
    11b6:	80 81       	ld	r24, Z
    11b8:	48 2f       	mov	r20, r24
    11ba:	8a 81       	ldd	r24, Y+2	; 0x02
    11bc:	28 2f       	mov	r18, r24
    11be:	30 e0       	ldi	r19, 0x00	; 0
    11c0:	81 e0       	ldi	r24, 0x01	; 1
    11c2:	90 e0       	ldi	r25, 0x00	; 0
    11c4:	02 2e       	mov	r0, r18
    11c6:	02 c0       	rjmp	.+4      	; 0x11cc <GPIO_writePin+0xb4>
    11c8:	88 0f       	add	r24, r24
    11ca:	99 1f       	adc	r25, r25
    11cc:	0a 94       	dec	r0
    11ce:	e2 f7       	brpl	.-8      	; 0x11c8 <GPIO_writePin+0xb0>
    11d0:	80 95       	com	r24
    11d2:	84 23       	and	r24, r20
    11d4:	8c 93       	st	X, r24
    11d6:	83 c0       	rjmp	.+262    	; 0x12de <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    11d8:	8b 81       	ldd	r24, Y+3	; 0x03
    11da:	81 30       	cpi	r24, 0x01	; 1
    11dc:	a1 f4       	brne	.+40     	; 0x1206 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    11de:	a8 e3       	ldi	r26, 0x38	; 56
    11e0:	b0 e0       	ldi	r27, 0x00	; 0
    11e2:	e8 e3       	ldi	r30, 0x38	; 56
    11e4:	f0 e0       	ldi	r31, 0x00	; 0
    11e6:	80 81       	ld	r24, Z
    11e8:	48 2f       	mov	r20, r24
    11ea:	8a 81       	ldd	r24, Y+2	; 0x02
    11ec:	28 2f       	mov	r18, r24
    11ee:	30 e0       	ldi	r19, 0x00	; 0
    11f0:	81 e0       	ldi	r24, 0x01	; 1
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	02 2e       	mov	r0, r18
    11f6:	02 c0       	rjmp	.+4      	; 0x11fc <GPIO_writePin+0xe4>
    11f8:	88 0f       	add	r24, r24
    11fa:	99 1f       	adc	r25, r25
    11fc:	0a 94       	dec	r0
    11fe:	e2 f7       	brpl	.-8      	; 0x11f8 <GPIO_writePin+0xe0>
    1200:	84 2b       	or	r24, r20
    1202:	8c 93       	st	X, r24
    1204:	6c c0       	rjmp	.+216    	; 0x12de <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1206:	a8 e3       	ldi	r26, 0x38	; 56
    1208:	b0 e0       	ldi	r27, 0x00	; 0
    120a:	e8 e3       	ldi	r30, 0x38	; 56
    120c:	f0 e0       	ldi	r31, 0x00	; 0
    120e:	80 81       	ld	r24, Z
    1210:	48 2f       	mov	r20, r24
    1212:	8a 81       	ldd	r24, Y+2	; 0x02
    1214:	28 2f       	mov	r18, r24
    1216:	30 e0       	ldi	r19, 0x00	; 0
    1218:	81 e0       	ldi	r24, 0x01	; 1
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	02 2e       	mov	r0, r18
    121e:	02 c0       	rjmp	.+4      	; 0x1224 <GPIO_writePin+0x10c>
    1220:	88 0f       	add	r24, r24
    1222:	99 1f       	adc	r25, r25
    1224:	0a 94       	dec	r0
    1226:	e2 f7       	brpl	.-8      	; 0x1220 <GPIO_writePin+0x108>
    1228:	80 95       	com	r24
    122a:	84 23       	and	r24, r20
    122c:	8c 93       	st	X, r24
    122e:	57 c0       	rjmp	.+174    	; 0x12de <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1230:	8b 81       	ldd	r24, Y+3	; 0x03
    1232:	81 30       	cpi	r24, 0x01	; 1
    1234:	a1 f4       	brne	.+40     	; 0x125e <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1236:	a5 e3       	ldi	r26, 0x35	; 53
    1238:	b0 e0       	ldi	r27, 0x00	; 0
    123a:	e5 e3       	ldi	r30, 0x35	; 53
    123c:	f0 e0       	ldi	r31, 0x00	; 0
    123e:	80 81       	ld	r24, Z
    1240:	48 2f       	mov	r20, r24
    1242:	8a 81       	ldd	r24, Y+2	; 0x02
    1244:	28 2f       	mov	r18, r24
    1246:	30 e0       	ldi	r19, 0x00	; 0
    1248:	81 e0       	ldi	r24, 0x01	; 1
    124a:	90 e0       	ldi	r25, 0x00	; 0
    124c:	02 2e       	mov	r0, r18
    124e:	02 c0       	rjmp	.+4      	; 0x1254 <GPIO_writePin+0x13c>
    1250:	88 0f       	add	r24, r24
    1252:	99 1f       	adc	r25, r25
    1254:	0a 94       	dec	r0
    1256:	e2 f7       	brpl	.-8      	; 0x1250 <GPIO_writePin+0x138>
    1258:	84 2b       	or	r24, r20
    125a:	8c 93       	st	X, r24
    125c:	40 c0       	rjmp	.+128    	; 0x12de <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    125e:	a5 e3       	ldi	r26, 0x35	; 53
    1260:	b0 e0       	ldi	r27, 0x00	; 0
    1262:	e5 e3       	ldi	r30, 0x35	; 53
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	80 81       	ld	r24, Z
    1268:	48 2f       	mov	r20, r24
    126a:	8a 81       	ldd	r24, Y+2	; 0x02
    126c:	28 2f       	mov	r18, r24
    126e:	30 e0       	ldi	r19, 0x00	; 0
    1270:	81 e0       	ldi	r24, 0x01	; 1
    1272:	90 e0       	ldi	r25, 0x00	; 0
    1274:	02 2e       	mov	r0, r18
    1276:	02 c0       	rjmp	.+4      	; 0x127c <GPIO_writePin+0x164>
    1278:	88 0f       	add	r24, r24
    127a:	99 1f       	adc	r25, r25
    127c:	0a 94       	dec	r0
    127e:	e2 f7       	brpl	.-8      	; 0x1278 <GPIO_writePin+0x160>
    1280:	80 95       	com	r24
    1282:	84 23       	and	r24, r20
    1284:	8c 93       	st	X, r24
    1286:	2b c0       	rjmp	.+86     	; 0x12de <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1288:	8b 81       	ldd	r24, Y+3	; 0x03
    128a:	81 30       	cpi	r24, 0x01	; 1
    128c:	a1 f4       	brne	.+40     	; 0x12b6 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    128e:	a2 e3       	ldi	r26, 0x32	; 50
    1290:	b0 e0       	ldi	r27, 0x00	; 0
    1292:	e2 e3       	ldi	r30, 0x32	; 50
    1294:	f0 e0       	ldi	r31, 0x00	; 0
    1296:	80 81       	ld	r24, Z
    1298:	48 2f       	mov	r20, r24
    129a:	8a 81       	ldd	r24, Y+2	; 0x02
    129c:	28 2f       	mov	r18, r24
    129e:	30 e0       	ldi	r19, 0x00	; 0
    12a0:	81 e0       	ldi	r24, 0x01	; 1
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	02 2e       	mov	r0, r18
    12a6:	02 c0       	rjmp	.+4      	; 0x12ac <GPIO_writePin+0x194>
    12a8:	88 0f       	add	r24, r24
    12aa:	99 1f       	adc	r25, r25
    12ac:	0a 94       	dec	r0
    12ae:	e2 f7       	brpl	.-8      	; 0x12a8 <GPIO_writePin+0x190>
    12b0:	84 2b       	or	r24, r20
    12b2:	8c 93       	st	X, r24
    12b4:	14 c0       	rjmp	.+40     	; 0x12de <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    12b6:	a2 e3       	ldi	r26, 0x32	; 50
    12b8:	b0 e0       	ldi	r27, 0x00	; 0
    12ba:	e2 e3       	ldi	r30, 0x32	; 50
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	80 81       	ld	r24, Z
    12c0:	48 2f       	mov	r20, r24
    12c2:	8a 81       	ldd	r24, Y+2	; 0x02
    12c4:	28 2f       	mov	r18, r24
    12c6:	30 e0       	ldi	r19, 0x00	; 0
    12c8:	81 e0       	ldi	r24, 0x01	; 1
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	02 2e       	mov	r0, r18
    12ce:	02 c0       	rjmp	.+4      	; 0x12d4 <GPIO_writePin+0x1bc>
    12d0:	88 0f       	add	r24, r24
    12d2:	99 1f       	adc	r25, r25
    12d4:	0a 94       	dec	r0
    12d6:	e2 f7       	brpl	.-8      	; 0x12d0 <GPIO_writePin+0x1b8>
    12d8:	80 95       	com	r24
    12da:	84 23       	and	r24, r20
    12dc:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    12de:	0f 90       	pop	r0
    12e0:	0f 90       	pop	r0
    12e2:	0f 90       	pop	r0
    12e4:	0f 90       	pop	r0
    12e6:	0f 90       	pop	r0
    12e8:	cf 91       	pop	r28
    12ea:	df 91       	pop	r29
    12ec:	08 95       	ret

000012ee <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    12ee:	df 93       	push	r29
    12f0:	cf 93       	push	r28
    12f2:	00 d0       	rcall	.+0      	; 0x12f4 <GPIO_readPin+0x6>
    12f4:	00 d0       	rcall	.+0      	; 0x12f6 <GPIO_readPin+0x8>
    12f6:	0f 92       	push	r0
    12f8:	cd b7       	in	r28, 0x3d	; 61
    12fa:	de b7       	in	r29, 0x3e	; 62
    12fc:	8a 83       	std	Y+2, r24	; 0x02
    12fe:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1300:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1302:	8b 81       	ldd	r24, Y+3	; 0x03
    1304:	88 30       	cpi	r24, 0x08	; 8
    1306:	08 f0       	brcs	.+2      	; 0x130a <GPIO_readPin+0x1c>
    1308:	84 c0       	rjmp	.+264    	; 0x1412 <GPIO_readPin+0x124>
    130a:	8a 81       	ldd	r24, Y+2	; 0x02
    130c:	84 30       	cpi	r24, 0x04	; 4
    130e:	08 f0       	brcs	.+2      	; 0x1312 <GPIO_readPin+0x24>
    1310:	80 c0       	rjmp	.+256    	; 0x1412 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1312:	8a 81       	ldd	r24, Y+2	; 0x02
    1314:	28 2f       	mov	r18, r24
    1316:	30 e0       	ldi	r19, 0x00	; 0
    1318:	3d 83       	std	Y+5, r19	; 0x05
    131a:	2c 83       	std	Y+4, r18	; 0x04
    131c:	4c 81       	ldd	r20, Y+4	; 0x04
    131e:	5d 81       	ldd	r21, Y+5	; 0x05
    1320:	41 30       	cpi	r20, 0x01	; 1
    1322:	51 05       	cpc	r21, r1
    1324:	79 f1       	breq	.+94     	; 0x1384 <GPIO_readPin+0x96>
    1326:	8c 81       	ldd	r24, Y+4	; 0x04
    1328:	9d 81       	ldd	r25, Y+5	; 0x05
    132a:	82 30       	cpi	r24, 0x02	; 2
    132c:	91 05       	cpc	r25, r1
    132e:	34 f4       	brge	.+12     	; 0x133c <GPIO_readPin+0x4e>
    1330:	2c 81       	ldd	r18, Y+4	; 0x04
    1332:	3d 81       	ldd	r19, Y+5	; 0x05
    1334:	21 15       	cp	r18, r1
    1336:	31 05       	cpc	r19, r1
    1338:	69 f0       	breq	.+26     	; 0x1354 <GPIO_readPin+0x66>
    133a:	6b c0       	rjmp	.+214    	; 0x1412 <GPIO_readPin+0x124>
    133c:	4c 81       	ldd	r20, Y+4	; 0x04
    133e:	5d 81       	ldd	r21, Y+5	; 0x05
    1340:	42 30       	cpi	r20, 0x02	; 2
    1342:	51 05       	cpc	r21, r1
    1344:	b9 f1       	breq	.+110    	; 0x13b4 <GPIO_readPin+0xc6>
    1346:	8c 81       	ldd	r24, Y+4	; 0x04
    1348:	9d 81       	ldd	r25, Y+5	; 0x05
    134a:	83 30       	cpi	r24, 0x03	; 3
    134c:	91 05       	cpc	r25, r1
    134e:	09 f4       	brne	.+2      	; 0x1352 <GPIO_readPin+0x64>
    1350:	49 c0       	rjmp	.+146    	; 0x13e4 <GPIO_readPin+0xf6>
    1352:	5f c0       	rjmp	.+190    	; 0x1412 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1354:	e9 e3       	ldi	r30, 0x39	; 57
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	80 81       	ld	r24, Z
    135a:	28 2f       	mov	r18, r24
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	8b 81       	ldd	r24, Y+3	; 0x03
    1360:	88 2f       	mov	r24, r24
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	a9 01       	movw	r20, r18
    1366:	02 c0       	rjmp	.+4      	; 0x136c <GPIO_readPin+0x7e>
    1368:	55 95       	asr	r21
    136a:	47 95       	ror	r20
    136c:	8a 95       	dec	r24
    136e:	e2 f7       	brpl	.-8      	; 0x1368 <GPIO_readPin+0x7a>
    1370:	ca 01       	movw	r24, r20
    1372:	81 70       	andi	r24, 0x01	; 1
    1374:	90 70       	andi	r25, 0x00	; 0
    1376:	88 23       	and	r24, r24
    1378:	19 f0       	breq	.+6      	; 0x1380 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    137a:	81 e0       	ldi	r24, 0x01	; 1
    137c:	89 83       	std	Y+1, r24	; 0x01
    137e:	49 c0       	rjmp	.+146    	; 0x1412 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1380:	19 82       	std	Y+1, r1	; 0x01
    1382:	47 c0       	rjmp	.+142    	; 0x1412 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1384:	e6 e3       	ldi	r30, 0x36	; 54
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	80 81       	ld	r24, Z
    138a:	28 2f       	mov	r18, r24
    138c:	30 e0       	ldi	r19, 0x00	; 0
    138e:	8b 81       	ldd	r24, Y+3	; 0x03
    1390:	88 2f       	mov	r24, r24
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	a9 01       	movw	r20, r18
    1396:	02 c0       	rjmp	.+4      	; 0x139c <GPIO_readPin+0xae>
    1398:	55 95       	asr	r21
    139a:	47 95       	ror	r20
    139c:	8a 95       	dec	r24
    139e:	e2 f7       	brpl	.-8      	; 0x1398 <GPIO_readPin+0xaa>
    13a0:	ca 01       	movw	r24, r20
    13a2:	81 70       	andi	r24, 0x01	; 1
    13a4:	90 70       	andi	r25, 0x00	; 0
    13a6:	88 23       	and	r24, r24
    13a8:	19 f0       	breq	.+6      	; 0x13b0 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    13aa:	81 e0       	ldi	r24, 0x01	; 1
    13ac:	89 83       	std	Y+1, r24	; 0x01
    13ae:	31 c0       	rjmp	.+98     	; 0x1412 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    13b0:	19 82       	std	Y+1, r1	; 0x01
    13b2:	2f c0       	rjmp	.+94     	; 0x1412 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    13b4:	e3 e3       	ldi	r30, 0x33	; 51
    13b6:	f0 e0       	ldi	r31, 0x00	; 0
    13b8:	80 81       	ld	r24, Z
    13ba:	28 2f       	mov	r18, r24
    13bc:	30 e0       	ldi	r19, 0x00	; 0
    13be:	8b 81       	ldd	r24, Y+3	; 0x03
    13c0:	88 2f       	mov	r24, r24
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	a9 01       	movw	r20, r18
    13c6:	02 c0       	rjmp	.+4      	; 0x13cc <GPIO_readPin+0xde>
    13c8:	55 95       	asr	r21
    13ca:	47 95       	ror	r20
    13cc:	8a 95       	dec	r24
    13ce:	e2 f7       	brpl	.-8      	; 0x13c8 <GPIO_readPin+0xda>
    13d0:	ca 01       	movw	r24, r20
    13d2:	81 70       	andi	r24, 0x01	; 1
    13d4:	90 70       	andi	r25, 0x00	; 0
    13d6:	88 23       	and	r24, r24
    13d8:	19 f0       	breq	.+6      	; 0x13e0 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    13da:	81 e0       	ldi	r24, 0x01	; 1
    13dc:	89 83       	std	Y+1, r24	; 0x01
    13de:	19 c0       	rjmp	.+50     	; 0x1412 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    13e0:	19 82       	std	Y+1, r1	; 0x01
    13e2:	17 c0       	rjmp	.+46     	; 0x1412 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    13e4:	e0 e3       	ldi	r30, 0x30	; 48
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	80 81       	ld	r24, Z
    13ea:	28 2f       	mov	r18, r24
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	8b 81       	ldd	r24, Y+3	; 0x03
    13f0:	88 2f       	mov	r24, r24
    13f2:	90 e0       	ldi	r25, 0x00	; 0
    13f4:	a9 01       	movw	r20, r18
    13f6:	02 c0       	rjmp	.+4      	; 0x13fc <GPIO_readPin+0x10e>
    13f8:	55 95       	asr	r21
    13fa:	47 95       	ror	r20
    13fc:	8a 95       	dec	r24
    13fe:	e2 f7       	brpl	.-8      	; 0x13f8 <GPIO_readPin+0x10a>
    1400:	ca 01       	movw	r24, r20
    1402:	81 70       	andi	r24, 0x01	; 1
    1404:	90 70       	andi	r25, 0x00	; 0
    1406:	88 23       	and	r24, r24
    1408:	19 f0       	breq	.+6      	; 0x1410 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    140a:	81 e0       	ldi	r24, 0x01	; 1
    140c:	89 83       	std	Y+1, r24	; 0x01
    140e:	01 c0       	rjmp	.+2      	; 0x1412 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1410:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1412:	89 81       	ldd	r24, Y+1	; 0x01
}
    1414:	0f 90       	pop	r0
    1416:	0f 90       	pop	r0
    1418:	0f 90       	pop	r0
    141a:	0f 90       	pop	r0
    141c:	0f 90       	pop	r0
    141e:	cf 91       	pop	r28
    1420:	df 91       	pop	r29
    1422:	08 95       	ret

00001424 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1424:	df 93       	push	r29
    1426:	cf 93       	push	r28
    1428:	00 d0       	rcall	.+0      	; 0x142a <GPIO_setupPortDirection+0x6>
    142a:	00 d0       	rcall	.+0      	; 0x142c <GPIO_setupPortDirection+0x8>
    142c:	cd b7       	in	r28, 0x3d	; 61
    142e:	de b7       	in	r29, 0x3e	; 62
    1430:	89 83       	std	Y+1, r24	; 0x01
    1432:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1434:	89 81       	ldd	r24, Y+1	; 0x01
    1436:	84 30       	cpi	r24, 0x04	; 4
    1438:	90 f5       	brcc	.+100    	; 0x149e <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    143a:	89 81       	ldd	r24, Y+1	; 0x01
    143c:	28 2f       	mov	r18, r24
    143e:	30 e0       	ldi	r19, 0x00	; 0
    1440:	3c 83       	std	Y+4, r19	; 0x04
    1442:	2b 83       	std	Y+3, r18	; 0x03
    1444:	8b 81       	ldd	r24, Y+3	; 0x03
    1446:	9c 81       	ldd	r25, Y+4	; 0x04
    1448:	81 30       	cpi	r24, 0x01	; 1
    144a:	91 05       	cpc	r25, r1
    144c:	d1 f0       	breq	.+52     	; 0x1482 <GPIO_setupPortDirection+0x5e>
    144e:	2b 81       	ldd	r18, Y+3	; 0x03
    1450:	3c 81       	ldd	r19, Y+4	; 0x04
    1452:	22 30       	cpi	r18, 0x02	; 2
    1454:	31 05       	cpc	r19, r1
    1456:	2c f4       	brge	.+10     	; 0x1462 <GPIO_setupPortDirection+0x3e>
    1458:	8b 81       	ldd	r24, Y+3	; 0x03
    145a:	9c 81       	ldd	r25, Y+4	; 0x04
    145c:	00 97       	sbiw	r24, 0x00	; 0
    145e:	61 f0       	breq	.+24     	; 0x1478 <GPIO_setupPortDirection+0x54>
    1460:	1e c0       	rjmp	.+60     	; 0x149e <GPIO_setupPortDirection+0x7a>
    1462:	2b 81       	ldd	r18, Y+3	; 0x03
    1464:	3c 81       	ldd	r19, Y+4	; 0x04
    1466:	22 30       	cpi	r18, 0x02	; 2
    1468:	31 05       	cpc	r19, r1
    146a:	81 f0       	breq	.+32     	; 0x148c <GPIO_setupPortDirection+0x68>
    146c:	8b 81       	ldd	r24, Y+3	; 0x03
    146e:	9c 81       	ldd	r25, Y+4	; 0x04
    1470:	83 30       	cpi	r24, 0x03	; 3
    1472:	91 05       	cpc	r25, r1
    1474:	81 f0       	breq	.+32     	; 0x1496 <GPIO_setupPortDirection+0x72>
    1476:	13 c0       	rjmp	.+38     	; 0x149e <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1478:	ea e3       	ldi	r30, 0x3A	; 58
    147a:	f0 e0       	ldi	r31, 0x00	; 0
    147c:	8a 81       	ldd	r24, Y+2	; 0x02
    147e:	80 83       	st	Z, r24
    1480:	0e c0       	rjmp	.+28     	; 0x149e <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1482:	e7 e3       	ldi	r30, 0x37	; 55
    1484:	f0 e0       	ldi	r31, 0x00	; 0
    1486:	8a 81       	ldd	r24, Y+2	; 0x02
    1488:	80 83       	st	Z, r24
    148a:	09 c0       	rjmp	.+18     	; 0x149e <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    148c:	e4 e3       	ldi	r30, 0x34	; 52
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	8a 81       	ldd	r24, Y+2	; 0x02
    1492:	80 83       	st	Z, r24
    1494:	04 c0       	rjmp	.+8      	; 0x149e <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1496:	e1 e3       	ldi	r30, 0x31	; 49
    1498:	f0 e0       	ldi	r31, 0x00	; 0
    149a:	8a 81       	ldd	r24, Y+2	; 0x02
    149c:	80 83       	st	Z, r24
			break;
		}
	}
}
    149e:	0f 90       	pop	r0
    14a0:	0f 90       	pop	r0
    14a2:	0f 90       	pop	r0
    14a4:	0f 90       	pop	r0
    14a6:	cf 91       	pop	r28
    14a8:	df 91       	pop	r29
    14aa:	08 95       	ret

000014ac <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    14ac:	df 93       	push	r29
    14ae:	cf 93       	push	r28
    14b0:	00 d0       	rcall	.+0      	; 0x14b2 <GPIO_writePort+0x6>
    14b2:	00 d0       	rcall	.+0      	; 0x14b4 <GPIO_writePort+0x8>
    14b4:	cd b7       	in	r28, 0x3d	; 61
    14b6:	de b7       	in	r29, 0x3e	; 62
    14b8:	89 83       	std	Y+1, r24	; 0x01
    14ba:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    14bc:	89 81       	ldd	r24, Y+1	; 0x01
    14be:	84 30       	cpi	r24, 0x04	; 4
    14c0:	90 f5       	brcc	.+100    	; 0x1526 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    14c2:	89 81       	ldd	r24, Y+1	; 0x01
    14c4:	28 2f       	mov	r18, r24
    14c6:	30 e0       	ldi	r19, 0x00	; 0
    14c8:	3c 83       	std	Y+4, r19	; 0x04
    14ca:	2b 83       	std	Y+3, r18	; 0x03
    14cc:	8b 81       	ldd	r24, Y+3	; 0x03
    14ce:	9c 81       	ldd	r25, Y+4	; 0x04
    14d0:	81 30       	cpi	r24, 0x01	; 1
    14d2:	91 05       	cpc	r25, r1
    14d4:	d1 f0       	breq	.+52     	; 0x150a <GPIO_writePort+0x5e>
    14d6:	2b 81       	ldd	r18, Y+3	; 0x03
    14d8:	3c 81       	ldd	r19, Y+4	; 0x04
    14da:	22 30       	cpi	r18, 0x02	; 2
    14dc:	31 05       	cpc	r19, r1
    14de:	2c f4       	brge	.+10     	; 0x14ea <GPIO_writePort+0x3e>
    14e0:	8b 81       	ldd	r24, Y+3	; 0x03
    14e2:	9c 81       	ldd	r25, Y+4	; 0x04
    14e4:	00 97       	sbiw	r24, 0x00	; 0
    14e6:	61 f0       	breq	.+24     	; 0x1500 <GPIO_writePort+0x54>
    14e8:	1e c0       	rjmp	.+60     	; 0x1526 <GPIO_writePort+0x7a>
    14ea:	2b 81       	ldd	r18, Y+3	; 0x03
    14ec:	3c 81       	ldd	r19, Y+4	; 0x04
    14ee:	22 30       	cpi	r18, 0x02	; 2
    14f0:	31 05       	cpc	r19, r1
    14f2:	81 f0       	breq	.+32     	; 0x1514 <GPIO_writePort+0x68>
    14f4:	8b 81       	ldd	r24, Y+3	; 0x03
    14f6:	9c 81       	ldd	r25, Y+4	; 0x04
    14f8:	83 30       	cpi	r24, 0x03	; 3
    14fa:	91 05       	cpc	r25, r1
    14fc:	81 f0       	breq	.+32     	; 0x151e <GPIO_writePort+0x72>
    14fe:	13 c0       	rjmp	.+38     	; 0x1526 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1500:	eb e3       	ldi	r30, 0x3B	; 59
    1502:	f0 e0       	ldi	r31, 0x00	; 0
    1504:	8a 81       	ldd	r24, Y+2	; 0x02
    1506:	80 83       	st	Z, r24
    1508:	0e c0       	rjmp	.+28     	; 0x1526 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    150a:	e8 e3       	ldi	r30, 0x38	; 56
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	8a 81       	ldd	r24, Y+2	; 0x02
    1510:	80 83       	st	Z, r24
    1512:	09 c0       	rjmp	.+18     	; 0x1526 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1514:	e5 e3       	ldi	r30, 0x35	; 53
    1516:	f0 e0       	ldi	r31, 0x00	; 0
    1518:	8a 81       	ldd	r24, Y+2	; 0x02
    151a:	80 83       	st	Z, r24
    151c:	04 c0       	rjmp	.+8      	; 0x1526 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    151e:	e2 e3       	ldi	r30, 0x32	; 50
    1520:	f0 e0       	ldi	r31, 0x00	; 0
    1522:	8a 81       	ldd	r24, Y+2	; 0x02
    1524:	80 83       	st	Z, r24
			break;
		}
	}
}
    1526:	0f 90       	pop	r0
    1528:	0f 90       	pop	r0
    152a:	0f 90       	pop	r0
    152c:	0f 90       	pop	r0
    152e:	cf 91       	pop	r28
    1530:	df 91       	pop	r29
    1532:	08 95       	ret

00001534 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1534:	df 93       	push	r29
    1536:	cf 93       	push	r28
    1538:	00 d0       	rcall	.+0      	; 0x153a <GPIO_readPort+0x6>
    153a:	00 d0       	rcall	.+0      	; 0x153c <GPIO_readPort+0x8>
    153c:	cd b7       	in	r28, 0x3d	; 61
    153e:	de b7       	in	r29, 0x3e	; 62
    1540:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1542:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1544:	8a 81       	ldd	r24, Y+2	; 0x02
    1546:	84 30       	cpi	r24, 0x04	; 4
    1548:	90 f5       	brcc	.+100    	; 0x15ae <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    154a:	8a 81       	ldd	r24, Y+2	; 0x02
    154c:	28 2f       	mov	r18, r24
    154e:	30 e0       	ldi	r19, 0x00	; 0
    1550:	3c 83       	std	Y+4, r19	; 0x04
    1552:	2b 83       	std	Y+3, r18	; 0x03
    1554:	8b 81       	ldd	r24, Y+3	; 0x03
    1556:	9c 81       	ldd	r25, Y+4	; 0x04
    1558:	81 30       	cpi	r24, 0x01	; 1
    155a:	91 05       	cpc	r25, r1
    155c:	d1 f0       	breq	.+52     	; 0x1592 <GPIO_readPort+0x5e>
    155e:	2b 81       	ldd	r18, Y+3	; 0x03
    1560:	3c 81       	ldd	r19, Y+4	; 0x04
    1562:	22 30       	cpi	r18, 0x02	; 2
    1564:	31 05       	cpc	r19, r1
    1566:	2c f4       	brge	.+10     	; 0x1572 <GPIO_readPort+0x3e>
    1568:	8b 81       	ldd	r24, Y+3	; 0x03
    156a:	9c 81       	ldd	r25, Y+4	; 0x04
    156c:	00 97       	sbiw	r24, 0x00	; 0
    156e:	61 f0       	breq	.+24     	; 0x1588 <GPIO_readPort+0x54>
    1570:	1e c0       	rjmp	.+60     	; 0x15ae <GPIO_readPort+0x7a>
    1572:	2b 81       	ldd	r18, Y+3	; 0x03
    1574:	3c 81       	ldd	r19, Y+4	; 0x04
    1576:	22 30       	cpi	r18, 0x02	; 2
    1578:	31 05       	cpc	r19, r1
    157a:	81 f0       	breq	.+32     	; 0x159c <GPIO_readPort+0x68>
    157c:	8b 81       	ldd	r24, Y+3	; 0x03
    157e:	9c 81       	ldd	r25, Y+4	; 0x04
    1580:	83 30       	cpi	r24, 0x03	; 3
    1582:	91 05       	cpc	r25, r1
    1584:	81 f0       	breq	.+32     	; 0x15a6 <GPIO_readPort+0x72>
    1586:	13 c0       	rjmp	.+38     	; 0x15ae <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1588:	e9 e3       	ldi	r30, 0x39	; 57
    158a:	f0 e0       	ldi	r31, 0x00	; 0
    158c:	80 81       	ld	r24, Z
    158e:	89 83       	std	Y+1, r24	; 0x01
    1590:	0e c0       	rjmp	.+28     	; 0x15ae <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1592:	e6 e3       	ldi	r30, 0x36	; 54
    1594:	f0 e0       	ldi	r31, 0x00	; 0
    1596:	80 81       	ld	r24, Z
    1598:	89 83       	std	Y+1, r24	; 0x01
    159a:	09 c0       	rjmp	.+18     	; 0x15ae <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    159c:	e3 e3       	ldi	r30, 0x33	; 51
    159e:	f0 e0       	ldi	r31, 0x00	; 0
    15a0:	80 81       	ld	r24, Z
    15a2:	89 83       	std	Y+1, r24	; 0x01
    15a4:	04 c0       	rjmp	.+8      	; 0x15ae <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    15a6:	e0 e3       	ldi	r30, 0x30	; 48
    15a8:	f0 e0       	ldi	r31, 0x00	; 0
    15aa:	80 81       	ld	r24, Z
    15ac:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    15ae:	89 81       	ldd	r24, Y+1	; 0x01
}
    15b0:	0f 90       	pop	r0
    15b2:	0f 90       	pop	r0
    15b4:	0f 90       	pop	r0
    15b6:	0f 90       	pop	r0
    15b8:	cf 91       	pop	r28
    15ba:	df 91       	pop	r29
    15bc:	08 95       	ret

000015be <TWI_init>:
#include "i2c.h"
/****************************************************************************
 * 							Function Definitions
 ****************************************************************************/
void TWI_init(TWI_CONFIG* config)
{
    15be:	0f 93       	push	r16
    15c0:	1f 93       	push	r17
    15c2:	df 93       	push	r29
    15c4:	cf 93       	push	r28
    15c6:	00 d0       	rcall	.+0      	; 0x15c8 <TWI_init+0xa>
    15c8:	cd b7       	in	r28, 0x3d	; 61
    15ca:	de b7       	in	r29, 0x3e	; 62
    15cc:	9a 83       	std	Y+2, r25	; 0x02
    15ce:	89 83       	std	Y+1, r24	; 0x01

	TWBR = (((F_CPU)/(config->bit_rate))-16)*(0.5);
    15d0:	00 e2       	ldi	r16, 0x20	; 32
    15d2:	10 e0       	ldi	r17, 0x00	; 0
    15d4:	e9 81       	ldd	r30, Y+1	; 0x01
    15d6:	fa 81       	ldd	r31, Y+2	; 0x02
    15d8:	21 81       	ldd	r18, Z+1	; 0x01
    15da:	32 81       	ldd	r19, Z+2	; 0x02
    15dc:	43 81       	ldd	r20, Z+3	; 0x03
    15de:	54 81       	ldd	r21, Z+4	; 0x04
    15e0:	80 e4       	ldi	r24, 0x40	; 64
    15e2:	92 e4       	ldi	r25, 0x42	; 66
    15e4:	af e0       	ldi	r26, 0x0F	; 15
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	bc 01       	movw	r22, r24
    15ea:	cd 01       	movw	r24, r26
    15ec:	0e 94 0b 11 	call	0x2216	; 0x2216 <__udivmodsi4>
    15f0:	da 01       	movw	r26, r20
    15f2:	c9 01       	movw	r24, r18
    15f4:	40 97       	sbiw	r24, 0x10	; 16
    15f6:	a1 09       	sbc	r26, r1
    15f8:	b1 09       	sbc	r27, r1
    15fa:	bc 01       	movw	r22, r24
    15fc:	cd 01       	movw	r24, r26
    15fe:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    1602:	dc 01       	movw	r26, r24
    1604:	cb 01       	movw	r24, r22
    1606:	bc 01       	movw	r22, r24
    1608:	cd 01       	movw	r24, r26
    160a:	20 e0       	ldi	r18, 0x00	; 0
    160c:	30 e0       	ldi	r19, 0x00	; 0
    160e:	40 e0       	ldi	r20, 0x00	; 0
    1610:	5f e3       	ldi	r21, 0x3F	; 63
    1612:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1616:	dc 01       	movw	r26, r24
    1618:	cb 01       	movw	r24, r22
    161a:	bc 01       	movw	r22, r24
    161c:	cd 01       	movw	r24, r26
    161e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1622:	dc 01       	movw	r26, r24
    1624:	cb 01       	movw	r24, r22
    1626:	f8 01       	movw	r30, r16
    1628:	80 83       	st	Z, r24
	TWSR = 0x00;
    162a:	e1 e2       	ldi	r30, 0x21	; 33
    162c:	f0 e0       	ldi	r31, 0x00	; 0
    162e:	10 82       	st	Z, r1
	TWAR = config->address<<1;
    1630:	a2 e2       	ldi	r26, 0x22	; 34
    1632:	b0 e0       	ldi	r27, 0x00	; 0
    1634:	e9 81       	ldd	r30, Y+1	; 0x01
    1636:	fa 81       	ldd	r31, Y+2	; 0x02
    1638:	80 81       	ld	r24, Z
    163a:	88 0f       	add	r24, r24
    163c:	8c 93       	st	X, r24
	TWCR=(1<<TWEN);
    163e:	e6 e5       	ldi	r30, 0x56	; 86
    1640:	f0 e0       	ldi	r31, 0x00	; 0
    1642:	84 e0       	ldi	r24, 0x04	; 4
    1644:	80 83       	st	Z, r24
}
    1646:	0f 90       	pop	r0
    1648:	0f 90       	pop	r0
    164a:	cf 91       	pop	r28
    164c:	df 91       	pop	r29
    164e:	1f 91       	pop	r17
    1650:	0f 91       	pop	r16
    1652:	08 95       	ret

00001654 <TWI_start>:

void TWI_start()
{
    1654:	df 93       	push	r29
    1656:	cf 93       	push	r28
    1658:	cd b7       	in	r28, 0x3d	; 61
    165a:	de b7       	in	r29, 0x3e	; 62
	TWCR=(1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    165c:	e6 e5       	ldi	r30, 0x56	; 86
    165e:	f0 e0       	ldi	r31, 0x00	; 0
    1660:	84 ea       	ldi	r24, 0xA4	; 164
    1662:	80 83       	st	Z, r24
	while(BIT_IS_CLEAR(TWCR,TWINT));
    1664:	e6 e5       	ldi	r30, 0x56	; 86
    1666:	f0 e0       	ldi	r31, 0x00	; 0
    1668:	80 81       	ld	r24, Z
    166a:	88 23       	and	r24, r24
    166c:	dc f7       	brge	.-10     	; 0x1664 <TWI_start+0x10>
}
    166e:	cf 91       	pop	r28
    1670:	df 91       	pop	r29
    1672:	08 95       	ret

00001674 <TWI_stop>:

void TWI_stop()
{
    1674:	df 93       	push	r29
    1676:	cf 93       	push	r28
    1678:	cd b7       	in	r28, 0x3d	; 61
    167a:	de b7       	in	r29, 0x3e	; 62
	TWCR=(1<<TWINT)|(1<<TWSTO)|(1<<TWEN);
    167c:	e6 e5       	ldi	r30, 0x56	; 86
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	84 e9       	ldi	r24, 0x94	; 148
    1682:	80 83       	st	Z, r24
}
    1684:	cf 91       	pop	r28
    1686:	df 91       	pop	r29
    1688:	08 95       	ret

0000168a <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    168a:	df 93       	push	r29
    168c:	cf 93       	push	r28
    168e:	0f 92       	push	r0
    1690:	cd b7       	in	r28, 0x3d	; 61
    1692:	de b7       	in	r29, 0x3e	; 62
    1694:	89 83       	std	Y+1, r24	; 0x01
	TWDR=data;
    1696:	e3 e2       	ldi	r30, 0x23	; 35
    1698:	f0 e0       	ldi	r31, 0x00	; 0
    169a:	89 81       	ldd	r24, Y+1	; 0x01
    169c:	80 83       	st	Z, r24
	TWCR=(1<<TWINT)|(1<<TWEN);
    169e:	e6 e5       	ldi	r30, 0x56	; 86
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	84 e8       	ldi	r24, 0x84	; 132
    16a4:	80 83       	st	Z, r24
	while(BIT_IS_CLEAR(TWCR,TWINT));
    16a6:	e6 e5       	ldi	r30, 0x56	; 86
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	88 23       	and	r24, r24
    16ae:	dc f7       	brge	.-10     	; 0x16a6 <TWI_writeByte+0x1c>
}
    16b0:	0f 90       	pop	r0
    16b2:	cf 91       	pop	r28
    16b4:	df 91       	pop	r29
    16b6:	08 95       	ret

000016b8 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK()
{
    16b8:	df 93       	push	r29
    16ba:	cf 93       	push	r28
    16bc:	cd b7       	in	r28, 0x3d	; 61
    16be:	de b7       	in	r29, 0x3e	; 62
	TWCR=(1<<TWINT)|(1<<TWEN)|(1<<TWEA);
    16c0:	e6 e5       	ldi	r30, 0x56	; 86
    16c2:	f0 e0       	ldi	r31, 0x00	; 0
    16c4:	84 ec       	ldi	r24, 0xC4	; 196
    16c6:	80 83       	st	Z, r24
	while(BIT_IS_CLEAR(TWCR,TWINT));
    16c8:	e6 e5       	ldi	r30, 0x56	; 86
    16ca:	f0 e0       	ldi	r31, 0x00	; 0
    16cc:	80 81       	ld	r24, Z
    16ce:	88 23       	and	r24, r24
    16d0:	dc f7       	brge	.-10     	; 0x16c8 <TWI_readByteWithACK+0x10>
	return TWDR;
    16d2:	e3 e2       	ldi	r30, 0x23	; 35
    16d4:	f0 e0       	ldi	r31, 0x00	; 0
    16d6:	80 81       	ld	r24, Z
}
    16d8:	cf 91       	pop	r28
    16da:	df 91       	pop	r29
    16dc:	08 95       	ret

000016de <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK()
{
    16de:	df 93       	push	r29
    16e0:	cf 93       	push	r28
    16e2:	cd b7       	in	r28, 0x3d	; 61
    16e4:	de b7       	in	r29, 0x3e	; 62
	TWCR=(1<<TWINT)|(1<<TWEN);
    16e6:	e6 e5       	ldi	r30, 0x56	; 86
    16e8:	f0 e0       	ldi	r31, 0x00	; 0
    16ea:	84 e8       	ldi	r24, 0x84	; 132
    16ec:	80 83       	st	Z, r24
	while(BIT_IS_CLEAR(TWCR,TWINT));
    16ee:	e6 e5       	ldi	r30, 0x56	; 86
    16f0:	f0 e0       	ldi	r31, 0x00	; 0
    16f2:	80 81       	ld	r24, Z
    16f4:	88 23       	and	r24, r24
    16f6:	dc f7       	brge	.-10     	; 0x16ee <TWI_readByteWithNACK+0x10>
	return TWDR;
    16f8:	e3 e2       	ldi	r30, 0x23	; 35
    16fa:	f0 e0       	ldi	r31, 0x00	; 0
    16fc:	80 81       	ld	r24, Z
}
    16fe:	cf 91       	pop	r28
    1700:	df 91       	pop	r29
    1702:	08 95       	ret

00001704 <TWI_getStatus>:

uint8 TWI_getStatus()
{
    1704:	df 93       	push	r29
    1706:	cf 93       	push	r28
    1708:	0f 92       	push	r0
    170a:	cd b7       	in	r28, 0x3d	; 61
    170c:	de b7       	in	r29, 0x3e	; 62
	uint8 status=0;
    170e:	19 82       	std	Y+1, r1	; 0x01
	status=TWSR & 0xF8;
    1710:	e1 e2       	ldi	r30, 0x21	; 33
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	80 81       	ld	r24, Z
    1716:	88 7f       	andi	r24, 0xF8	; 248
    1718:	89 83       	std	Y+1, r24	; 0x01
	return status;
    171a:	89 81       	ldd	r24, Y+1	; 0x01
}
    171c:	0f 90       	pop	r0
    171e:	cf 91       	pop	r28
    1720:	df 91       	pop	r29
    1722:	08 95       	ret

00001724 <Receive_Password>:
 * Function responsible for receiving password form the other MCU
 * Inputs:
 * Pointer to array
 */
void Receive_Password(uint8 *str)
{
    1724:	0f 93       	push	r16
    1726:	1f 93       	push	r17
    1728:	df 93       	push	r29
    172a:	cf 93       	push	r28
    172c:	00 d0       	rcall	.+0      	; 0x172e <Receive_Password+0xa>
    172e:	0f 92       	push	r0
    1730:	cd b7       	in	r28, 0x3d	; 61
    1732:	de b7       	in	r29, 0x3e	; 62
    1734:	9b 83       	std	Y+3, r25	; 0x03
    1736:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
    1738:	19 82       	std	Y+1, r1	; 0x01
    173a:	0f c0       	rjmp	.+30     	; 0x175a <Receive_Password+0x36>
	while(i<PASSWORDSIZE)
	{
		str[i]=	UART_receiveByte();
    173c:	89 81       	ldd	r24, Y+1	; 0x01
    173e:	28 2f       	mov	r18, r24
    1740:	30 e0       	ldi	r19, 0x00	; 0
    1742:	8a 81       	ldd	r24, Y+2	; 0x02
    1744:	9b 81       	ldd	r25, Y+3	; 0x03
    1746:	8c 01       	movw	r16, r24
    1748:	02 0f       	add	r16, r18
    174a:	13 1f       	adc	r17, r19
    174c:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1750:	f8 01       	movw	r30, r16
    1752:	80 83       	st	Z, r24
		i++;
    1754:	89 81       	ldd	r24, Y+1	; 0x01
    1756:	8f 5f       	subi	r24, 0xFF	; 255
    1758:	89 83       	std	Y+1, r24	; 0x01
 * Pointer to array
 */
void Receive_Password(uint8 *str)
{
	uint8 i=0;
	while(i<PASSWORDSIZE)
    175a:	89 81       	ldd	r24, Y+1	; 0x01
    175c:	85 30       	cpi	r24, 0x05	; 5
    175e:	70 f3       	brcs	.-36     	; 0x173c <Receive_Password+0x18>
	{
		str[i]=	UART_receiveByte();
		i++;
	}
}
    1760:	0f 90       	pop	r0
    1762:	0f 90       	pop	r0
    1764:	0f 90       	pop	r0
    1766:	cf 91       	pop	r28
    1768:	df 91       	pop	r29
    176a:	1f 91       	pop	r17
    176c:	0f 91       	pop	r16
    176e:	08 95       	ret

00001770 <creatPassword>:
/*
 * Decription:
 * Function responsible for receiving 2 passwords from the UI MCU
 */
void creatPassword()
{
    1770:	df 93       	push	r29
    1772:	cf 93       	push	r28
    1774:	cd b7       	in	r28, 0x3d	; 61
    1776:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Synchronize with the other MCU
	 */
	while(UART_receiveByte()!=ready);
    1778:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    177c:	82 30       	cpi	r24, 0x02	; 2
    177e:	e1 f7       	brne	.-8      	; 0x1778 <creatPassword+0x8>
	UART_sendByte(MC2_READY);
    1780:	80 e1       	ldi	r24, 0x10	; 16
    1782:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
	Receive_Password(g_Password);
    1786:	86 e9       	ldi	r24, 0x96	; 150
    1788:	91 e0       	ldi	r25, 0x01	; 1
    178a:	0e 94 92 0b 	call	0x1724	; 0x1724 <Receive_Password>
	UART_sendByte(received);
    178e:	81 e0       	ldi	r24, 0x01	; 1
    1790:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
	while(UART_receiveByte()!=REPASSWORD);
    1794:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1798:	84 30       	cpi	r24, 0x04	; 4
    179a:	e1 f7       	brne	.-8      	; 0x1794 <creatPassword+0x24>
	UART_sendByte(send);
    179c:	83 e0       	ldi	r24, 0x03	; 3
    179e:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
	Receive_Password(g_RePassword);
    17a2:	86 e8       	ldi	r24, 0x86	; 134
    17a4:	91 e0       	ldi	r25, 0x01	; 1
    17a6:	0e 94 92 0b 	call	0x1724	; 0x1724 <Receive_Password>
	/*
	 * sending receive confirmation
	 */
	UART_sendByte(received);
    17aa:	81 e0       	ldi	r24, 0x01	; 1
    17ac:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
}
    17b0:	cf 91       	pop	r28
    17b2:	df 91       	pop	r29
    17b4:	08 95       	ret

000017b6 <CheckPassword>:
 * Function responsible for comparing 2 passwords
 * Inputs:
 * 2 Pointer to string
 */
uint8 CheckPassword(uint8 *a_Password,uint8 *a_RePassword)
{
    17b6:	df 93       	push	r29
    17b8:	cf 93       	push	r28
    17ba:	00 d0       	rcall	.+0      	; 0x17bc <CheckPassword+0x6>
    17bc:	00 d0       	rcall	.+0      	; 0x17be <CheckPassword+0x8>
    17be:	00 d0       	rcall	.+0      	; 0x17c0 <CheckPassword+0xa>
    17c0:	cd b7       	in	r28, 0x3d	; 61
    17c2:	de b7       	in	r29, 0x3e	; 62
    17c4:	9b 83       	std	Y+3, r25	; 0x03
    17c6:	8a 83       	std	Y+2, r24	; 0x02
    17c8:	7d 83       	std	Y+5, r23	; 0x05
    17ca:	6c 83       	std	Y+4, r22	; 0x04
	uint8 i=0;
    17cc:	19 82       	std	Y+1, r1	; 0x01
    17ce:	19 c0       	rjmp	.+50     	; 0x1802 <CheckPassword+0x4c>
	while(i<PASSWORDSIZE)
	{
		if(a_Password[i] != a_RePassword[i])
    17d0:	89 81       	ldd	r24, Y+1	; 0x01
    17d2:	28 2f       	mov	r18, r24
    17d4:	30 e0       	ldi	r19, 0x00	; 0
    17d6:	8a 81       	ldd	r24, Y+2	; 0x02
    17d8:	9b 81       	ldd	r25, Y+3	; 0x03
    17da:	fc 01       	movw	r30, r24
    17dc:	e2 0f       	add	r30, r18
    17de:	f3 1f       	adc	r31, r19
    17e0:	40 81       	ld	r20, Z
    17e2:	89 81       	ldd	r24, Y+1	; 0x01
    17e4:	28 2f       	mov	r18, r24
    17e6:	30 e0       	ldi	r19, 0x00	; 0
    17e8:	8c 81       	ldd	r24, Y+4	; 0x04
    17ea:	9d 81       	ldd	r25, Y+5	; 0x05
    17ec:	fc 01       	movw	r30, r24
    17ee:	e2 0f       	add	r30, r18
    17f0:	f3 1f       	adc	r31, r19
    17f2:	80 81       	ld	r24, Z
    17f4:	48 17       	cp	r20, r24
    17f6:	11 f0       	breq	.+4      	; 0x17fc <CheckPassword+0x46>
		{
			return ERROR;
    17f8:	1e 82       	std	Y+6, r1	; 0x06
    17fa:	08 c0       	rjmp	.+16     	; 0x180c <CheckPassword+0x56>
		}
		i++;
    17fc:	89 81       	ldd	r24, Y+1	; 0x01
    17fe:	8f 5f       	subi	r24, 0xFF	; 255
    1800:	89 83       	std	Y+1, r24	; 0x01
 * 2 Pointer to string
 */
uint8 CheckPassword(uint8 *a_Password,uint8 *a_RePassword)
{
	uint8 i=0;
	while(i<PASSWORDSIZE)
    1802:	89 81       	ldd	r24, Y+1	; 0x01
    1804:	85 30       	cpi	r24, 0x05	; 5
    1806:	20 f3       	brcs	.-56     	; 0x17d0 <CheckPassword+0x1a>
		{
			return ERROR;
		}
		i++;
	}
	return SUCCESS;
    1808:	81 e0       	ldi	r24, 0x01	; 1
    180a:	8e 83       	std	Y+6, r24	; 0x06
    180c:	8e 81       	ldd	r24, Y+6	; 0x06
}
    180e:	26 96       	adiw	r28, 0x06	; 6
    1810:	0f b6       	in	r0, 0x3f	; 63
    1812:	f8 94       	cli
    1814:	de bf       	out	0x3e, r29	; 62
    1816:	0f be       	out	0x3f, r0	; 63
    1818:	cd bf       	out	0x3d, r28	; 61
    181a:	cf 91       	pop	r28
    181c:	df 91       	pop	r29
    181e:	08 95       	ret

00001820 <savePassword>:
/*
 * Description:
 * Function responsible for saving the password in the EEPROM
 */
void savePassword()
{
    1820:	df 93       	push	r29
    1822:	cf 93       	push	r28
    1824:	cd b7       	in	r28, 0x3d	; 61
    1826:	de b7       	in	r29, 0x3e	; 62
    1828:	2f 97       	sbiw	r28, 0x0f	; 15
    182a:	0f b6       	in	r0, 0x3f	; 63
    182c:	f8 94       	cli
    182e:	de bf       	out	0x3e, r29	; 62
    1830:	0f be       	out	0x3f, r0	; 63
    1832:	cd bf       	out	0x3d, r28	; 61
	for(uint8 i=0;i<PASSWORDSIZE;i++)
    1834:	1f 86       	std	Y+15, r1	; 0x0f
    1836:	86 c0       	rjmp	.+268    	; 0x1944 <savePassword+0x124>
	{
		EEPROM_writeByte(0x0311+i,g_RePassword[i]);
    1838:	8f 85       	ldd	r24, Y+15	; 0x0f
    183a:	88 2f       	mov	r24, r24
    183c:	90 e0       	ldi	r25, 0x00	; 0
    183e:	8f 5e       	subi	r24, 0xEF	; 239
    1840:	9c 4f       	sbci	r25, 0xFC	; 252
    1842:	ac 01       	movw	r20, r24
    1844:	8f 85       	ldd	r24, Y+15	; 0x0f
    1846:	88 2f       	mov	r24, r24
    1848:	90 e0       	ldi	r25, 0x00	; 0
    184a:	fc 01       	movw	r30, r24
    184c:	ea 57       	subi	r30, 0x7A	; 122
    184e:	fe 4f       	sbci	r31, 0xFE	; 254
    1850:	20 81       	ld	r18, Z
    1852:	ca 01       	movw	r24, r20
    1854:	62 2f       	mov	r22, r18
    1856:	0e 94 00 07 	call	0xe00	; 0xe00 <EEPROM_writeByte>
    185a:	80 e0       	ldi	r24, 0x00	; 0
    185c:	90 e0       	ldi	r25, 0x00	; 0
    185e:	a8 ec       	ldi	r26, 0xC8	; 200
    1860:	b2 e4       	ldi	r27, 0x42	; 66
    1862:	8b 87       	std	Y+11, r24	; 0x0b
    1864:	9c 87       	std	Y+12, r25	; 0x0c
    1866:	ad 87       	std	Y+13, r26	; 0x0d
    1868:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    186a:	6b 85       	ldd	r22, Y+11	; 0x0b
    186c:	7c 85       	ldd	r23, Y+12	; 0x0c
    186e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1870:	9e 85       	ldd	r25, Y+14	; 0x0e
    1872:	20 e0       	ldi	r18, 0x00	; 0
    1874:	30 e0       	ldi	r19, 0x00	; 0
    1876:	4a e7       	ldi	r20, 0x7A	; 122
    1878:	53 e4       	ldi	r21, 0x43	; 67
    187a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    187e:	dc 01       	movw	r26, r24
    1880:	cb 01       	movw	r24, r22
    1882:	8f 83       	std	Y+7, r24	; 0x07
    1884:	98 87       	std	Y+8, r25	; 0x08
    1886:	a9 87       	std	Y+9, r26	; 0x09
    1888:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    188a:	6f 81       	ldd	r22, Y+7	; 0x07
    188c:	78 85       	ldd	r23, Y+8	; 0x08
    188e:	89 85       	ldd	r24, Y+9	; 0x09
    1890:	9a 85       	ldd	r25, Y+10	; 0x0a
    1892:	20 e0       	ldi	r18, 0x00	; 0
    1894:	30 e0       	ldi	r19, 0x00	; 0
    1896:	40 e8       	ldi	r20, 0x80	; 128
    1898:	5f e3       	ldi	r21, 0x3F	; 63
    189a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    189e:	88 23       	and	r24, r24
    18a0:	2c f4       	brge	.+10     	; 0x18ac <savePassword+0x8c>
		__ticks = 1;
    18a2:	81 e0       	ldi	r24, 0x01	; 1
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	9e 83       	std	Y+6, r25	; 0x06
    18a8:	8d 83       	std	Y+5, r24	; 0x05
    18aa:	3f c0       	rjmp	.+126    	; 0x192a <savePassword+0x10a>
	else if (__tmp > 65535)
    18ac:	6f 81       	ldd	r22, Y+7	; 0x07
    18ae:	78 85       	ldd	r23, Y+8	; 0x08
    18b0:	89 85       	ldd	r24, Y+9	; 0x09
    18b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    18b4:	20 e0       	ldi	r18, 0x00	; 0
    18b6:	3f ef       	ldi	r19, 0xFF	; 255
    18b8:	4f e7       	ldi	r20, 0x7F	; 127
    18ba:	57 e4       	ldi	r21, 0x47	; 71
    18bc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    18c0:	18 16       	cp	r1, r24
    18c2:	4c f5       	brge	.+82     	; 0x1916 <savePassword+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18c4:	6b 85       	ldd	r22, Y+11	; 0x0b
    18c6:	7c 85       	ldd	r23, Y+12	; 0x0c
    18c8:	8d 85       	ldd	r24, Y+13	; 0x0d
    18ca:	9e 85       	ldd	r25, Y+14	; 0x0e
    18cc:	20 e0       	ldi	r18, 0x00	; 0
    18ce:	30 e0       	ldi	r19, 0x00	; 0
    18d0:	40 e2       	ldi	r20, 0x20	; 32
    18d2:	51 e4       	ldi	r21, 0x41	; 65
    18d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18d8:	dc 01       	movw	r26, r24
    18da:	cb 01       	movw	r24, r22
    18dc:	bc 01       	movw	r22, r24
    18de:	cd 01       	movw	r24, r26
    18e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18e4:	dc 01       	movw	r26, r24
    18e6:	cb 01       	movw	r24, r22
    18e8:	9e 83       	std	Y+6, r25	; 0x06
    18ea:	8d 83       	std	Y+5, r24	; 0x05
    18ec:	0f c0       	rjmp	.+30     	; 0x190c <savePassword+0xec>
    18ee:	89 e1       	ldi	r24, 0x19	; 25
    18f0:	90 e0       	ldi	r25, 0x00	; 0
    18f2:	9c 83       	std	Y+4, r25	; 0x04
    18f4:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    18f6:	8b 81       	ldd	r24, Y+3	; 0x03
    18f8:	9c 81       	ldd	r25, Y+4	; 0x04
    18fa:	01 97       	sbiw	r24, 0x01	; 1
    18fc:	f1 f7       	brne	.-4      	; 0x18fa <savePassword+0xda>
    18fe:	9c 83       	std	Y+4, r25	; 0x04
    1900:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1902:	8d 81       	ldd	r24, Y+5	; 0x05
    1904:	9e 81       	ldd	r25, Y+6	; 0x06
    1906:	01 97       	sbiw	r24, 0x01	; 1
    1908:	9e 83       	std	Y+6, r25	; 0x06
    190a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    190c:	8d 81       	ldd	r24, Y+5	; 0x05
    190e:	9e 81       	ldd	r25, Y+6	; 0x06
    1910:	00 97       	sbiw	r24, 0x00	; 0
    1912:	69 f7       	brne	.-38     	; 0x18ee <savePassword+0xce>
    1914:	14 c0       	rjmp	.+40     	; 0x193e <savePassword+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1916:	6f 81       	ldd	r22, Y+7	; 0x07
    1918:	78 85       	ldd	r23, Y+8	; 0x08
    191a:	89 85       	ldd	r24, Y+9	; 0x09
    191c:	9a 85       	ldd	r25, Y+10	; 0x0a
    191e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1922:	dc 01       	movw	r26, r24
    1924:	cb 01       	movw	r24, r22
    1926:	9e 83       	std	Y+6, r25	; 0x06
    1928:	8d 83       	std	Y+5, r24	; 0x05
    192a:	8d 81       	ldd	r24, Y+5	; 0x05
    192c:	9e 81       	ldd	r25, Y+6	; 0x06
    192e:	9a 83       	std	Y+2, r25	; 0x02
    1930:	89 83       	std	Y+1, r24	; 0x01
    1932:	89 81       	ldd	r24, Y+1	; 0x01
    1934:	9a 81       	ldd	r25, Y+2	; 0x02
    1936:	01 97       	sbiw	r24, 0x01	; 1
    1938:	f1 f7       	brne	.-4      	; 0x1936 <savePassword+0x116>
    193a:	9a 83       	std	Y+2, r25	; 0x02
    193c:	89 83       	std	Y+1, r24	; 0x01
 * Description:
 * Function responsible for saving the password in the EEPROM
 */
void savePassword()
{
	for(uint8 i=0;i<PASSWORDSIZE;i++)
    193e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1940:	8f 5f       	subi	r24, 0xFF	; 255
    1942:	8f 87       	std	Y+15, r24	; 0x0f
    1944:	8f 85       	ldd	r24, Y+15	; 0x0f
    1946:	85 30       	cpi	r24, 0x05	; 5
    1948:	08 f4       	brcc	.+2      	; 0x194c <savePassword+0x12c>
    194a:	76 cf       	rjmp	.-276    	; 0x1838 <savePassword+0x18>
	{
		EEPROM_writeByte(0x0311+i,g_RePassword[i]);
		_delay_ms(100);
	}
}
    194c:	2f 96       	adiw	r28, 0x0f	; 15
    194e:	0f b6       	in	r0, 0x3f	; 63
    1950:	f8 94       	cli
    1952:	de bf       	out	0x3e, r29	; 62
    1954:	0f be       	out	0x3f, r0	; 63
    1956:	cd bf       	out	0x3d, r28	; 61
    1958:	cf 91       	pop	r28
    195a:	df 91       	pop	r29
    195c:	08 95       	ret

0000195e <getPassword>:
/*
 * Description:
 * Function responsible for getting the password from the EEPROM
 */
void getPassword()
{
    195e:	df 93       	push	r29
    1960:	cf 93       	push	r28
    1962:	0f 92       	push	r0
    1964:	cd b7       	in	r28, 0x3d	; 61
    1966:	de b7       	in	r29, 0x3e	; 62
	for(uint8 i=0;i<PASSWORDSIZE;i++)
    1968:	19 82       	std	Y+1, r1	; 0x01
    196a:	13 c0       	rjmp	.+38     	; 0x1992 <getPassword+0x34>
	{
		EEPROM_readByte(0x0311+i,g_EEPROMPassword+i);
    196c:	89 81       	ldd	r24, Y+1	; 0x01
    196e:	88 2f       	mov	r24, r24
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	8f 5e       	subi	r24, 0xEF	; 239
    1974:	9c 4f       	sbci	r25, 0xFC	; 252
    1976:	ac 01       	movw	r20, r24
    1978:	89 81       	ldd	r24, Y+1	; 0x01
    197a:	88 2f       	mov	r24, r24
    197c:	90 e0       	ldi	r25, 0x00	; 0
    197e:	9c 01       	movw	r18, r24
    1980:	25 56       	subi	r18, 0x65	; 101
    1982:	3e 4f       	sbci	r19, 0xFE	; 254
    1984:	ca 01       	movw	r24, r20
    1986:	b9 01       	movw	r22, r18
    1988:	0e 94 41 07 	call	0xe82	; 0xe82 <EEPROM_readByte>
 * Description:
 * Function responsible for getting the password from the EEPROM
 */
void getPassword()
{
	for(uint8 i=0;i<PASSWORDSIZE;i++)
    198c:	89 81       	ldd	r24, Y+1	; 0x01
    198e:	8f 5f       	subi	r24, 0xFF	; 255
    1990:	89 83       	std	Y+1, r24	; 0x01
    1992:	89 81       	ldd	r24, Y+1	; 0x01
    1994:	85 30       	cpi	r24, 0x05	; 5
    1996:	50 f3       	brcs	.-44     	; 0x196c <getPassword+0xe>
	{
		EEPROM_readByte(0x0311+i,g_EEPROMPassword+i);
	}
}
    1998:	0f 90       	pop	r0
    199a:	cf 91       	pop	r28
    199c:	df 91       	pop	r29
    199e:	08 95       	ret

000019a0 <checkk>:
 * Function responsible for comparing the entered password with the saved password
 * Output:
 *
 */
uint8 checkk()
{
    19a0:	df 93       	push	r29
    19a2:	cf 93       	push	r28
    19a4:	cd b7       	in	r28, 0x3d	; 61
    19a6:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Synchronize with the other MCU
	 */
	while(UART_receiveByte()!=check);
    19a8:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    19ac:	85 30       	cpi	r24, 0x05	; 5
    19ae:	e1 f7       	brne	.-8      	; 0x19a8 <checkk+0x8>
	UART_sendByte(check);
    19b0:	85 e0       	ldi	r24, 0x05	; 5
    19b2:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
	/*
	 * Receive the entered password
	 */
	Receive_Password(g_PasswordCheck);
    19b6:	80 e9       	ldi	r24, 0x90	; 144
    19b8:	91 e0       	ldi	r25, 0x01	; 1
    19ba:	0e 94 92 0b 	call	0x1724	; 0x1724 <Receive_Password>
	/*
	 * get the saved password from the EEPROM
	 */
	getPassword();
    19be:	0e 94 af 0c 	call	0x195e	; 0x195e <getPassword>
	/*
	 * get the compare result
	 */
	g_check=CheckPassword(g_PasswordCheck,g_EEPROMPassword);
    19c2:	80 e9       	ldi	r24, 0x90	; 144
    19c4:	91 e0       	ldi	r25, 0x01	; 1
    19c6:	2b e9       	ldi	r18, 0x9B	; 155
    19c8:	31 e0       	ldi	r19, 0x01	; 1
    19ca:	b9 01       	movw	r22, r18
    19cc:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <CheckPassword>
    19d0:	80 93 7c 01 	sts	0x017C, r24
	UART_sendByte(result);
    19d4:	86 e0       	ldi	r24, 0x06	; 6
    19d6:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
	while(UART_receiveByte()!=result);
    19da:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    19de:	86 30       	cpi	r24, 0x06	; 6
    19e0:	e1 f7       	brne	.-8      	; 0x19da <checkk+0x3a>
	/*
	 * Send the compare result
	 */
	UART_sendByte(g_check);
    19e2:	80 91 7c 01 	lds	r24, 0x017C
    19e6:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
	return g_check;
    19ea:	80 91 7c 01 	lds	r24, 0x017C
}
    19ee:	cf 91       	pop	r28
    19f0:	df 91       	pop	r29
    19f2:	08 95       	ret

000019f4 <mainOptions>:
 * 1-Displaying the main options
 * 2-Calling another function to check the entered password
 * 3-Call another function according to the choice
 */
void mainOptions()
{
    19f4:	df 93       	push	r29
    19f6:	cf 93       	push	r28
    19f8:	cd b7       	in	r28, 0x3d	; 61
    19fa:	de b7       	in	r29, 0x3e	; 62
	while(UART_receiveByte()!=start);
    19fc:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1a00:	81 31       	cpi	r24, 0x11	; 17
    1a02:	e1 f7       	brne	.-8      	; 0x19fc <mainOptions+0x8>
	UART_sendByte(start);
    1a04:	81 e1       	ldi	r24, 0x11	; 17
    1a06:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>

	while(UART_receiveByte()!=send);
    1a0a:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1a0e:	83 30       	cpi	r24, 0x03	; 3
    1a10:	e1 f7       	brne	.-8      	; 0x1a0a <mainOptions+0x16>
	/*
	 * Receive the user selection
	 */
	selection=UART_receiveByte();
    1a12:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1a16:	80 93 95 01 	sts	0x0195, r24
	checkk();
    1a1a:	0e 94 d0 0c 	call	0x19a0	; 0x19a0 <checkk>
	flag=0;
    1a1e:	10 92 68 01 	sts	0x0168, r1
	if (g_check==1)
    1a22:	80 91 7c 01 	lds	r24, 0x017C
    1a26:	81 30       	cpi	r24, 0x01	; 1
    1a28:	99 f4       	brne	.+38     	; 0x1a50 <mainOptions+0x5c>
	{
		if(selection==plus)
    1a2a:	80 91 95 01 	lds	r24, 0x0195
    1a2e:	8e 30       	cpi	r24, 0x0E	; 14
    1a30:	19 f4       	brne	.+6      	; 0x1a38 <mainOptions+0x44>
		{
			/*
			 * open the door based on the user selection
			 */
			openDoor();
    1a32:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <openDoor>
    1a36:	09 c0       	rjmp	.+18     	; 0x1a4a <mainOptions+0x56>
		}
		else if (selection==minus)
    1a38:	80 91 95 01 	lds	r24, 0x0195
    1a3c:	8f 30       	cpi	r24, 0x0F	; 15
    1a3e:	29 f4       	brne	.+10     	; 0x1a4a <mainOptions+0x56>
		{
			/*
			 * Make a new password based on the user selection
			 */
			MC2_newPassword();
    1a40:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <MC2_newPassword>
			flag=1;
    1a44:	81 e0       	ldi	r24, 0x01	; 1
    1a46:	80 93 68 01 	sts	0x0168, r24
		}
		g_check=0;
    1a4a:	10 92 7c 01 	sts	0x017C, r1
    1a4e:	35 c0       	rjmp	.+106    	; 0x1aba <mainOptions+0xc6>
	}
	else
	{
		g_error++;
    1a50:	80 91 81 01 	lds	r24, 0x0181
    1a54:	8f 5f       	subi	r24, 0xFF	; 255
    1a56:	80 93 81 01 	sts	0x0181, r24
		while(UART_receiveByte()!=error);
    1a5a:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1a5e:	8d 30       	cpi	r24, 0x0D	; 13
    1a60:	e1 f7       	brne	.-8      	; 0x1a5a <mainOptions+0x66>
		UART_sendByte(error);
    1a62:	8d e0       	ldi	r24, 0x0D	; 13
    1a64:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
    1a68:	1c c0       	rjmp	.+56     	; 0x1aa2 <mainOptions+0xae>
		/*
		 * if the password is wrong ask the user for the password 3 successive times
		 */
		while(g_error<3)
		{
			if(checkk()==1)
    1a6a:	0e 94 d0 0c 	call	0x19a0	; 0x19a0 <checkk>
    1a6e:	81 30       	cpi	r24, 0x01	; 1
    1a70:	99 f4       	brne	.+38     	; 0x1a98 <mainOptions+0xa4>
			{
				if(selection==plus)
    1a72:	80 91 95 01 	lds	r24, 0x0195
    1a76:	8e 30       	cpi	r24, 0x0E	; 14
    1a78:	19 f4       	brne	.+6      	; 0x1a80 <mainOptions+0x8c>
				{
					openDoor();
    1a7a:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <openDoor>
    1a7e:	06 c0       	rjmp	.+12     	; 0x1a8c <mainOptions+0x98>
				}
				else if (selection==minus)
    1a80:	80 91 95 01 	lds	r24, 0x0195
    1a84:	8f 30       	cpi	r24, 0x0F	; 15
    1a86:	11 f4       	brne	.+4      	; 0x1a8c <mainOptions+0x98>
					/*
					 * if one of the 3 entries is right ask for new password
					 */
				{
					MC2_newPassword();
    1a88:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <MC2_newPassword>
				}
				g_check=0;
    1a8c:	10 92 7c 01 	sts	0x017C, r1
				flag=1;
    1a90:	81 e0       	ldi	r24, 0x01	; 1
    1a92:	80 93 68 01 	sts	0x0168, r24
    1a96:	09 c0       	rjmp	.+18     	; 0x1aaa <mainOptions+0xb6>
				break;
			}
			else
			{
				g_error++;
    1a98:	80 91 81 01 	lds	r24, 0x0181
    1a9c:	8f 5f       	subi	r24, 0xFF	; 255
    1a9e:	80 93 81 01 	sts	0x0181, r24
		while(UART_receiveByte()!=error);
		UART_sendByte(error);
		/*
		 * if the password is wrong ask the user for the password 3 successive times
		 */
		while(g_error<3)
    1aa2:	80 91 81 01 	lds	r24, 0x0181
    1aa6:	83 30       	cpi	r24, 0x03	; 3
    1aa8:	00 f3       	brcs	.-64     	; 0x1a6a <mainOptions+0x76>
			}
		}
		/*
		 * Display error after 3 wrong password entries
		 */
		if(g_error==3)
    1aaa:	80 91 81 01 	lds	r24, 0x0181
    1aae:	83 30       	cpi	r24, 0x03	; 3
    1ab0:	11 f4       	brne	.+4      	; 0x1ab6 <mainOptions+0xc2>
		{
			errorRoutine();
    1ab2:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <errorRoutine>
		}
		g_error=0;
    1ab6:	10 92 81 01 	sts	0x0181, r1
	}
}
    1aba:	cf 91       	pop	r28
    1abc:	df 91       	pop	r29
    1abe:	08 95       	ret

00001ac0 <errorRoutine>:
/*
 * Description:
 * Function responsible for displaying error
 */
void errorRoutine()
{
    1ac0:	df 93       	push	r29
    1ac2:	cf 93       	push	r28
    1ac4:	cd b7       	in	r28, 0x3d	; 61
    1ac6:	de b7       	in	r29, 0x3e	; 62
	while(UART_receiveByte()!=error);
    1ac8:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1acc:	8d 30       	cpi	r24, 0x0D	; 13
    1ace:	e1 f7       	brne	.-8      	; 0x1ac8 <errorRoutine+0x8>
	UART_sendByte(error);
    1ad0:	8d e0       	ldi	r24, 0x0D	; 13
    1ad2:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
	TriggerBuzzer();
    1ad6:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <TriggerBuzzer>
}
    1ada:	cf 91       	pop	r28
    1adc:	df 91       	pop	r29
    1ade:	08 95       	ret

00001ae0 <BuzzerCallBack>:
/*
 * Description:
 * Call back function responsible for triggering the buzzer for 15 seconds then turn it off
 */
void BuzzerCallBack()
{
    1ae0:	df 93       	push	r29
    1ae2:	cf 93       	push	r28
    1ae4:	cd b7       	in	r28, 0x3d	; 61
    1ae6:	de b7       	in	r29, 0x3e	; 62
	g_ticks++;
    1ae8:	80 91 7d 01 	lds	r24, 0x017D
    1aec:	90 91 7e 01 	lds	r25, 0x017E
    1af0:	a0 91 7f 01 	lds	r26, 0x017F
    1af4:	b0 91 80 01 	lds	r27, 0x0180
    1af8:	01 96       	adiw	r24, 0x01	; 1
    1afa:	a1 1d       	adc	r26, r1
    1afc:	b1 1d       	adc	r27, r1
    1afe:	80 93 7d 01 	sts	0x017D, r24
    1b02:	90 93 7e 01 	sts	0x017E, r25
    1b06:	a0 93 7f 01 	sts	0x017F, r26
    1b0a:	b0 93 80 01 	sts	0x0180, r27
	if(g_ticks>1831)
    1b0e:	80 91 7d 01 	lds	r24, 0x017D
    1b12:	90 91 7e 01 	lds	r25, 0x017E
    1b16:	a0 91 7f 01 	lds	r26, 0x017F
    1b1a:	b0 91 80 01 	lds	r27, 0x0180
    1b1e:	88 32       	cpi	r24, 0x28	; 40
    1b20:	27 e0       	ldi	r18, 0x07	; 7
    1b22:	92 07       	cpc	r25, r18
    1b24:	20 e0       	ldi	r18, 0x00	; 0
    1b26:	a2 07       	cpc	r26, r18
    1b28:	20 e0       	ldi	r18, 0x00	; 0
    1b2a:	b2 07       	cpc	r27, r18
    1b2c:	78 f0       	brcs	.+30     	; 0x1b4c <BuzzerCallBack+0x6c>
	{
		g_ticks=0;
    1b2e:	10 92 7d 01 	sts	0x017D, r1
    1b32:	10 92 7e 01 	sts	0x017E, r1
    1b36:	10 92 7f 01 	sts	0x017F, r1
    1b3a:	10 92 80 01 	sts	0x0180, r1
		Timer_deInit();
    1b3e:	0e 94 77 0f 	call	0x1eee	; 0x1eee <Timer_deInit>
		BUZZER_off();
    1b42:	0e 94 f4 06 	call	0xde8	; 0xde8 <BUZZER_off>
		flag=1;
    1b46:	81 e0       	ldi	r24, 0x01	; 1
    1b48:	80 93 68 01 	sts	0x0168, r24
	}
}
    1b4c:	cf 91       	pop	r28
    1b4e:	df 91       	pop	r29
    1b50:	08 95       	ret

00001b52 <TriggerBuzzer>:
/*
 * Description:
 * Function responsible for starting the timer and turning the buzzer on
 */
void TriggerBuzzer()
{
    1b52:	df 93       	push	r29
    1b54:	cf 93       	push	r28
    1b56:	cd b7       	in	r28, 0x3d	; 61
    1b58:	de b7       	in	r29, 0x3e	; 62
	while(UART_receiveByte()!=startTimer);
    1b5a:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1b5e:	88 30       	cpi	r24, 0x08	; 8
    1b60:	e1 f7       	brne	.-8      	; 0x1b5a <TriggerBuzzer+0x8>
	UART_sendByte(startTimer);
    1b62:	88 e0       	ldi	r24, 0x08	; 8
    1b64:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
	Timer_setCallBack(BuzzerCallBack);
    1b68:	80 e7       	ldi	r24, 0x70	; 112
    1b6a:	9d e0       	ldi	r25, 0x0D	; 13
    1b6c:	0e 94 65 0f 	call	0x1eca	; 0x1eca <Timer_setCallBack>
	BUZZER_on();
    1b70:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <BUZZER_on>
	startTimer0();
    1b74:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <startTimer0>
}
    1b78:	cf 91       	pop	r28
    1b7a:	df 91       	pop	r29
    1b7c:	08 95       	ret

00001b7e <motorcontrol>:
/*
 * Description:
 * Call back Function responsible for opening , closing and holding the door
 */
void motorcontrol()
{
    1b7e:	df 93       	push	r29
    1b80:	cf 93       	push	r28
    1b82:	cd b7       	in	r28, 0x3d	; 61
    1b84:	de b7       	in	r29, 0x3e	; 62
	g_ticks++;
    1b86:	80 91 7d 01 	lds	r24, 0x017D
    1b8a:	90 91 7e 01 	lds	r25, 0x017E
    1b8e:	a0 91 7f 01 	lds	r26, 0x017F
    1b92:	b0 91 80 01 	lds	r27, 0x0180
    1b96:	01 96       	adiw	r24, 0x01	; 1
    1b98:	a1 1d       	adc	r26, r1
    1b9a:	b1 1d       	adc	r27, r1
    1b9c:	80 93 7d 01 	sts	0x017D, r24
    1ba0:	90 93 7e 01 	sts	0x017E, r25
    1ba4:	a0 93 7f 01 	sts	0x017F, r26
    1ba8:	b0 93 80 01 	sts	0x0180, r27
	/*
	 * Keep the motor on for 15 seconds then hold it
	 */
	if(g_ticks==458)
    1bac:	80 91 7d 01 	lds	r24, 0x017D
    1bb0:	90 91 7e 01 	lds	r25, 0x017E
    1bb4:	a0 91 7f 01 	lds	r26, 0x017F
    1bb8:	b0 91 80 01 	lds	r27, 0x0180
    1bbc:	8a 3c       	cpi	r24, 0xCA	; 202
    1bbe:	21 e0       	ldi	r18, 0x01	; 1
    1bc0:	92 07       	cpc	r25, r18
    1bc2:	20 e0       	ldi	r18, 0x00	; 0
    1bc4:	a2 07       	cpc	r26, r18
    1bc6:	20 e0       	ldi	r18, 0x00	; 0
    1bc8:	b2 07       	cpc	r27, r18
    1bca:	51 f4       	brne	.+20     	; 0x1be0 <motorcontrol+0x62>
	{
		while(UART_receiveByte()!=HoldDoor);
    1bcc:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1bd0:	8c 30       	cpi	r24, 0x0C	; 12
    1bd2:	e1 f7       	brne	.-8      	; 0x1bcc <motorcontrol+0x4e>
		UART_sendByte(HoldDoor);
    1bd4:	8c e0       	ldi	r24, 0x0C	; 12
    1bd6:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
		DcMotor_OFF();
    1bda:	0e 94 cb 06 	call	0xd96	; 0xd96 <DcMotor_OFF>
    1bde:	3a c0       	rjmp	.+116    	; 0x1c54 <motorcontrol+0xd6>
	}
	/*
	 * Hold the motor for 3 seconds
	 */
	else if(g_ticks==550)
    1be0:	80 91 7d 01 	lds	r24, 0x017D
    1be4:	90 91 7e 01 	lds	r25, 0x017E
    1be8:	a0 91 7f 01 	lds	r26, 0x017F
    1bec:	b0 91 80 01 	lds	r27, 0x0180
    1bf0:	86 32       	cpi	r24, 0x26	; 38
    1bf2:	22 e0       	ldi	r18, 0x02	; 2
    1bf4:	92 07       	cpc	r25, r18
    1bf6:	20 e0       	ldi	r18, 0x00	; 0
    1bf8:	a2 07       	cpc	r26, r18
    1bfa:	20 e0       	ldi	r18, 0x00	; 0
    1bfc:	b2 07       	cpc	r27, r18
    1bfe:	59 f4       	brne	.+22     	; 0x1c16 <motorcontrol+0x98>
	{
		while(UART_receiveByte()!=ClosingDoor);
    1c00:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1c04:	8a 30       	cpi	r24, 0x0A	; 10
    1c06:	e1 f7       	brne	.-8      	; 0x1c00 <motorcontrol+0x82>
		UART_sendByte(ClosingDoor);
    1c08:	8a e0       	ldi	r24, 0x0A	; 10
    1c0a:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
		DcMotor_ON(ACW);
    1c0e:	81 e0       	ldi	r24, 0x01	; 1
    1c10:	0e 94 90 06 	call	0xd20	; 0xd20 <DcMotor_ON>
    1c14:	1f c0       	rjmp	.+62     	; 0x1c54 <motorcontrol+0xd6>
	}
	/*
	 * close the door for 15 seconds then turn it off
	 */
	else if(g_ticks==1008)
    1c16:	80 91 7d 01 	lds	r24, 0x017D
    1c1a:	90 91 7e 01 	lds	r25, 0x017E
    1c1e:	a0 91 7f 01 	lds	r26, 0x017F
    1c22:	b0 91 80 01 	lds	r27, 0x0180
    1c26:	80 3f       	cpi	r24, 0xF0	; 240
    1c28:	23 e0       	ldi	r18, 0x03	; 3
    1c2a:	92 07       	cpc	r25, r18
    1c2c:	20 e0       	ldi	r18, 0x00	; 0
    1c2e:	a2 07       	cpc	r26, r18
    1c30:	20 e0       	ldi	r18, 0x00	; 0
    1c32:	b2 07       	cpc	r27, r18
    1c34:	79 f4       	brne	.+30     	; 0x1c54 <motorcontrol+0xd6>
	{
		Timer_deInit();
    1c36:	0e 94 77 0f 	call	0x1eee	; 0x1eee <Timer_deInit>
		g_ticks=0;
    1c3a:	10 92 7d 01 	sts	0x017D, r1
    1c3e:	10 92 7e 01 	sts	0x017E, r1
    1c42:	10 92 7f 01 	sts	0x017F, r1
    1c46:	10 92 80 01 	sts	0x0180, r1
		DcMotor_OFF();
    1c4a:	0e 94 cb 06 	call	0xd96	; 0xd96 <DcMotor_OFF>
		flag=1;
    1c4e:	81 e0       	ldi	r24, 0x01	; 1
    1c50:	80 93 68 01 	sts	0x0168, r24
	}
}
    1c54:	cf 91       	pop	r28
    1c56:	df 91       	pop	r29
    1c58:	08 95       	ret

00001c5a <openDoor>:
/*
 * Description:
 * Function responsible for starting the timer and turning the motor on
 */
void openDoor()
{
    1c5a:	df 93       	push	r29
    1c5c:	cf 93       	push	r28
    1c5e:	cd b7       	in	r28, 0x3d	; 61
    1c60:	de b7       	in	r29, 0x3e	; 62
	while(UART_receiveByte()!=startTimer);
    1c62:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1c66:	88 30       	cpi	r24, 0x08	; 8
    1c68:	e1 f7       	brne	.-8      	; 0x1c62 <openDoor+0x8>
	UART_sendByte(startTimer);
    1c6a:	88 e0       	ldi	r24, 0x08	; 8
    1c6c:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
	Timer_setCallBack(motorcontrol);
    1c70:	8f eb       	ldi	r24, 0xBF	; 191
    1c72:	9d e0       	ldi	r25, 0x0D	; 13
    1c74:	0e 94 65 0f 	call	0x1eca	; 0x1eca <Timer_setCallBack>
	startTimer0();
    1c78:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <startTimer0>
	UART_sendByte(OpeningDoor);
    1c7c:	89 e0       	ldi	r24, 0x09	; 9
    1c7e:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
	while(UART_receiveByte()!=OpeningDoor);
    1c82:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1c86:	89 30       	cpi	r24, 0x09	; 9
    1c88:	e1 f7       	brne	.-8      	; 0x1c82 <openDoor+0x28>
	DcMotor_ON(CW);
    1c8a:	80 e0       	ldi	r24, 0x00	; 0
    1c8c:	0e 94 90 06 	call	0xd20	; 0xd20 <DcMotor_ON>
}
    1c90:	cf 91       	pop	r28
    1c92:	df 91       	pop	r29
    1c94:	08 95       	ret

00001c96 <startTimer0>:
/*
 * Description:
 * Function responsible for starting the timer
 */
void startTimer0()
{
    1c96:	df 93       	push	r29
    1c98:	cf 93       	push	r28
    1c9a:	cd b7       	in	r28, 0x3d	; 61
    1c9c:	de b7       	in	r29, 0x3e	; 62
    1c9e:	2b 97       	sbiw	r28, 0x0b	; 11
    1ca0:	0f b6       	in	r0, 0x3f	; 63
    1ca2:	f8 94       	cli
    1ca4:	de bf       	out	0x3e, r29	; 62
    1ca6:	0f be       	out	0x3f, r0	; 63
    1ca8:	cd bf       	out	0x3d, r28	; 61
	Timer_Config config_t={NORMAL,F_CPU_1024,0,0,ENABLE_N,DISABLE};
    1caa:	ce 01       	movw	r24, r28
    1cac:	01 96       	adiw	r24, 0x01	; 1
    1cae:	98 87       	std	Y+8, r25	; 0x08
    1cb0:	8f 83       	std	Y+7, r24	; 0x07
    1cb2:	e9 e6       	ldi	r30, 0x69	; 105
    1cb4:	f1 e0       	ldi	r31, 0x01	; 1
    1cb6:	fa 87       	std	Y+10, r31	; 0x0a
    1cb8:	e9 87       	std	Y+9, r30	; 0x09
    1cba:	f6 e0       	ldi	r31, 0x06	; 6
    1cbc:	fb 87       	std	Y+11, r31	; 0x0b
    1cbe:	e9 85       	ldd	r30, Y+9	; 0x09
    1cc0:	fa 85       	ldd	r31, Y+10	; 0x0a
    1cc2:	00 80       	ld	r0, Z
    1cc4:	89 85       	ldd	r24, Y+9	; 0x09
    1cc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cc8:	01 96       	adiw	r24, 0x01	; 1
    1cca:	9a 87       	std	Y+10, r25	; 0x0a
    1ccc:	89 87       	std	Y+9, r24	; 0x09
    1cce:	ef 81       	ldd	r30, Y+7	; 0x07
    1cd0:	f8 85       	ldd	r31, Y+8	; 0x08
    1cd2:	00 82       	st	Z, r0
    1cd4:	8f 81       	ldd	r24, Y+7	; 0x07
    1cd6:	98 85       	ldd	r25, Y+8	; 0x08
    1cd8:	01 96       	adiw	r24, 0x01	; 1
    1cda:	98 87       	std	Y+8, r25	; 0x08
    1cdc:	8f 83       	std	Y+7, r24	; 0x07
    1cde:	9b 85       	ldd	r25, Y+11	; 0x0b
    1ce0:	91 50       	subi	r25, 0x01	; 1
    1ce2:	9b 87       	std	Y+11, r25	; 0x0b
    1ce4:	eb 85       	ldd	r30, Y+11	; 0x0b
    1ce6:	ee 23       	and	r30, r30
    1ce8:	51 f7       	brne	.-44     	; 0x1cbe <startTimer0+0x28>
	Timer_init(&config_t);
    1cea:	ce 01       	movw	r24, r28
    1cec:	01 96       	adiw	r24, 0x01	; 1
    1cee:	0e 94 0b 0f 	call	0x1e16	; 0x1e16 <Timer_init>
}
    1cf2:	2b 96       	adiw	r28, 0x0b	; 11
    1cf4:	0f b6       	in	r0, 0x3f	; 63
    1cf6:	f8 94       	cli
    1cf8:	de bf       	out	0x3e, r29	; 62
    1cfa:	0f be       	out	0x3f, r0	; 63
    1cfc:	cd bf       	out	0x3d, r28	; 61
    1cfe:	cf 91       	pop	r28
    1d00:	df 91       	pop	r29
    1d02:	08 95       	ret

00001d04 <MC2_newPassword>:
/*
 * Description:
 * Function responsible for making sure the user entered 2 matched passwords
 */
void MC2_newPassword()
{
    1d04:	df 93       	push	r29
    1d06:	cf 93       	push	r28
    1d08:	cd b7       	in	r28, 0x3d	; 61
    1d0a:	de b7       	in	r29, 0x3e	; 62
	do
	{
		creatPassword();
    1d0c:	0e 94 b8 0b 	call	0x1770	; 0x1770 <creatPassword>
		checked=CheckPassword(g_Password,g_RePassword);
    1d10:	86 e9       	ldi	r24, 0x96	; 150
    1d12:	91 e0       	ldi	r25, 0x01	; 1
    1d14:	26 e8       	ldi	r18, 0x86	; 134
    1d16:	31 e0       	ldi	r19, 0x01	; 1
    1d18:	b9 01       	movw	r22, r18
    1d1a:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <CheckPassword>
    1d1e:	80 93 82 01 	sts	0x0182, r24
		UART_sendByte(send);
    1d22:	83 e0       	ldi	r24, 0x03	; 3
    1d24:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>

		while(UART_receiveByte()!=send);
    1d28:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    1d2c:	83 30       	cpi	r24, 0x03	; 3
    1d2e:	e1 f7       	brne	.-8      	; 0x1d28 <MC2_newPassword+0x24>

		UART_sendByte(checked);
    1d30:	80 91 82 01 	lds	r24, 0x0182
    1d34:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>

	}while(checked==0);
    1d38:	80 91 82 01 	lds	r24, 0x0182
    1d3c:	88 23       	and	r24, r24
    1d3e:	31 f3       	breq	.-52     	; 0x1d0c <MC2_newPassword+0x8>
	/*
	 * save the password in the EEPROM
	 */
	savePassword();
    1d40:	0e 94 10 0c 	call	0x1820	; 0x1820 <savePassword>
}
    1d44:	cf 91       	pop	r28
    1d46:	df 91       	pop	r29
    1d48:	08 95       	ret

00001d4a <main>:
int main(void)
{
    1d4a:	df 93       	push	r29
    1d4c:	cf 93       	push	r28
    1d4e:	cd b7       	in	r28, 0x3d	; 61
    1d50:	de b7       	in	r29, 0x3e	; 62
    1d52:	66 97       	sbiw	r28, 0x16	; 22
    1d54:	0f b6       	in	r0, 0x3f	; 63
    1d56:	f8 94       	cli
    1d58:	de bf       	out	0x3e, r29	; 62
    1d5a:	0f be       	out	0x3f, r0	; 63
    1d5c:	cd bf       	out	0x3d, r28	; 61
	/*
	 * Configure the i2c module with:
	 * 1-Address for slave mode
	 * 2-bit-rate=400000
	 */
	TWI_CONFIG config_i2c={0b00000001,400000};
    1d5e:	ce 01       	movw	r24, r28
    1d60:	01 96       	adiw	r24, 0x01	; 1
    1d62:	9e 87       	std	Y+14, r25	; 0x0e
    1d64:	8d 87       	std	Y+13, r24	; 0x0d
    1d66:	e6 e7       	ldi	r30, 0x76	; 118
    1d68:	f1 e0       	ldi	r31, 0x01	; 1
    1d6a:	f8 8b       	std	Y+16, r31	; 0x10
    1d6c:	ef 87       	std	Y+15, r30	; 0x0f
    1d6e:	f5 e0       	ldi	r31, 0x05	; 5
    1d70:	f9 8b       	std	Y+17, r31	; 0x11
    1d72:	ef 85       	ldd	r30, Y+15	; 0x0f
    1d74:	f8 89       	ldd	r31, Y+16	; 0x10
    1d76:	00 80       	ld	r0, Z
    1d78:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d7a:	98 89       	ldd	r25, Y+16	; 0x10
    1d7c:	01 96       	adiw	r24, 0x01	; 1
    1d7e:	98 8b       	std	Y+16, r25	; 0x10
    1d80:	8f 87       	std	Y+15, r24	; 0x0f
    1d82:	ed 85       	ldd	r30, Y+13	; 0x0d
    1d84:	fe 85       	ldd	r31, Y+14	; 0x0e
    1d86:	00 82       	st	Z, r0
    1d88:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d8a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d8c:	01 96       	adiw	r24, 0x01	; 1
    1d8e:	9e 87       	std	Y+14, r25	; 0x0e
    1d90:	8d 87       	std	Y+13, r24	; 0x0d
    1d92:	99 89       	ldd	r25, Y+17	; 0x11
    1d94:	91 50       	subi	r25, 0x01	; 1
    1d96:	99 8b       	std	Y+17, r25	; 0x11
    1d98:	e9 89       	ldd	r30, Y+17	; 0x11
    1d9a:	ee 23       	and	r30, r30
    1d9c:	51 f7       	brne	.-44     	; 0x1d72 <main+0x28>
	TWI_init(&config_i2c);
    1d9e:	ce 01       	movw	r24, r28
    1da0:	01 96       	adiw	r24, 0x01	; 1
    1da2:	0e 94 df 0a 	call	0x15be	; 0x15be <TWI_init>

	/*
	 * Initialize the Dc-motor
	 */
	DcMotor_Init();
    1da6:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <DcMotor_Init>
	/*
	 * Initialize the buzzer
	 */
	BUZZER_init();
    1daa:	0e 94 d7 06 	call	0xdae	; 0xdae <BUZZER_init>
	 * 1-number of bits per frame=8-bits
	 * 2-Parity disabled
	 * 3-one stop-bit
	 * 4-Baud-rate=9600
	 */
	Uart_ConfigType config={EIGHT_BIT,DISABLED,ONE_BIT,9600};
    1dae:	ce 01       	movw	r24, r28
    1db0:	06 96       	adiw	r24, 0x06	; 6
    1db2:	9b 8b       	std	Y+19, r25	; 0x13
    1db4:	8a 8b       	std	Y+18, r24	; 0x12
    1db6:	ef e6       	ldi	r30, 0x6F	; 111
    1db8:	f1 e0       	ldi	r31, 0x01	; 1
    1dba:	fd 8b       	std	Y+21, r31	; 0x15
    1dbc:	ec 8b       	std	Y+20, r30	; 0x14
    1dbe:	f7 e0       	ldi	r31, 0x07	; 7
    1dc0:	fe 8b       	std	Y+22, r31	; 0x16
    1dc2:	ec 89       	ldd	r30, Y+20	; 0x14
    1dc4:	fd 89       	ldd	r31, Y+21	; 0x15
    1dc6:	00 80       	ld	r0, Z
    1dc8:	8c 89       	ldd	r24, Y+20	; 0x14
    1dca:	9d 89       	ldd	r25, Y+21	; 0x15
    1dcc:	01 96       	adiw	r24, 0x01	; 1
    1dce:	9d 8b       	std	Y+21, r25	; 0x15
    1dd0:	8c 8b       	std	Y+20, r24	; 0x14
    1dd2:	ea 89       	ldd	r30, Y+18	; 0x12
    1dd4:	fb 89       	ldd	r31, Y+19	; 0x13
    1dd6:	00 82       	st	Z, r0
    1dd8:	8a 89       	ldd	r24, Y+18	; 0x12
    1dda:	9b 89       	ldd	r25, Y+19	; 0x13
    1ddc:	01 96       	adiw	r24, 0x01	; 1
    1dde:	9b 8b       	std	Y+19, r25	; 0x13
    1de0:	8a 8b       	std	Y+18, r24	; 0x12
    1de2:	9e 89       	ldd	r25, Y+22	; 0x16
    1de4:	91 50       	subi	r25, 0x01	; 1
    1de6:	9e 8b       	std	Y+22, r25	; 0x16
    1de8:	ee 89       	ldd	r30, Y+22	; 0x16
    1dea:	ee 23       	and	r30, r30
    1dec:	51 f7       	brne	.-44     	; 0x1dc2 <main+0x78>
	UART_init(&config);
    1dee:	ce 01       	movw	r24, r28
    1df0:	06 96       	adiw	r24, 0x06	; 6
    1df2:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <UART_init>
	/*
	 * Enable the global interrupts
	 */
	SREG|=1<<7;
    1df6:	af e5       	ldi	r26, 0x5F	; 95
    1df8:	b0 e0       	ldi	r27, 0x00	; 0
    1dfa:	ef e5       	ldi	r30, 0x5F	; 95
    1dfc:	f0 e0       	ldi	r31, 0x00	; 0
    1dfe:	80 81       	ld	r24, Z
    1e00:	80 68       	ori	r24, 0x80	; 128
    1e02:	8c 93       	st	X, r24

	/*
	 * Make a new password for the system
	 */
	MC2_newPassword();
    1e04:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <MC2_newPassword>
	{
		/*
		 * check if the flag=1 then the system finished its task(opening door or changing password)
		 * then back to the main menu
		 */
		if(flag==1)
    1e08:	80 91 68 01 	lds	r24, 0x0168
    1e0c:	81 30       	cpi	r24, 0x01	; 1
    1e0e:	e1 f7       	brne	.-8      	; 0x1e08 <main+0xbe>
			mainOptions();
    1e10:	0e 94 fa 0c 	call	0x19f4	; 0x19f4 <mainOptions>
    1e14:	f9 cf       	rjmp	.-14     	; 0x1e08 <main+0xbe>

00001e16 <Timer_init>:
 * 2- Set the timer prescaler
 * 3- Set the timer initial value
 * 4- Set the timer output compare match value (CTC mode)
 */
void Timer_init(Timer_Config* config)
{
    1e16:	df 93       	push	r29
    1e18:	cf 93       	push	r28
    1e1a:	00 d0       	rcall	.+0      	; 0x1e1c <Timer_init+0x6>
    1e1c:	cd b7       	in	r28, 0x3d	; 61
    1e1e:	de b7       	in	r29, 0x3e	; 62
    1e20:	9a 83       	std	Y+2, r25	; 0x02
    1e22:	89 83       	std	Y+1, r24	; 0x01
	/*Configure the timer to work in a non-PWM mode*/
	TCCR0=(1<<FOC0);
    1e24:	e3 e5       	ldi	r30, 0x53	; 83
    1e26:	f0 e0       	ldi	r31, 0x00	; 0
    1e28:	80 e8       	ldi	r24, 0x80	; 128
    1e2a:	80 83       	st	Z, r24

	/*Configure the timer clock prescaler*/
	TCCR0=(TCCR0 & 0xF8) | (config->prescaler & 0x07);
    1e2c:	a3 e5       	ldi	r26, 0x53	; 83
    1e2e:	b0 e0       	ldi	r27, 0x00	; 0
    1e30:	e3 e5       	ldi	r30, 0x53	; 83
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 81       	ld	r24, Z
    1e36:	98 2f       	mov	r25, r24
    1e38:	98 7f       	andi	r25, 0xF8	; 248
    1e3a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e3c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e3e:	81 81       	ldd	r24, Z+1	; 0x01
    1e40:	87 70       	andi	r24, 0x07	; 7
    1e42:	89 2b       	or	r24, r25
    1e44:	8c 93       	st	X, r24

	/*Set timer initial value*/
	TCNT0=config->Initial_value;
    1e46:	a2 e5       	ldi	r26, 0x52	; 82
    1e48:	b0 e0       	ldi	r27, 0x00	; 0
    1e4a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e4c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e4e:	82 81       	ldd	r24, Z+2	; 0x02
    1e50:	8c 93       	st	X, r24
	/*Configure the timer to work in the Normal mode:
	 * WGM00=0 & WGM01=0
	 * COM00=0 & COM01=0
	 * Enable Timer Overflow Interrupt TOIE0=1
	 */
	TIMSK|=config->N_INT & 0x01;
    1e52:	a9 e5       	ldi	r26, 0x59	; 89
    1e54:	b0 e0       	ldi	r27, 0x00	; 0
    1e56:	e9 e5       	ldi	r30, 0x59	; 89
    1e58:	f0 e0       	ldi	r31, 0x00	; 0
    1e5a:	80 81       	ld	r24, Z
    1e5c:	98 2f       	mov	r25, r24
    1e5e:	e9 81       	ldd	r30, Y+1	; 0x01
    1e60:	fa 81       	ldd	r31, Y+2	; 0x02
    1e62:	84 81       	ldd	r24, Z+4	; 0x04
    1e64:	81 70       	andi	r24, 0x01	; 1
    1e66:	89 2b       	or	r24, r25
    1e68:	8c 93       	st	X, r24
	 * WGM00=0 & WGM01=1
	 * COM00=0 & COM01=0
	 * Set timer compare match value OCR0
	 * Enable Timer output compare match Interrupt OCIE0=1
	 */
	TCCR0=(TCCR0 & 0xF7)|((config->mode & 0x02)<<2);
    1e6a:	a3 e5       	ldi	r26, 0x53	; 83
    1e6c:	b0 e0       	ldi	r27, 0x00	; 0
    1e6e:	e3 e5       	ldi	r30, 0x53	; 83
    1e70:	f0 e0       	ldi	r31, 0x00	; 0
    1e72:	80 81       	ld	r24, Z
    1e74:	28 2f       	mov	r18, r24
    1e76:	27 7f       	andi	r18, 0xF7	; 247
    1e78:	e9 81       	ldd	r30, Y+1	; 0x01
    1e7a:	fa 81       	ldd	r31, Y+2	; 0x02
    1e7c:	80 81       	ld	r24, Z
    1e7e:	88 2f       	mov	r24, r24
    1e80:	90 e0       	ldi	r25, 0x00	; 0
    1e82:	82 70       	andi	r24, 0x02	; 2
    1e84:	90 70       	andi	r25, 0x00	; 0
    1e86:	88 0f       	add	r24, r24
    1e88:	99 1f       	adc	r25, r25
    1e8a:	88 0f       	add	r24, r24
    1e8c:	99 1f       	adc	r25, r25
    1e8e:	82 2b       	or	r24, r18
    1e90:	8c 93       	st	X, r24
	OCR0=config->Compare_value;
    1e92:	ac e5       	ldi	r26, 0x5C	; 92
    1e94:	b0 e0       	ldi	r27, 0x00	; 0
    1e96:	e9 81       	ldd	r30, Y+1	; 0x01
    1e98:	fa 81       	ldd	r31, Y+2	; 0x02
    1e9a:	83 81       	ldd	r24, Z+3	; 0x03
    1e9c:	8c 93       	st	X, r24
	TIMSK|=(config->CTC_INT & 0x01)<<1;
    1e9e:	a9 e5       	ldi	r26, 0x59	; 89
    1ea0:	b0 e0       	ldi	r27, 0x00	; 0
    1ea2:	e9 e5       	ldi	r30, 0x59	; 89
    1ea4:	f0 e0       	ldi	r31, 0x00	; 0
    1ea6:	80 81       	ld	r24, Z
    1ea8:	28 2f       	mov	r18, r24
    1eaa:	e9 81       	ldd	r30, Y+1	; 0x01
    1eac:	fa 81       	ldd	r31, Y+2	; 0x02
    1eae:	85 81       	ldd	r24, Z+5	; 0x05
    1eb0:	88 2f       	mov	r24, r24
    1eb2:	90 e0       	ldi	r25, 0x00	; 0
    1eb4:	81 70       	andi	r24, 0x01	; 1
    1eb6:	90 70       	andi	r25, 0x00	; 0
    1eb8:	88 0f       	add	r24, r24
    1eba:	99 1f       	adc	r25, r25
    1ebc:	82 2b       	or	r24, r18
    1ebe:	8c 93       	st	X, r24
}
    1ec0:	0f 90       	pop	r0
    1ec2:	0f 90       	pop	r0
    1ec4:	cf 91       	pop	r28
    1ec6:	df 91       	pop	r29
    1ec8:	08 95       	ret

00001eca <Timer_setCallBack>:
/*
 * Description:
 * Function to set the call back function
 */
void Timer_setCallBack(void(*a_ptr)(void))
{
    1eca:	df 93       	push	r29
    1ecc:	cf 93       	push	r28
    1ece:	00 d0       	rcall	.+0      	; 0x1ed0 <Timer_setCallBack+0x6>
    1ed0:	cd b7       	in	r28, 0x3d	; 61
    1ed2:	de b7       	in	r29, 0x3e	; 62
    1ed4:	9a 83       	std	Y+2, r25	; 0x02
    1ed6:	89 83       	std	Y+1, r24	; 0x01
	g_callBackPtr=a_ptr;
    1ed8:	89 81       	ldd	r24, Y+1	; 0x01
    1eda:	9a 81       	ldd	r25, Y+2	; 0x02
    1edc:	90 93 85 01 	sts	0x0185, r25
    1ee0:	80 93 84 01 	sts	0x0184, r24
}
    1ee4:	0f 90       	pop	r0
    1ee6:	0f 90       	pop	r0
    1ee8:	cf 91       	pop	r28
    1eea:	df 91       	pop	r29
    1eec:	08 95       	ret

00001eee <Timer_deInit>:
/*
 * Description:
 * Function to de-initialize the timer
 */
void Timer_deInit()
{
    1eee:	df 93       	push	r29
    1ef0:	cf 93       	push	r28
    1ef2:	cd b7       	in	r28, 0x3d	; 61
    1ef4:	de b7       	in	r29, 0x3e	; 62
	TCCR0=0;
    1ef6:	e3 e5       	ldi	r30, 0x53	; 83
    1ef8:	f0 e0       	ldi	r31, 0x00	; 0
    1efa:	10 82       	st	Z, r1
	TCNT0=0;
    1efc:	e2 e5       	ldi	r30, 0x52	; 82
    1efe:	f0 e0       	ldi	r31, 0x00	; 0
    1f00:	10 82       	st	Z, r1
}
    1f02:	cf 91       	pop	r28
    1f04:	df 91       	pop	r29
    1f06:	08 95       	ret

00001f08 <__vector_9>:
/******************************************************************************
 * 							Interrupt service routines
 ******************************************************************************/
/*ISR for the normal mode*/
ISR(TIMER0_OVF_vect)
{
    1f08:	1f 92       	push	r1
    1f0a:	0f 92       	push	r0
    1f0c:	0f b6       	in	r0, 0x3f	; 63
    1f0e:	0f 92       	push	r0
    1f10:	11 24       	eor	r1, r1
    1f12:	2f 93       	push	r18
    1f14:	3f 93       	push	r19
    1f16:	4f 93       	push	r20
    1f18:	5f 93       	push	r21
    1f1a:	6f 93       	push	r22
    1f1c:	7f 93       	push	r23
    1f1e:	8f 93       	push	r24
    1f20:	9f 93       	push	r25
    1f22:	af 93       	push	r26
    1f24:	bf 93       	push	r27
    1f26:	ef 93       	push	r30
    1f28:	ff 93       	push	r31
    1f2a:	df 93       	push	r29
    1f2c:	cf 93       	push	r28
    1f2e:	cd b7       	in	r28, 0x3d	; 61
    1f30:	de b7       	in	r29, 0x3e	; 62
	g_callBackPtr();
    1f32:	e0 91 84 01 	lds	r30, 0x0184
    1f36:	f0 91 85 01 	lds	r31, 0x0185
    1f3a:	09 95       	icall
}
    1f3c:	cf 91       	pop	r28
    1f3e:	df 91       	pop	r29
    1f40:	ff 91       	pop	r31
    1f42:	ef 91       	pop	r30
    1f44:	bf 91       	pop	r27
    1f46:	af 91       	pop	r26
    1f48:	9f 91       	pop	r25
    1f4a:	8f 91       	pop	r24
    1f4c:	7f 91       	pop	r23
    1f4e:	6f 91       	pop	r22
    1f50:	5f 91       	pop	r21
    1f52:	4f 91       	pop	r20
    1f54:	3f 91       	pop	r19
    1f56:	2f 91       	pop	r18
    1f58:	0f 90       	pop	r0
    1f5a:	0f be       	out	0x3f, r0	; 63
    1f5c:	0f 90       	pop	r0
    1f5e:	1f 90       	pop	r1
    1f60:	18 95       	reti

00001f62 <__vector_19>:
/*ISR for the compare match mode*/
ISR(TIMER0_COMP_vect)
{
    1f62:	1f 92       	push	r1
    1f64:	0f 92       	push	r0
    1f66:	0f b6       	in	r0, 0x3f	; 63
    1f68:	0f 92       	push	r0
    1f6a:	11 24       	eor	r1, r1
    1f6c:	2f 93       	push	r18
    1f6e:	3f 93       	push	r19
    1f70:	4f 93       	push	r20
    1f72:	5f 93       	push	r21
    1f74:	6f 93       	push	r22
    1f76:	7f 93       	push	r23
    1f78:	8f 93       	push	r24
    1f7a:	9f 93       	push	r25
    1f7c:	af 93       	push	r26
    1f7e:	bf 93       	push	r27
    1f80:	ef 93       	push	r30
    1f82:	ff 93       	push	r31
    1f84:	df 93       	push	r29
    1f86:	cf 93       	push	r28
    1f88:	cd b7       	in	r28, 0x3d	; 61
    1f8a:	de b7       	in	r29, 0x3e	; 62
	g_callBackPtr();
    1f8c:	e0 91 84 01 	lds	r30, 0x0184
    1f90:	f0 91 85 01 	lds	r31, 0x0185
    1f94:	09 95       	icall
}
    1f96:	cf 91       	pop	r28
    1f98:	df 91       	pop	r29
    1f9a:	ff 91       	pop	r31
    1f9c:	ef 91       	pop	r30
    1f9e:	bf 91       	pop	r27
    1fa0:	af 91       	pop	r26
    1fa2:	9f 91       	pop	r25
    1fa4:	8f 91       	pop	r24
    1fa6:	7f 91       	pop	r23
    1fa8:	6f 91       	pop	r22
    1faa:	5f 91       	pop	r21
    1fac:	4f 91       	pop	r20
    1fae:	3f 91       	pop	r19
    1fb0:	2f 91       	pop	r18
    1fb2:	0f 90       	pop	r0
    1fb4:	0f be       	out	0x3f, r0	; 63
    1fb6:	0f 90       	pop	r0
    1fb8:	1f 90       	pop	r1
    1fba:	18 95       	reti

00001fbc <UART_init>:
 * 1-Setting up the frame format like no. of data bits , parity bit type and no. of stop bits
 * 2-Enable the UART
 * 3-Setup the UART baud rate
 */
void UART_init(Uart_ConfigType * config)
{
    1fbc:	df 93       	push	r29
    1fbe:	cf 93       	push	r28
    1fc0:	00 d0       	rcall	.+0      	; 0x1fc2 <UART_init+0x6>
    1fc2:	00 d0       	rcall	.+0      	; 0x1fc4 <UART_init+0x8>
    1fc4:	cd b7       	in	r28, 0x3d	; 61
    1fc6:	de b7       	in	r29, 0x3e	; 62
    1fc8:	9c 83       	std	Y+4, r25	; 0x04
    1fca:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    1fcc:	1a 82       	std	Y+2, r1	; 0x02
    1fce:	19 82       	std	Y+1, r1	; 0x01
	/*U2X=1 for double speed*/
	UCSRA=(1<<U2X);
    1fd0:	eb e2       	ldi	r30, 0x2B	; 43
    1fd2:	f0 e0       	ldi	r31, 0x00	; 0
    1fd4:	82 e0       	ldi	r24, 0x02	; 2
    1fd6:	80 83       	st	Z, r24
	 * TXEN=1 transmit enable
	 * UDRIE=0 to Disable USART Data Register Empty Interrupt Enable
	 * RXB8 not used for 8-bit data mode
	 * TXB8 not used for 8-bit data mode
	 */
	UCSRB=(1<<RXEN)|(1<<TXEN);
    1fd8:	ea e2       	ldi	r30, 0x2A	; 42
    1fda:	f0 e0       	ldi	r31, 0x00	; 0
    1fdc:	88 e1       	ldi	r24, 0x18	; 24
    1fde:	80 83       	st	Z, r24
	/*Setup UCSZ2 for the number of bits*/
	UCSRB=(UCSRB & 0xFB)|(config->bits & 0x04);
    1fe0:	aa e2       	ldi	r26, 0x2A	; 42
    1fe2:	b0 e0       	ldi	r27, 0x00	; 0
    1fe4:	ea e2       	ldi	r30, 0x2A	; 42
    1fe6:	f0 e0       	ldi	r31, 0x00	; 0
    1fe8:	80 81       	ld	r24, Z
    1fea:	98 2f       	mov	r25, r24
    1fec:	9b 7f       	andi	r25, 0xFB	; 251
    1fee:	eb 81       	ldd	r30, Y+3	; 0x03
    1ff0:	fc 81       	ldd	r31, Y+4	; 0x04
    1ff2:	80 81       	ld	r24, Z
    1ff4:	84 70       	andi	r24, 0x04	; 4
    1ff6:	89 2b       	or	r24, r25
    1ff8:	8c 93       	st	X, r24
	 * Configuring the UCSRC register:
	 * URSEL=1 to enable writing in the UCSRC register
	 * UMSEL=0 for asynchronous mode
	 * UCPOL not used for asynchronous mode
	 */
	UCSRC=(1<<URSEL);
    1ffa:	e0 e4       	ldi	r30, 0x40	; 64
    1ffc:	f0 e0       	ldi	r31, 0x00	; 0
    1ffe:	80 e8       	ldi	r24, 0x80	; 128
    2000:	80 83       	st	Z, r24
	/*Setup the parity bits : UPM1 & UPM0 bits*/
	UCSRC=(UCSRC & 0xCF)|((config->parity & 0x03)<<4);
    2002:	a0 e4       	ldi	r26, 0x40	; 64
    2004:	b0 e0       	ldi	r27, 0x00	; 0
    2006:	e0 e4       	ldi	r30, 0x40	; 64
    2008:	f0 e0       	ldi	r31, 0x00	; 0
    200a:	80 81       	ld	r24, Z
    200c:	28 2f       	mov	r18, r24
    200e:	2f 7c       	andi	r18, 0xCF	; 207
    2010:	eb 81       	ldd	r30, Y+3	; 0x03
    2012:	fc 81       	ldd	r31, Y+4	; 0x04
    2014:	81 81       	ldd	r24, Z+1	; 0x01
    2016:	88 2f       	mov	r24, r24
    2018:	90 e0       	ldi	r25, 0x00	; 0
    201a:	83 70       	andi	r24, 0x03	; 3
    201c:	90 70       	andi	r25, 0x00	; 0
    201e:	82 95       	swap	r24
    2020:	92 95       	swap	r25
    2022:	90 7f       	andi	r25, 0xF0	; 240
    2024:	98 27       	eor	r25, r24
    2026:	80 7f       	andi	r24, 0xF0	; 240
    2028:	98 27       	eor	r25, r24
    202a:	82 2b       	or	r24, r18
    202c:	8c 93       	st	X, r24
	/*Setup the number of stop-bits : USBS bit*/
	UCSRC=(UCSRC & 0xF7)|((config->stop & 0x01)<<3);
    202e:	a0 e4       	ldi	r26, 0x40	; 64
    2030:	b0 e0       	ldi	r27, 0x00	; 0
    2032:	e0 e4       	ldi	r30, 0x40	; 64
    2034:	f0 e0       	ldi	r31, 0x00	; 0
    2036:	80 81       	ld	r24, Z
    2038:	28 2f       	mov	r18, r24
    203a:	27 7f       	andi	r18, 0xF7	; 247
    203c:	eb 81       	ldd	r30, Y+3	; 0x03
    203e:	fc 81       	ldd	r31, Y+4	; 0x04
    2040:	82 81       	ldd	r24, Z+2	; 0x02
    2042:	88 2f       	mov	r24, r24
    2044:	90 e0       	ldi	r25, 0x00	; 0
    2046:	81 70       	andi	r24, 0x01	; 1
    2048:	90 70       	andi	r25, 0x00	; 0
    204a:	88 0f       	add	r24, r24
    204c:	99 1f       	adc	r25, r25
    204e:	88 0f       	add	r24, r24
    2050:	99 1f       	adc	r25, r25
    2052:	88 0f       	add	r24, r24
    2054:	99 1f       	adc	r25, r25
    2056:	82 2b       	or	r24, r18
    2058:	8c 93       	st	X, r24
	/*Setup the number of bits : UCSZ1 & UCSZ0 bits*/
	UCSRC=(UCSRC & 0xF9)|((config->bits & 0x03)<<1);
    205a:	a0 e4       	ldi	r26, 0x40	; 64
    205c:	b0 e0       	ldi	r27, 0x00	; 0
    205e:	e0 e4       	ldi	r30, 0x40	; 64
    2060:	f0 e0       	ldi	r31, 0x00	; 0
    2062:	80 81       	ld	r24, Z
    2064:	28 2f       	mov	r18, r24
    2066:	29 7f       	andi	r18, 0xF9	; 249
    2068:	eb 81       	ldd	r30, Y+3	; 0x03
    206a:	fc 81       	ldd	r31, Y+4	; 0x04
    206c:	80 81       	ld	r24, Z
    206e:	88 2f       	mov	r24, r24
    2070:	90 e0       	ldi	r25, 0x00	; 0
    2072:	83 70       	andi	r24, 0x03	; 3
    2074:	90 70       	andi	r25, 0x00	; 0
    2076:	88 0f       	add	r24, r24
    2078:	99 1f       	adc	r25, r25
    207a:	82 2b       	or	r24, r18
    207c:	8c 93       	st	X, r24

	/*Calculating the UBRR register value*/
	ubrr_value = (uint16)(((F_CPU / (config->BaudRate * 8UL))) - 1);
    207e:	eb 81       	ldd	r30, Y+3	; 0x03
    2080:	fc 81       	ldd	r31, Y+4	; 0x04
    2082:	83 81       	ldd	r24, Z+3	; 0x03
    2084:	94 81       	ldd	r25, Z+4	; 0x04
    2086:	a5 81       	ldd	r26, Z+5	; 0x05
    2088:	b6 81       	ldd	r27, Z+6	; 0x06
    208a:	88 0f       	add	r24, r24
    208c:	99 1f       	adc	r25, r25
    208e:	aa 1f       	adc	r26, r26
    2090:	bb 1f       	adc	r27, r27
    2092:	88 0f       	add	r24, r24
    2094:	99 1f       	adc	r25, r25
    2096:	aa 1f       	adc	r26, r26
    2098:	bb 1f       	adc	r27, r27
    209a:	88 0f       	add	r24, r24
    209c:	99 1f       	adc	r25, r25
    209e:	aa 1f       	adc	r26, r26
    20a0:	bb 1f       	adc	r27, r27
    20a2:	9c 01       	movw	r18, r24
    20a4:	ad 01       	movw	r20, r26
    20a6:	80 e4       	ldi	r24, 0x40	; 64
    20a8:	92 e4       	ldi	r25, 0x42	; 66
    20aa:	af e0       	ldi	r26, 0x0F	; 15
    20ac:	b0 e0       	ldi	r27, 0x00	; 0
    20ae:	bc 01       	movw	r22, r24
    20b0:	cd 01       	movw	r24, r26
    20b2:	0e 94 0b 11 	call	0x2216	; 0x2216 <__udivmodsi4>
    20b6:	da 01       	movw	r26, r20
    20b8:	c9 01       	movw	r24, r18
    20ba:	01 97       	sbiw	r24, 0x01	; 1
    20bc:	9a 83       	std	Y+2, r25	; 0x02
    20be:	89 83       	std	Y+1, r24	; 0x01

	UBRRH=ubrr_value>>8;
    20c0:	e0 e4       	ldi	r30, 0x40	; 64
    20c2:	f0 e0       	ldi	r31, 0x00	; 0
    20c4:	89 81       	ldd	r24, Y+1	; 0x01
    20c6:	9a 81       	ldd	r25, Y+2	; 0x02
    20c8:	89 2f       	mov	r24, r25
    20ca:	99 27       	eor	r25, r25
    20cc:	80 83       	st	Z, r24
	UBRRL=ubrr_value;
    20ce:	e9 e2       	ldi	r30, 0x29	; 41
    20d0:	f0 e0       	ldi	r31, 0x00	; 0
    20d2:	89 81       	ldd	r24, Y+1	; 0x01
    20d4:	80 83       	st	Z, r24
}
    20d6:	0f 90       	pop	r0
    20d8:	0f 90       	pop	r0
    20da:	0f 90       	pop	r0
    20dc:	0f 90       	pop	r0
    20de:	cf 91       	pop	r28
    20e0:	df 91       	pop	r29
    20e2:	08 95       	ret

000020e4 <UART_sendByte>:
/*
 * Description:
 * Function to send a byte to another UART device
 */
void UART_sendByte(uint8 data)
{
    20e4:	df 93       	push	r29
    20e6:	cf 93       	push	r28
    20e8:	0f 92       	push	r0
    20ea:	cd b7       	in	r28, 0x3d	; 61
    20ec:	de b7       	in	r29, 0x3e	; 62
    20ee:	89 83       	std	Y+1, r24	; 0x01
	UDR=data;
    20f0:	ec e2       	ldi	r30, 0x2C	; 44
    20f2:	f0 e0       	ldi	r31, 0x00	; 0
    20f4:	89 81       	ldd	r24, Y+1	; 0x01
    20f6:	80 83       	st	Z, r24
	while(BIT_IS_CLEAR(UCSRA,TXC));
    20f8:	eb e2       	ldi	r30, 0x2B	; 43
    20fa:	f0 e0       	ldi	r31, 0x00	; 0
    20fc:	80 81       	ld	r24, Z
    20fe:	88 2f       	mov	r24, r24
    2100:	90 e0       	ldi	r25, 0x00	; 0
    2102:	80 74       	andi	r24, 0x40	; 64
    2104:	90 70       	andi	r25, 0x00	; 0
    2106:	00 97       	sbiw	r24, 0x00	; 0
    2108:	b9 f3       	breq	.-18     	; 0x20f8 <UART_sendByte+0x14>
	SET_BIT(UCSRA,TXC);
    210a:	ab e2       	ldi	r26, 0x2B	; 43
    210c:	b0 e0       	ldi	r27, 0x00	; 0
    210e:	eb e2       	ldi	r30, 0x2B	; 43
    2110:	f0 e0       	ldi	r31, 0x00	; 0
    2112:	80 81       	ld	r24, Z
    2114:	80 64       	ori	r24, 0x40	; 64
    2116:	8c 93       	st	X, r24
}
    2118:	0f 90       	pop	r0
    211a:	cf 91       	pop	r28
    211c:	df 91       	pop	r29
    211e:	08 95       	ret

00002120 <UART_receiveByte>:
/*
 * Description:
 * Function to receive a byte from another UART device
 */
uint8 UART_receiveByte(void)
{
    2120:	df 93       	push	r29
    2122:	cf 93       	push	r28
    2124:	cd b7       	in	r28, 0x3d	; 61
    2126:	de b7       	in	r29, 0x3e	; 62
	while(BIT_IS_CLEAR(UCSRA,RXC));
    2128:	eb e2       	ldi	r30, 0x2B	; 43
    212a:	f0 e0       	ldi	r31, 0x00	; 0
    212c:	80 81       	ld	r24, Z
    212e:	88 23       	and	r24, r24
    2130:	dc f7       	brge	.-10     	; 0x2128 <UART_receiveByte+0x8>
	return UDR;
    2132:	ec e2       	ldi	r30, 0x2C	; 44
    2134:	f0 e0       	ldi	r31, 0x00	; 0
    2136:	80 81       	ld	r24, Z
}
    2138:	cf 91       	pop	r28
    213a:	df 91       	pop	r29
    213c:	08 95       	ret

0000213e <UART_sendString>:
/*
 *Description:
 *Function to send a string to another UART device
 */
void UART_sendString(uint8 *str)
{
    213e:	df 93       	push	r29
    2140:	cf 93       	push	r28
    2142:	00 d0       	rcall	.+0      	; 0x2144 <UART_sendString+0x6>
    2144:	0f 92       	push	r0
    2146:	cd b7       	in	r28, 0x3d	; 61
    2148:	de b7       	in	r29, 0x3e	; 62
    214a:	9b 83       	std	Y+3, r25	; 0x03
    214c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
    214e:	19 82       	std	Y+1, r1	; 0x01
    2150:	0e c0       	rjmp	.+28     	; 0x216e <UART_sendString+0x30>
	while(str[i]!='\0')
	{
		UART_sendByte(str[i]);
    2152:	89 81       	ldd	r24, Y+1	; 0x01
    2154:	28 2f       	mov	r18, r24
    2156:	30 e0       	ldi	r19, 0x00	; 0
    2158:	8a 81       	ldd	r24, Y+2	; 0x02
    215a:	9b 81       	ldd	r25, Y+3	; 0x03
    215c:	fc 01       	movw	r30, r24
    215e:	e2 0f       	add	r30, r18
    2160:	f3 1f       	adc	r31, r19
    2162:	80 81       	ld	r24, Z
    2164:	0e 94 72 10 	call	0x20e4	; 0x20e4 <UART_sendByte>
		i++;
    2168:	89 81       	ldd	r24, Y+1	; 0x01
    216a:	8f 5f       	subi	r24, 0xFF	; 255
    216c:	89 83       	std	Y+1, r24	; 0x01
 *Function to send a string to another UART device
 */
void UART_sendString(uint8 *str)
{
	uint8 i=0;
	while(str[i]!='\0')
    216e:	89 81       	ldd	r24, Y+1	; 0x01
    2170:	28 2f       	mov	r18, r24
    2172:	30 e0       	ldi	r19, 0x00	; 0
    2174:	8a 81       	ldd	r24, Y+2	; 0x02
    2176:	9b 81       	ldd	r25, Y+3	; 0x03
    2178:	fc 01       	movw	r30, r24
    217a:	e2 0f       	add	r30, r18
    217c:	f3 1f       	adc	r31, r19
    217e:	80 81       	ld	r24, Z
    2180:	88 23       	and	r24, r24
    2182:	39 f7       	brne	.-50     	; 0x2152 <UART_sendString+0x14>
	{
		UART_sendByte(str[i]);
		i++;
	}
}
    2184:	0f 90       	pop	r0
    2186:	0f 90       	pop	r0
    2188:	0f 90       	pop	r0
    218a:	cf 91       	pop	r28
    218c:	df 91       	pop	r29
    218e:	08 95       	ret

00002190 <UART_receiveString>:
/*
 * Description:
 * Function to receive a string from another UART device until the '#' symbol
 */
void UART_receiveString(uint8 *str)
{
    2190:	0f 93       	push	r16
    2192:	1f 93       	push	r17
    2194:	df 93       	push	r29
    2196:	cf 93       	push	r28
    2198:	00 d0       	rcall	.+0      	; 0x219a <UART_receiveString+0xa>
    219a:	0f 92       	push	r0
    219c:	cd b7       	in	r28, 0x3d	; 61
    219e:	de b7       	in	r29, 0x3e	; 62
    21a0:	9b 83       	std	Y+3, r25	; 0x03
    21a2:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
    21a4:	19 82       	std	Y+1, r1	; 0x01
	/*Receive the first byte*/
	str[i]=UART_receiveByte();
    21a6:	89 81       	ldd	r24, Y+1	; 0x01
    21a8:	28 2f       	mov	r18, r24
    21aa:	30 e0       	ldi	r19, 0x00	; 0
    21ac:	8a 81       	ldd	r24, Y+2	; 0x02
    21ae:	9b 81       	ldd	r25, Y+3	; 0x03
    21b0:	8c 01       	movw	r16, r24
    21b2:	02 0f       	add	r16, r18
    21b4:	13 1f       	adc	r17, r19
    21b6:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    21ba:	f8 01       	movw	r30, r16
    21bc:	80 83       	st	Z, r24
    21be:	0f c0       	rjmp	.+30     	; 0x21de <UART_receiveString+0x4e>
	while(str[i]!='#')
	{
		i++;
    21c0:	89 81       	ldd	r24, Y+1	; 0x01
    21c2:	8f 5f       	subi	r24, 0xFF	; 255
    21c4:	89 83       	std	Y+1, r24	; 0x01
		str[i]=UART_receiveByte();
    21c6:	89 81       	ldd	r24, Y+1	; 0x01
    21c8:	28 2f       	mov	r18, r24
    21ca:	30 e0       	ldi	r19, 0x00	; 0
    21cc:	8a 81       	ldd	r24, Y+2	; 0x02
    21ce:	9b 81       	ldd	r25, Y+3	; 0x03
    21d0:	8c 01       	movw	r16, r24
    21d2:	02 0f       	add	r16, r18
    21d4:	13 1f       	adc	r17, r19
    21d6:	0e 94 90 10 	call	0x2120	; 0x2120 <UART_receiveByte>
    21da:	f8 01       	movw	r30, r16
    21dc:	80 83       	st	Z, r24
void UART_receiveString(uint8 *str)
{
	uint8 i=0;
	/*Receive the first byte*/
	str[i]=UART_receiveByte();
	while(str[i]!='#')
    21de:	89 81       	ldd	r24, Y+1	; 0x01
    21e0:	28 2f       	mov	r18, r24
    21e2:	30 e0       	ldi	r19, 0x00	; 0
    21e4:	8a 81       	ldd	r24, Y+2	; 0x02
    21e6:	9b 81       	ldd	r25, Y+3	; 0x03
    21e8:	fc 01       	movw	r30, r24
    21ea:	e2 0f       	add	r30, r18
    21ec:	f3 1f       	adc	r31, r19
    21ee:	80 81       	ld	r24, Z
    21f0:	83 32       	cpi	r24, 0x23	; 35
    21f2:	31 f7       	brne	.-52     	; 0x21c0 <UART_receiveString+0x30>
	{
		i++;
		str[i]=UART_receiveByte();
	}
	str[i]='\0';
    21f4:	89 81       	ldd	r24, Y+1	; 0x01
    21f6:	28 2f       	mov	r18, r24
    21f8:	30 e0       	ldi	r19, 0x00	; 0
    21fa:	8a 81       	ldd	r24, Y+2	; 0x02
    21fc:	9b 81       	ldd	r25, Y+3	; 0x03
    21fe:	fc 01       	movw	r30, r24
    2200:	e2 0f       	add	r30, r18
    2202:	f3 1f       	adc	r31, r19
    2204:	10 82       	st	Z, r1
}
    2206:	0f 90       	pop	r0
    2208:	0f 90       	pop	r0
    220a:	0f 90       	pop	r0
    220c:	cf 91       	pop	r28
    220e:	df 91       	pop	r29
    2210:	1f 91       	pop	r17
    2212:	0f 91       	pop	r16
    2214:	08 95       	ret

00002216 <__udivmodsi4>:
    2216:	a1 e2       	ldi	r26, 0x21	; 33
    2218:	1a 2e       	mov	r1, r26
    221a:	aa 1b       	sub	r26, r26
    221c:	bb 1b       	sub	r27, r27
    221e:	fd 01       	movw	r30, r26
    2220:	0d c0       	rjmp	.+26     	; 0x223c <__udivmodsi4_ep>

00002222 <__udivmodsi4_loop>:
    2222:	aa 1f       	adc	r26, r26
    2224:	bb 1f       	adc	r27, r27
    2226:	ee 1f       	adc	r30, r30
    2228:	ff 1f       	adc	r31, r31
    222a:	a2 17       	cp	r26, r18
    222c:	b3 07       	cpc	r27, r19
    222e:	e4 07       	cpc	r30, r20
    2230:	f5 07       	cpc	r31, r21
    2232:	20 f0       	brcs	.+8      	; 0x223c <__udivmodsi4_ep>
    2234:	a2 1b       	sub	r26, r18
    2236:	b3 0b       	sbc	r27, r19
    2238:	e4 0b       	sbc	r30, r20
    223a:	f5 0b       	sbc	r31, r21

0000223c <__udivmodsi4_ep>:
    223c:	66 1f       	adc	r22, r22
    223e:	77 1f       	adc	r23, r23
    2240:	88 1f       	adc	r24, r24
    2242:	99 1f       	adc	r25, r25
    2244:	1a 94       	dec	r1
    2246:	69 f7       	brne	.-38     	; 0x2222 <__udivmodsi4_loop>
    2248:	60 95       	com	r22
    224a:	70 95       	com	r23
    224c:	80 95       	com	r24
    224e:	90 95       	com	r25
    2250:	9b 01       	movw	r18, r22
    2252:	ac 01       	movw	r20, r24
    2254:	bd 01       	movw	r22, r26
    2256:	cf 01       	movw	r24, r30
    2258:	08 95       	ret

0000225a <__prologue_saves__>:
    225a:	2f 92       	push	r2
    225c:	3f 92       	push	r3
    225e:	4f 92       	push	r4
    2260:	5f 92       	push	r5
    2262:	6f 92       	push	r6
    2264:	7f 92       	push	r7
    2266:	8f 92       	push	r8
    2268:	9f 92       	push	r9
    226a:	af 92       	push	r10
    226c:	bf 92       	push	r11
    226e:	cf 92       	push	r12
    2270:	df 92       	push	r13
    2272:	ef 92       	push	r14
    2274:	ff 92       	push	r15
    2276:	0f 93       	push	r16
    2278:	1f 93       	push	r17
    227a:	cf 93       	push	r28
    227c:	df 93       	push	r29
    227e:	cd b7       	in	r28, 0x3d	; 61
    2280:	de b7       	in	r29, 0x3e	; 62
    2282:	ca 1b       	sub	r28, r26
    2284:	db 0b       	sbc	r29, r27
    2286:	0f b6       	in	r0, 0x3f	; 63
    2288:	f8 94       	cli
    228a:	de bf       	out	0x3e, r29	; 62
    228c:	0f be       	out	0x3f, r0	; 63
    228e:	cd bf       	out	0x3d, r28	; 61
    2290:	09 94       	ijmp

00002292 <__epilogue_restores__>:
    2292:	2a 88       	ldd	r2, Y+18	; 0x12
    2294:	39 88       	ldd	r3, Y+17	; 0x11
    2296:	48 88       	ldd	r4, Y+16	; 0x10
    2298:	5f 84       	ldd	r5, Y+15	; 0x0f
    229a:	6e 84       	ldd	r6, Y+14	; 0x0e
    229c:	7d 84       	ldd	r7, Y+13	; 0x0d
    229e:	8c 84       	ldd	r8, Y+12	; 0x0c
    22a0:	9b 84       	ldd	r9, Y+11	; 0x0b
    22a2:	aa 84       	ldd	r10, Y+10	; 0x0a
    22a4:	b9 84       	ldd	r11, Y+9	; 0x09
    22a6:	c8 84       	ldd	r12, Y+8	; 0x08
    22a8:	df 80       	ldd	r13, Y+7	; 0x07
    22aa:	ee 80       	ldd	r14, Y+6	; 0x06
    22ac:	fd 80       	ldd	r15, Y+5	; 0x05
    22ae:	0c 81       	ldd	r16, Y+4	; 0x04
    22b0:	1b 81       	ldd	r17, Y+3	; 0x03
    22b2:	aa 81       	ldd	r26, Y+2	; 0x02
    22b4:	b9 81       	ldd	r27, Y+1	; 0x01
    22b6:	ce 0f       	add	r28, r30
    22b8:	d1 1d       	adc	r29, r1
    22ba:	0f b6       	in	r0, 0x3f	; 63
    22bc:	f8 94       	cli
    22be:	de bf       	out	0x3e, r29	; 62
    22c0:	0f be       	out	0x3f, r0	; 63
    22c2:	cd bf       	out	0x3d, r28	; 61
    22c4:	ed 01       	movw	r28, r26
    22c6:	08 95       	ret

000022c8 <_exit>:
    22c8:	f8 94       	cli

000022ca <__stop_program>:
    22ca:	ff cf       	rjmp	.-2      	; 0x22ca <__stop_program>
