0.6
2019.1
May 24 2019
15:06:07
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/blk_mem_tb.v,1588689713,verilog,,,,blk_mem_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/distri_mem_tb.v,1588690123,verilog,,,,distri_mem_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/reg_file_tb.v,1588689124,verilog,,,,reg_file_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1588476253,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/blk_mem_tb.v,,blk_mem_gen_0,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1588475769,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/distri_mem_tb.v,,dist_mem_gen_0,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/new/register_file.v,1588688805,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/reg_file_tb.v,,register_file,,,,,,,,
