#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov  1 22:04:45 2018
# Process ID: 85966
# Current directory: /home/tao/DCE/lab6/lab6_2_2/lab6_2_2.runs/synth_1
# Command line: vivado -log lab6_2_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab6_2_1.tcl
# Log file: /home/tao/DCE/lab6/lab6_2_2/lab6_2_2.runs/synth_1/lab6_2_1.vds
# Journal file: /home/tao/DCE/lab6/lab6_2_2/lab6_2_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab6_2_1.tcl -notrace
Command: synth_design -top lab6_2_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 85972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1218.102 ; gain = 61.812 ; free physical = 863 ; free virtual = 2589
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab6_2_1' [/home/tao/DCE/lab6/lab6_2_2/lab6_2_2.srcs/sources_1/imports/new/lab6_2_1.v:4]
INFO: [Synth 8-6157] synthesizing module 'T_ff' [/home/tao/DCE/lab6/lab6_2_2/lab6_2_2.srcs/sources_1/imports/new/T_ff.v:4]
INFO: [Synth 8-6157] synthesizing module 'D_ff' [/home/tao/DCE/lab6/lab6_2_2/lab6_2_2.srcs/sources_1/imports/dce_tmp/D_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'D_ff' (1#1) [/home/tao/DCE/lab6/lab6_2_2/lab6_2_2.srcs/sources_1/imports/dce_tmp/D_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'T_ff' (2#1) [/home/tao/DCE/lab6/lab6_2_2/lab6_2_2.srcs/sources_1/imports/new/T_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2_1' (3#1) [/home/tao/DCE/lab6/lab6_2_2/lab6_2_2.srcs/sources_1/imports/new/lab6_2_1.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.727 ; gain = 106.438 ; free physical = 872 ; free virtual = 2600
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.727 ; gain = 106.438 ; free physical = 873 ; free virtual = 2600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.727 ; gain = 106.438 ; free physical = 873 ; free virtual = 2600
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tao/DCE/lab6/lab6_2_2/lab6_2_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/tao/DCE/lab6/lab6_2_2/lab6_2_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tao/DCE/lab6/lab6_2_2/lab6_2_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab6_2_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab6_2_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1554.523 ; gain = 0.000 ; free physical = 583 ; free virtual = 2340
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1554.523 ; gain = 398.234 ; free physical = 651 ; free virtual = 2409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1554.523 ; gain = 398.234 ; free physical = 651 ; free virtual = 2408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1554.523 ; gain = 398.234 ; free physical = 653 ; free virtual = 2410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1554.523 ; gain = 398.234 ; free physical = 652 ; free virtual = 2409
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module D_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module T_ff 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1554.523 ; gain = 398.234 ; free physical = 629 ; free virtual = 2390
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 1554.523 ; gain = 398.234 ; free physical = 504 ; free virtual = 2272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 1554.523 ; gain = 398.234 ; free physical = 504 ; free virtual = 2272
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 1562.531 ; gain = 406.242 ; free physical = 503 ; free virtual = 2271
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.531 ; gain = 406.242 ; free physical = 504 ; free virtual = 2272
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.531 ; gain = 406.242 ; free physical = 504 ; free virtual = 2272
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.531 ; gain = 406.242 ; free physical = 504 ; free virtual = 2272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.531 ; gain = 406.242 ; free physical = 504 ; free virtual = 2272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.531 ; gain = 406.242 ; free physical = 504 ; free virtual = 2272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.531 ; gain = 406.242 ; free physical = 504 ; free virtual = 2272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     2|
|5     |LUT4 |     2|
|6     |LUT5 |     1|
|7     |LUT6 |     2|
|8     |FDCE |     8|
|9     |IBUF |     3|
|10    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    30|
|2     |  tf0    |T_ff    |     2|
|3     |    d    |D_ff_13 |     2|
|4     |  tf1    |T_ff_0  |     2|
|5     |    d    |D_ff_12 |     2|
|6     |  tf2    |T_ff_1  |     2|
|7     |    d    |D_ff_11 |     2|
|8     |  tf3    |T_ff_2  |     3|
|9     |    d    |D_ff_10 |     3|
|10    |  tf4    |T_ff_3  |     2|
|11    |    d    |D_ff_9  |     2|
|12    |  tf5    |T_ff_4  |     3|
|13    |    d    |D_ff_8  |     3|
|14    |  tf6    |T_ff_5  |     2|
|15    |    d    |D_ff_7  |     2|
|16    |  tf7    |T_ff_6  |     2|
|17    |    d    |D_ff    |     2|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.531 ; gain = 406.242 ; free physical = 504 ; free virtual = 2272
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1562.531 ; gain = 114.445 ; free physical = 557 ; free virtual = 2325
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.539 ; gain = 406.242 ; free physical = 568 ; free virtual = 2336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1569.531 ; gain = 413.430 ; free physical = 547 ; free virtual = 2316
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tao/DCE/lab6/lab6_2_2/lab6_2_2.runs/synth_1/lab6_2_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab6_2_1_utilization_synth.rpt -pb lab6_2_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1585.539 ; gain = 0.000 ; free physical = 548 ; free virtual = 2316
INFO: [Common 17-206] Exiting Vivado at Thu Nov  1 22:05:49 2018...
