
gestion_anemo.elf:     file format elf32-littlenios2
gestion_anemo.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0001014c

Program Header:
    LOAD off    0x00001000 vaddr 0x00010000 paddr 0x00010000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00010020 paddr 0x00010020 align 2**12
         filesz 0x00001584 memsz 0x00001584 flags r-x
    LOAD off    0x000025a4 vaddr 0x000115a4 paddr 0x000126d4 align 2**12
         filesz 0x00001130 memsz 0x00001130 flags rw-
    LOAD off    0x00003804 vaddr 0x00013804 paddr 0x00013804 align 2**12
         filesz 0x00000000 memsz 0x00000124 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00010000  00010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000012c  00010020  00010020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00001380  0001014c  0001014c  0000114c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000000d8  000114cc  000114cc  000024cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001130  000115a4  000126d4  000025a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000124  00013804  00013804  00003804  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  00013928  00013928  000036d4  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  000036d4  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000448  00000000  00000000  000036f8  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00004e68  00000000  00000000  00003b40  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001fc0  00000000  00000000  000089a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002093  00000000  00000000  0000a968  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000005cc  00000000  00000000  0000c9fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000136c  00000000  00000000  0000cfc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001c01  00000000  00000000  0000e334  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0000ff38  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000002e0  00000000  00000000  0000ff78  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00011826  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  00011829  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00011835  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00011836  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00011837  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0001183b  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0001183f  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  00011843  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0001184e  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00011859  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000006  00000000  00000000  00011864  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000013  00000000  00000000  0001186a  2**0
                  CONTENTS, READONLY
 29 .jdi          00004ddb  00000000  00000000  0001187d  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0004d4fe  00000000  00000000  00016658  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00010000 l    d  .entry	00000000 .entry
00010020 l    d  .exceptions	00000000 .exceptions
0001014c l    d  .text	00000000 .text
000114cc l    d  .rodata	00000000 .rodata
000115a4 l    d  .rwdata	00000000 .rwdata
00013804 l    d  .bss	00000000 .bss
00013928 l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../gestion_anemo_bsp//obj/HAL/src/crt0.o
00010184 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
00010094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 gestion_anemo.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 vfprintf.c
000103cc l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
000115a4 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_putstr.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00010e64 l     F .text	00000048 altera_avalon_jtag_uart_timeout
00010eac l     F .text	000000e8 altera_avalon_jtag_uart_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 memcpy.c
00010d68 g     F .text	0000002c alt_main
00013828 g     O .bss	00000100 alt_irq
000126d4 g       *ABS*	00000000 __flash_rwdata_start
00010380 g     F .text	0000004c printf
00013804 g     O .bss	00000004 b
00010d94 g     F .text	00000038 alt_putstr
0001149c g     F .text	00000008 altera_nios2_gen2_irq_init
00010000 g     F .entry	0000000c __reset
00010020 g       *ABS*	00000000 __flash_exceptions_start
0001380c g     O .bss	00000004 errno
00013814 g     O .bss	00000004 alt_argv
0001a6bc g       *ABS*	00000000 _gp
00010dcc g     F .text	00000004 usleep
000114a4 g     F .text	00000028 memcpy
00010344 g     F .text	0000003c _printf_r
00010000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
00010ba4 g     F .text	00000064 .hidden __udivsi3
000126bc g     O .rwdata	00000004 _global_impure_ptr
00013928 g       *ABS*	00000000 __bss_end
00011348 g     F .text	00000068 alt_iic_isr_register
000113e4 g     F .text	000000b8 alt_tick
00011330 g     F .text	00000018 alt_ic_irq_enabled
000113b0 g     F .text	00000034 alt_alarm_stop
0001381c g     O .bss	00000004 alt_irq_active
000100ec g     F .exceptions	00000060 alt_irq_handler
000112b4 g     F .text	00000004 alt_dcache_flush_all
000126d4 g       *ABS*	00000000 __ram_rwdata_end
00010dd0 g     F .text	00000060 write
000115a4 g       *ABS*	00000000 __ram_rodata_end
00011684 g     O .rwdata	00001038 jtag_uart_0
00010c08 g     F .text	00000058 .hidden __umodsi3
00013928 g       *ABS*	00000000 end
00010f94 g     F .text	00000078 altera_avalon_jtag_uart_init
0001bb80 g       *ABS*	00000000 __alt_stack_pointer
0001103c g     F .text	00000170 altera_avalon_jtag_uart_write
00010438 g     F .text	0000052c ___vfprintf_internal_r
0001014c g     F .text	0000003c _start
00013824 g     O .bss	00000004 _alt_tick_rate
00013820 g     O .bss	00000004 _alt_nticks
00010e50 g     F .text	00000014 alt_sys_init
0001100c g     F .text	00000030 altera_avalon_jtag_uart_close
00010c60 g     F .text	00000028 .hidden __mulsi3
000115a4 g       *ABS*	00000000 __ram_rwdata_start
000114cc g       *ABS*	00000000 __ram_rodata_start
0001122c g     F .text	00000088 alt_busy_sleep
00013928 g       *ABS*	00000000 __alt_stack_base
00010980 g     F .text	000000b8 __sfvwrite_small_dev
00013804 g       *ABS*	00000000 __bss_start
00010188 g     F .text	000001bc main
00013810 g     O .bss	00000004 alt_envp
000126c4 g     O .rwdata	00000004 alt_errno
00010aac g     F .text	00000084 .hidden __divsi3
000114cc g       *ABS*	00000000 __flash_rodata_start
00010e30 g     F .text	00000020 alt_irq_init
00010a54 g     F .text	00000058 _write_r
000126c0 g     O .rwdata	00000004 _impure_ptr
00013818 g     O .bss	00000004 alt_argc
00010020 g       .exceptions	00000000 alt_irq_entry
00010020 g       *ABS*	00000000 __ram_exceptions_start
000112bc g     F .text	00000004 alt_ic_isr_register
000126d4 g       *ABS*	00000000 _edata
00013928 g       *ABS*	00000000 _end
0001014c g       *ABS*	00000000 __ram_exceptions_end
000112f8 g     F .text	00000038 alt_ic_irq_disable
00013808 g     O .bss	00000004 a
00010b30 g     F .text	00000074 .hidden __modsi3
0001bb80 g       *ABS*	00000000 __alt_data_end
00010020 g     F .exceptions	00000000 alt_exception
0001000c g       .entry	00000000 _exit
000111ac g     F .text	00000080 alt_alarm_start
00010a38 g     F .text	0000001c strlen
000112b8 g     F .text	00000004 alt_icache_flush_all
000126c8 g     O .rwdata	00000004 alt_priority_mask
000112c0 g     F .text	00000038 alt_ic_irq_enable
00010964 g     F .text	0000001c __vfprintf_internal
000126cc g     O .rwdata	00000008 alt_alarm_list
00010c88 g     F .text	000000e0 alt_load



Disassembly of section .entry:

00010000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   10000:	00400074 	movhi	at,1
    ori r1, r1, %lo(_start)
   10004:	08405314 	ori	at,at,332
    jmp r1
   10008:	0800683a 	jmp	at

0001000c <_exit>:
	...

Disassembly of section .exceptions:

00010020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
   10020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
   10024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
   10028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   1002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   10030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   10034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   10038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   1003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   10040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
   10044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
   10048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   1004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   10050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   10054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   10058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   1005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   10060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   10064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   10068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   1006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   10070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   10074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   10078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   1007c:	10000326 	beq	r2,zero,1008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   10080:	20000226 	beq	r4,zero,1008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   10084:	00100ec0 	call	100ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   10088:	00000306 	br	10098 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
   1008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
   10090:	e8bfff17 	ldw	r2,-4(ea)

00010094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
   10094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   10098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   1009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   100a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   100a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   100a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   100ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   100b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   100b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   100b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   100bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   100c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
   100c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   100c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   100cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   100d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   100d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   100d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   100dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   100e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
   100e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   100e8:	ef80083a 	eret

000100ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   100ec:	defffe04 	addi	sp,sp,-8
   100f0:	dfc00115 	stw	ra,4(sp)
   100f4:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   100f8:	0009313a 	rdctl	r4,ipending
    do
    {
      if (active & mask)
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   100fc:	04000074 	movhi	r16,1
   10100:	840e0a04 	addi	r16,r16,14376

  active = alt_irq_pending ();

  do
  {
    i = 0;
   10104:	0005883a 	mov	r2,zero
    mask = 1;
   10108:	00c00044 	movi	r3,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   1010c:	20ca703a 	and	r5,r4,r3
   10110:	28000b26 	beq	r5,zero,10140 <alt_irq_handler+0x54>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   10114:	100490fa 	slli	r2,r2,3
   10118:	8085883a 	add	r2,r16,r2
   1011c:	10c00017 	ldw	r3,0(r2)
   10120:	11000117 	ldw	r4,4(r2)
   10124:	183ee83a 	callr	r3
   10128:	0009313a 	rdctl	r4,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
   1012c:	203ff51e 	bne	r4,zero,10104 <__alt_data_end+0xffff4584>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
   10130:	dfc00117 	ldw	ra,4(sp)
   10134:	dc000017 	ldw	r16,0(sp)
   10138:	dec00204 	addi	sp,sp,8
   1013c:	f800283a 	ret
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
   10140:	18c7883a 	add	r3,r3,r3
      i++;
   10144:	10800044 	addi	r2,r2,1

    } while (1);
   10148:	003ff006 	br	1010c <__alt_data_end+0xffff458c>

Disassembly of section .text:

0001014c <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   1014c:	06c00074 	movhi	sp,1
    ori sp, sp, %lo(__alt_stack_pointer)
   10150:	deeee014 	ori	sp,sp,48000
    movhi gp, %hi(_gp)
   10154:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
   10158:	d6a9af14 	ori	gp,gp,42684
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   1015c:	00800074 	movhi	r2,1
    ori r2, r2, %lo(__bss_start)
   10160:	108e0114 	ori	r2,r2,14340

    movhi r3, %hi(__bss_end)
   10164:	00c00074 	movhi	r3,1
    ori r3, r3, %lo(__bss_end)
   10168:	18ce4a14 	ori	r3,r3,14632

    beq r2, r3, 1f
   1016c:	10c00326 	beq	r2,r3,1017c <_start+0x30>

0:
    stw zero, (r2)
   10170:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   10174:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   10178:	10fffd36 	bltu	r2,r3,10170 <__alt_data_end+0xffff45f0>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   1017c:	0010c880 	call	10c88 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   10180:	0010d680 	call	10d68 <alt_main>

00010184 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   10184:	003fff06 	br	10184 <__alt_data_end+0xffff4604>

00010188 <main>:
#define angle_barre (int *)(VERIN_AVALON_0_BASE+20)

unsigned int a,b;

int main() {
    alt_putstr("Salut ext!\n");
   10188:	01000074 	movhi	r4,1
#define config (int *)(VERIN_AVALON_0_BASE+16)
#define angle_barre (int *)(VERIN_AVALON_0_BASE+20)

unsigned int a,b;

int main() {
   1018c:	defff604 	addi	sp,sp,-40
    alt_putstr("Salut ext!\n");
   10190:	21053304 	addi	r4,r4,5324
#define config (int *)(VERIN_AVALON_0_BASE+16)
#define angle_barre (int *)(VERIN_AVALON_0_BASE+20)

unsigned int a,b;

int main() {
   10194:	dfc00915 	stw	ra,36(sp)
   10198:	df000815 	stw	fp,32(sp)
   1019c:	ddc00715 	stw	r23,28(sp)
   101a0:	dd800615 	stw	r22,24(sp)
   101a4:	dd400515 	stw	r21,20(sp)
   101a8:	dd000415 	stw	r20,16(sp)
   101ac:	dcc00315 	stw	r19,12(sp)
   101b0:	dc800215 	stw	r18,8(sp)
   101b4:	dc400115 	stw	r17,4(sp)
   101b8:	dc000015 	stw	r16,0(sp)
    alt_putstr("Salut ext!\n");
   101bc:	0010d940 	call	10d94 <alt_putstr>
    alt_putstr("Démarrage du programme Nios II\n");
   101c0:	01000074 	movhi	r4,1
   101c4:	21053604 	addi	r4,r4,5336
   101c8:	0010d940 	call	10d94 <alt_putstr>

       // Initialisation des paramètres du PWM
       *freq = 0x0400;          // Fréquence PWM : diviseur 1024 (48 kHz)
       *duty = 0x0200;          // Rapport cyclique à 50 %
       *PWM_CTRL_ADDR = 0x03;   // Activer le PWM avec les paramètres définis
   101cc:	00c000b4 	movhi	r3,2
   101d0:	008000c4 	movi	r2,3

       // Configuration initiale du registre de l'anémomètre
       *config_anemo = 0x0003; // b2=0 (Start/Stop désactivé), b1=1 (mode continu), b0=1 (raz_n actif)
   101d4:	054000b4 	movhi	r21,2
    alt_putstr("Démarrage du programme Nios II\n");

       // Initialisation des paramètres du PWM
       *freq = 0x0400;          // Fréquence PWM : diviseur 1024 (48 kHz)
       *duty = 0x0200;          // Rapport cyclique à 50 %
       *PWM_CTRL_ADDR = 0x03;   // Activer le PWM avec les paramètres définis
   101d8:	18c41604 	addi	r3,r3,4184
   101dc:	18800015 	stw	r2,0(r3)

       // Configuration initiale du registre de l'anémomètre
       *config_anemo = 0x0003; // b2=0 (Start/Stop désactivé), b1=1 (mode continu), b0=1 (raz_n actif)
        unsigned int c,d;

         *butee_d=1320;
   101e0:	048000b4 	movhi	r18,2
       *freq = 0x0400;          // Fréquence PWM : diviseur 1024 (48 kHz)
       *duty = 0x0200;          // Rapport cyclique à 50 %
       *PWM_CTRL_ADDR = 0x03;   // Activer le PWM avec les paramètres définis

       // Configuration initiale du registre de l'anémomètre
       *config_anemo = 0x0003; // b2=0 (Start/Stop désactivé), b1=1 (mode continu), b0=1 (raz_n actif)
   101e4:	ad441804 	addi	r21,r21,4192
   101e8:	a8800015 	stw	r2,0(r21)
        unsigned int c,d;

         *butee_d=1320;
         *butee_g=410;
   101ec:	044000b4 	movhi	r17,2

       // Configuration initiale du registre de l'anémomètre
       *config_anemo = 0x0003; // b2=0 (Start/Stop désactivé), b1=1 (mode continu), b0=1 (raz_n actif)
        unsigned int c,d;

         *butee_d=1320;
   101f0:	00814a04 	movi	r2,1320
   101f4:	94840304 	addi	r18,r18,4108
   101f8:	90800015 	stw	r2,0(r18)
         *butee_g=410;
         *freq= 2000;
   101fc:	050000b4 	movhi	r20,2
       // Configuration initiale du registre de l'anémomètre
       *config_anemo = 0x0003; // b2=0 (Start/Stop désactivé), b1=1 (mode continu), b0=1 (raz_n actif)
        unsigned int c,d;

         *butee_d=1320;
         *butee_g=410;
   10200:	00806684 	movi	r2,410
   10204:	8c440204 	addi	r17,r17,4104
   10208:	88800015 	stw	r2,0(r17)
         *freq= 2000;
         *duty=1500;
   1020c:	04c000b4 	movhi	r19,2
       *config_anemo = 0x0003; // b2=0 (Start/Stop désactivé), b1=1 (mode continu), b0=1 (raz_n actif)
        unsigned int c,d;

         *butee_d=1320;
         *butee_g=410;
         *freq= 2000;
   10210:	0081f404 	movi	r2,2000
   10214:	a5041404 	addi	r20,r20,4176
   10218:	a0800015 	stw	r2,0(r20)
         *duty=1500;
         *config=1; // circuit gestion_verin actif, sortie pwm inactive
   1021c:	040000b4 	movhi	r16,2
        unsigned int c,d;

         *butee_d=1320;
         *butee_g=410;
         *freq= 2000;
         *duty=1500;
   10220:	00817704 	movi	r2,1500
   10224:	9cc41504 	addi	r19,r19,4180
   10228:	98800015 	stw	r2,0(r19)
         *config=1; // circuit gestion_verin actif, sortie pwm inactive
   1022c:	84040404 	addi	r16,r16,4112
   10230:	00800044 	movi	r2,1
   10234:	80800015 	stw	r2,0(r16)

  while (1) {
	  alt_putstr("Lecture des données\n");

			// Lecture de l'état des boutons
			a = *boutons & 3; // Masquage pour ne lire que les deux premiers bits
   10238:	05c000b4 	movhi	r23,2
			printf("Boutons = %u\n", a);

			// Lecture des données de l'anémomètre
			b = *code;
   1023c:	070000b4 	movhi	fp,2
			data=i&b;
			printf("data_anemometre = %d\n  config_anemo = %x\n", data,*config_anemo);
        switch (a) {
            case 0: *leds = 0; break;
            case 1: *leds = 0; break;
   10240:	040000b4 	movhi	r16,2
          printf("butee_d= %d\n", c);
          d=*butee_g;
          printf("butee_g= %d\n", d);
          c=*config;
          printf("config= %d\n", c);
          d=*angle_barre;
   10244:	058000b4 	movhi	r22,2

  while (1) {
	  alt_putstr("Lecture des données\n");

			// Lecture de l'état des boutons
			a = *boutons & 3; // Masquage pour ne lire que les deux premiers bits
   10248:	bdc41004 	addi	r23,r23,4160
			printf("Boutons = %u\n", a);

			// Lecture des données de l'anémomètre
			b = *code;
   1024c:	e7041904 	addi	fp,fp,4196
			data=i&b;
			printf("data_anemometre = %d\n  config_anemo = %x\n", data,*config_anemo);
        switch (a) {
            case 0: *leds = 0; break;
            case 1: *leds = 0; break;
   10250:	84040c04 	addi	r16,r16,4144
          printf("butee_d= %d\n", c);
          d=*butee_g;
          printf("butee_g= %d\n", d);
          c=*config;
          printf("config= %d\n", c);
          d=*angle_barre;
   10254:	b5840504 	addi	r22,r22,4116

int data=0;
int i=0xFF;

  while (1) {
	  alt_putstr("Lecture des données\n");
   10258:	01000074 	movhi	r4,1
   1025c:	21053e04 	addi	r4,r4,5368
   10260:	0010d940 	call	10d94 <alt_putstr>

			// Lecture de l'état des boutons
			a = *boutons & 3; // Masquage pour ne lire que les deux premiers bits
   10264:	b9400003 	ldbu	r5,0(r23)
			printf("Boutons = %u\n", a);
   10268:	01000074 	movhi	r4,1
   1026c:	21054404 	addi	r4,r4,5392

  while (1) {
	  alt_putstr("Lecture des données\n");

			// Lecture de l'état des boutons
			a = *boutons & 3; // Masquage pour ne lire que les deux premiers bits
   10270:	294000cc 	andi	r5,r5,3
   10274:	d1645315 	stw	r5,-28340(gp)
			printf("Boutons = %u\n", a);
   10278:	00103800 	call	10380 <printf>

			// Lecture des données de l'anémomètre
			b = *code;
   1027c:	e1400017 	ldw	r5,0(fp)
			data=i&b;
			printf("data_anemometre = %d\n  config_anemo = %x\n", data,*config_anemo);
   10280:	01000074 	movhi	r4,1
   10284:	21054804 	addi	r4,r4,5408
			// Lecture de l'état des boutons
			a = *boutons & 3; // Masquage pour ne lire que les deux premiers bits
			printf("Boutons = %u\n", a);

			// Lecture des données de l'anémomètre
			b = *code;
   10288:	d1645215 	stw	r5,-28344(gp)
			data=i&b;
			printf("data_anemometre = %d\n  config_anemo = %x\n", data,*config_anemo);
   1028c:	a9800017 	ldw	r6,0(r21)
   10290:	29403fcc 	andi	r5,r5,255
   10294:	00103800 	call	10380 <printf>
        switch (a) {
   10298:	d0a45317 	ldw	r2,-28340(gp)
   1029c:	01000044 	movi	r4,1
   102a0:	11000926 	beq	r2,r4,102c8 <main+0x140>
   102a4:	10000826 	beq	r2,zero,102c8 <main+0x140>
   102a8:	01000084 	movi	r4,2
   102ac:	11000726 	beq	r2,r4,102cc <main+0x144>
   102b0:	010000c4 	movi	r4,3
   102b4:	1100041e 	bne	r2,r4,102c8 <main+0x140>
            case 0: *leds = 0; break;
            case 1: *leds = 0; break;
            case 2: break;
            case 3: *leds = *leds + 1; break;
   102b8:	80800017 	ldw	r2,0(r16)
   102bc:	10800044 	addi	r2,r2,1
   102c0:	80800015 	stw	r2,0(r16)
   102c4:	00000106 	br	102cc <main+0x144>
            default: *leds = 0; break;
   102c8:	80000015 	stw	zero,0(r16)

        //pause de 1 seconde
      //  usleep(1000000);

          c=*freq;
          printf("freq= %d\n", c);
   102cc:	a1400017 	ldw	r5,0(r20)
   102d0:	01000074 	movhi	r4,1
   102d4:	21055304 	addi	r4,r4,5452
   102d8:	00103800 	call	10380 <printf>
          d=*duty;
          printf("duty= %d\n", d);
   102dc:	99400017 	ldw	r5,0(r19)
   102e0:	01000074 	movhi	r4,1
   102e4:	21055604 	addi	r4,r4,5464
   102e8:	00103800 	call	10380 <printf>
          c=*butee_d;
          printf("butee_d= %d\n", c);
   102ec:	91400017 	ldw	r5,0(r18)
   102f0:	01000074 	movhi	r4,1
   102f4:	21055904 	addi	r4,r4,5476
   102f8:	00103800 	call	10380 <printf>
          d=*butee_g;
          printf("butee_g= %d\n", d);
   102fc:	89400017 	ldw	r5,0(r17)
   10300:	01000074 	movhi	r4,1
   10304:	21055d04 	addi	r4,r4,5492
   10308:	00103800 	call	10380 <printf>
          c=*config;
          printf("config= %d\n", c);
   1030c:	008000b4 	movhi	r2,2
   10310:	10840404 	addi	r2,r2,4112
   10314:	11400017 	ldw	r5,0(r2)
   10318:	01000074 	movhi	r4,1
   1031c:	21056104 	addi	r4,r4,5508
   10320:	00103800 	call	10380 <printf>
          d=*angle_barre;
          printf("angle_barre= %d\n", d);
   10324:	b1400017 	ldw	r5,0(r22)
   10328:	01000074 	movhi	r4,1
   1032c:	21056404 	addi	r4,r4,5520
   10330:	00103800 	call	10380 <printf>
          usleep(100000);
   10334:	010000b4 	movhi	r4,2
   10338:	2121a804 	addi	r4,r4,-31072
   1033c:	0010dcc0 	call	10dcc <usleep>

    }
   10340:	003fc506 	br	10258 <__alt_data_end+0xffff46d8>

00010344 <_printf_r>:
   10344:	defffd04 	addi	sp,sp,-12
   10348:	dfc00015 	stw	ra,0(sp)
   1034c:	d9800115 	stw	r6,4(sp)
   10350:	d9c00215 	stw	r7,8(sp)
   10354:	20c00217 	ldw	r3,8(r4)
   10358:	01800074 	movhi	r6,1
   1035c:	31826004 	addi	r6,r6,2432
   10360:	19800115 	stw	r6,4(r3)
   10364:	280d883a 	mov	r6,r5
   10368:	21400217 	ldw	r5,8(r4)
   1036c:	d9c00104 	addi	r7,sp,4
   10370:	00104380 	call	10438 <___vfprintf_internal_r>
   10374:	dfc00017 	ldw	ra,0(sp)
   10378:	dec00304 	addi	sp,sp,12
   1037c:	f800283a 	ret

00010380 <printf>:
   10380:	defffc04 	addi	sp,sp,-16
   10384:	dfc00015 	stw	ra,0(sp)
   10388:	d9400115 	stw	r5,4(sp)
   1038c:	d9800215 	stw	r6,8(sp)
   10390:	d9c00315 	stw	r7,12(sp)
   10394:	00800074 	movhi	r2,1
   10398:	1089b004 	addi	r2,r2,9920
   1039c:	10800017 	ldw	r2,0(r2)
   103a0:	01400074 	movhi	r5,1
   103a4:	29426004 	addi	r5,r5,2432
   103a8:	10c00217 	ldw	r3,8(r2)
   103ac:	d9800104 	addi	r6,sp,4
   103b0:	19400115 	stw	r5,4(r3)
   103b4:	200b883a 	mov	r5,r4
   103b8:	11000217 	ldw	r4,8(r2)
   103bc:	00109640 	call	10964 <__vfprintf_internal>
   103c0:	dfc00017 	ldw	ra,0(sp)
   103c4:	dec00404 	addi	sp,sp,16
   103c8:	f800283a 	ret

000103cc <print_repeat>:
   103cc:	defffb04 	addi	sp,sp,-20
   103d0:	dc800315 	stw	r18,12(sp)
   103d4:	dc400215 	stw	r17,8(sp)
   103d8:	dc000115 	stw	r16,4(sp)
   103dc:	dfc00415 	stw	ra,16(sp)
   103e0:	2025883a 	mov	r18,r4
   103e4:	2823883a 	mov	r17,r5
   103e8:	d9800005 	stb	r6,0(sp)
   103ec:	3821883a 	mov	r16,r7
   103f0:	04000a0e 	bge	zero,r16,1041c <print_repeat+0x50>
   103f4:	88800117 	ldw	r2,4(r17)
   103f8:	01c00044 	movi	r7,1
   103fc:	d80d883a 	mov	r6,sp
   10400:	880b883a 	mov	r5,r17
   10404:	9009883a 	mov	r4,r18
   10408:	103ee83a 	callr	r2
   1040c:	843fffc4 	addi	r16,r16,-1
   10410:	103ff726 	beq	r2,zero,103f0 <__alt_data_end+0xffff4870>
   10414:	00bfffc4 	movi	r2,-1
   10418:	00000106 	br	10420 <print_repeat+0x54>
   1041c:	0005883a 	mov	r2,zero
   10420:	dfc00417 	ldw	ra,16(sp)
   10424:	dc800317 	ldw	r18,12(sp)
   10428:	dc400217 	ldw	r17,8(sp)
   1042c:	dc000117 	ldw	r16,4(sp)
   10430:	dec00504 	addi	sp,sp,20
   10434:	f800283a 	ret

00010438 <___vfprintf_internal_r>:
   10438:	deffe504 	addi	sp,sp,-108
   1043c:	d8c00804 	addi	r3,sp,32
   10440:	ddc01815 	stw	r23,96(sp)
   10444:	dd801715 	stw	r22,92(sp)
   10448:	dd401615 	stw	r21,88(sp)
   1044c:	dd001515 	stw	r20,84(sp)
   10450:	dcc01415 	stw	r19,80(sp)
   10454:	dc801315 	stw	r18,76(sp)
   10458:	dc401215 	stw	r17,72(sp)
   1045c:	dc001115 	stw	r16,68(sp)
   10460:	dfc01a15 	stw	ra,104(sp)
   10464:	df001915 	stw	fp,100(sp)
   10468:	2029883a 	mov	r20,r4
   1046c:	2823883a 	mov	r17,r5
   10470:	382d883a 	mov	r22,r7
   10474:	d9800f15 	stw	r6,60(sp)
   10478:	0021883a 	mov	r16,zero
   1047c:	d8000e15 	stw	zero,56(sp)
   10480:	d8000a15 	stw	zero,40(sp)
   10484:	002b883a 	mov	r21,zero
   10488:	0027883a 	mov	r19,zero
   1048c:	0025883a 	mov	r18,zero
   10490:	d8000c15 	stw	zero,48(sp)
   10494:	d8000b15 	stw	zero,44(sp)
   10498:	002f883a 	mov	r23,zero
   1049c:	d8c00915 	stw	r3,36(sp)
   104a0:	d8c00f17 	ldw	r3,60(sp)
   104a4:	19000003 	ldbu	r4,0(r3)
   104a8:	20803fcc 	andi	r2,r4,255
   104ac:	1080201c 	xori	r2,r2,128
   104b0:	10bfe004 	addi	r2,r2,-128
   104b4:	10011e26 	beq	r2,zero,10930 <___vfprintf_internal_r+0x4f8>
   104b8:	00c00044 	movi	r3,1
   104bc:	b8c01426 	beq	r23,r3,10510 <___vfprintf_internal_r+0xd8>
   104c0:	1dc00216 	blt	r3,r23,104cc <___vfprintf_internal_r+0x94>
   104c4:	b8000626 	beq	r23,zero,104e0 <___vfprintf_internal_r+0xa8>
   104c8:	00011506 	br	10920 <___vfprintf_internal_r+0x4e8>
   104cc:	01400084 	movi	r5,2
   104d0:	b9401d26 	beq	r23,r5,10548 <___vfprintf_internal_r+0x110>
   104d4:	014000c4 	movi	r5,3
   104d8:	b9402b26 	beq	r23,r5,10588 <___vfprintf_internal_r+0x150>
   104dc:	00011006 	br	10920 <___vfprintf_internal_r+0x4e8>
   104e0:	01400944 	movi	r5,37
   104e4:	1140fc26 	beq	r2,r5,108d8 <___vfprintf_internal_r+0x4a0>
   104e8:	88800117 	ldw	r2,4(r17)
   104ec:	d9000005 	stb	r4,0(sp)
   104f0:	01c00044 	movi	r7,1
   104f4:	d80d883a 	mov	r6,sp
   104f8:	880b883a 	mov	r5,r17
   104fc:	a009883a 	mov	r4,r20
   10500:	103ee83a 	callr	r2
   10504:	1000d81e 	bne	r2,zero,10868 <___vfprintf_internal_r+0x430>
   10508:	84000044 	addi	r16,r16,1
   1050c:	00010406 	br	10920 <___vfprintf_internal_r+0x4e8>
   10510:	01400c04 	movi	r5,48
   10514:	1140fa26 	beq	r2,r5,10900 <___vfprintf_internal_r+0x4c8>
   10518:	01400944 	movi	r5,37
   1051c:	11400a1e 	bne	r2,r5,10548 <___vfprintf_internal_r+0x110>
   10520:	d8800005 	stb	r2,0(sp)
   10524:	88800117 	ldw	r2,4(r17)
   10528:	b80f883a 	mov	r7,r23
   1052c:	d80d883a 	mov	r6,sp
   10530:	880b883a 	mov	r5,r17
   10534:	a009883a 	mov	r4,r20
   10538:	103ee83a 	callr	r2
   1053c:	1000ca1e 	bne	r2,zero,10868 <___vfprintf_internal_r+0x430>
   10540:	84000044 	addi	r16,r16,1
   10544:	0000f506 	br	1091c <___vfprintf_internal_r+0x4e4>
   10548:	25fff404 	addi	r23,r4,-48
   1054c:	bdc03fcc 	andi	r23,r23,255
   10550:	00c00244 	movi	r3,9
   10554:	1dc00936 	bltu	r3,r23,1057c <___vfprintf_internal_r+0x144>
   10558:	00bfffc4 	movi	r2,-1
   1055c:	90800426 	beq	r18,r2,10570 <___vfprintf_internal_r+0x138>
   10560:	01400284 	movi	r5,10
   10564:	9009883a 	mov	r4,r18
   10568:	0010c600 	call	10c60 <__mulsi3>
   1056c:	00000106 	br	10574 <___vfprintf_internal_r+0x13c>
   10570:	0005883a 	mov	r2,zero
   10574:	b8a5883a 	add	r18,r23,r2
   10578:	0000e206 	br	10904 <___vfprintf_internal_r+0x4cc>
   1057c:	01400b84 	movi	r5,46
   10580:	1140e426 	beq	r2,r5,10914 <___vfprintf_internal_r+0x4dc>
   10584:	05c00084 	movi	r23,2
   10588:	213ff404 	addi	r4,r4,-48
   1058c:	27003fcc 	andi	fp,r4,255
   10590:	00c00244 	movi	r3,9
   10594:	1f000936 	bltu	r3,fp,105bc <___vfprintf_internal_r+0x184>
   10598:	00bfffc4 	movi	r2,-1
   1059c:	98800426 	beq	r19,r2,105b0 <___vfprintf_internal_r+0x178>
   105a0:	01400284 	movi	r5,10
   105a4:	9809883a 	mov	r4,r19
   105a8:	0010c600 	call	10c60 <__mulsi3>
   105ac:	00000106 	br	105b4 <___vfprintf_internal_r+0x17c>
   105b0:	0005883a 	mov	r2,zero
   105b4:	e0a7883a 	add	r19,fp,r2
   105b8:	0000d906 	br	10920 <___vfprintf_internal_r+0x4e8>
   105bc:	00c01b04 	movi	r3,108
   105c0:	10c0d226 	beq	r2,r3,1090c <___vfprintf_internal_r+0x4d4>
   105c4:	013fffc4 	movi	r4,-1
   105c8:	99000226 	beq	r19,r4,105d4 <___vfprintf_internal_r+0x19c>
   105cc:	d8000b15 	stw	zero,44(sp)
   105d0:	00000106 	br	105d8 <___vfprintf_internal_r+0x1a0>
   105d4:	04c00044 	movi	r19,1
   105d8:	01001a44 	movi	r4,105
   105dc:	11001626 	beq	r2,r4,10638 <___vfprintf_internal_r+0x200>
   105e0:	20800916 	blt	r4,r2,10608 <___vfprintf_internal_r+0x1d0>
   105e4:	010018c4 	movi	r4,99
   105e8:	11008826 	beq	r2,r4,1080c <___vfprintf_internal_r+0x3d4>
   105ec:	01001904 	movi	r4,100
   105f0:	11001126 	beq	r2,r4,10638 <___vfprintf_internal_r+0x200>
   105f4:	01001604 	movi	r4,88
   105f8:	1100c81e 	bne	r2,r4,1091c <___vfprintf_internal_r+0x4e4>
   105fc:	00c00044 	movi	r3,1
   10600:	d8c00e15 	stw	r3,56(sp)
   10604:	00001506 	br	1065c <___vfprintf_internal_r+0x224>
   10608:	01001cc4 	movi	r4,115
   1060c:	11009826 	beq	r2,r4,10870 <___vfprintf_internal_r+0x438>
   10610:	20800416 	blt	r4,r2,10624 <___vfprintf_internal_r+0x1ec>
   10614:	01001bc4 	movi	r4,111
   10618:	1100c01e 	bne	r2,r4,1091c <___vfprintf_internal_r+0x4e4>
   1061c:	05400204 	movi	r21,8
   10620:	00000f06 	br	10660 <___vfprintf_internal_r+0x228>
   10624:	01001d44 	movi	r4,117
   10628:	11000d26 	beq	r2,r4,10660 <___vfprintf_internal_r+0x228>
   1062c:	01001e04 	movi	r4,120
   10630:	11000a26 	beq	r2,r4,1065c <___vfprintf_internal_r+0x224>
   10634:	0000b906 	br	1091c <___vfprintf_internal_r+0x4e4>
   10638:	d8c00a17 	ldw	r3,40(sp)
   1063c:	b7000104 	addi	fp,r22,4
   10640:	18000726 	beq	r3,zero,10660 <___vfprintf_internal_r+0x228>
   10644:	df000d15 	stw	fp,52(sp)
   10648:	b5c00017 	ldw	r23,0(r22)
   1064c:	b800080e 	bge	r23,zero,10670 <___vfprintf_internal_r+0x238>
   10650:	05efc83a 	sub	r23,zero,r23
   10654:	02400044 	movi	r9,1
   10658:	00000606 	br	10674 <___vfprintf_internal_r+0x23c>
   1065c:	05400404 	movi	r21,16
   10660:	b0c00104 	addi	r3,r22,4
   10664:	d8c00d15 	stw	r3,52(sp)
   10668:	b5c00017 	ldw	r23,0(r22)
   1066c:	d8000a15 	stw	zero,40(sp)
   10670:	0013883a 	mov	r9,zero
   10674:	d839883a 	mov	fp,sp
   10678:	b8001726 	beq	r23,zero,106d8 <___vfprintf_internal_r+0x2a0>
   1067c:	a80b883a 	mov	r5,r21
   10680:	b809883a 	mov	r4,r23
   10684:	da401015 	stw	r9,64(sp)
   10688:	0010ba40 	call	10ba4 <__udivsi3>
   1068c:	a80b883a 	mov	r5,r21
   10690:	1009883a 	mov	r4,r2
   10694:	102d883a 	mov	r22,r2
   10698:	0010c600 	call	10c60 <__mulsi3>
   1069c:	b885c83a 	sub	r2,r23,r2
   106a0:	00c00244 	movi	r3,9
   106a4:	da401017 	ldw	r9,64(sp)
   106a8:	18800216 	blt	r3,r2,106b4 <___vfprintf_internal_r+0x27c>
   106ac:	10800c04 	addi	r2,r2,48
   106b0:	00000506 	br	106c8 <___vfprintf_internal_r+0x290>
   106b4:	d8c00e17 	ldw	r3,56(sp)
   106b8:	18000226 	beq	r3,zero,106c4 <___vfprintf_internal_r+0x28c>
   106bc:	10800dc4 	addi	r2,r2,55
   106c0:	00000106 	br	106c8 <___vfprintf_internal_r+0x290>
   106c4:	108015c4 	addi	r2,r2,87
   106c8:	e0800005 	stb	r2,0(fp)
   106cc:	b02f883a 	mov	r23,r22
   106d0:	e7000044 	addi	fp,fp,1
   106d4:	003fe806 	br	10678 <__alt_data_end+0xffff4af8>
   106d8:	e6efc83a 	sub	r23,fp,sp
   106dc:	9dc5c83a 	sub	r2,r19,r23
   106e0:	0080090e 	bge	zero,r2,10708 <___vfprintf_internal_r+0x2d0>
   106e4:	e085883a 	add	r2,fp,r2
   106e8:	01400c04 	movi	r5,48
   106ec:	d8c00917 	ldw	r3,36(sp)
   106f0:	e009883a 	mov	r4,fp
   106f4:	e0c0032e 	bgeu	fp,r3,10704 <___vfprintf_internal_r+0x2cc>
   106f8:	e7000044 	addi	fp,fp,1
   106fc:	21400005 	stb	r5,0(r4)
   10700:	e0bffa1e 	bne	fp,r2,106ec <__alt_data_end+0xffff4b6c>
   10704:	e6efc83a 	sub	r23,fp,sp
   10708:	d8c00b17 	ldw	r3,44(sp)
   1070c:	4dd1883a 	add	r8,r9,r23
   10710:	922dc83a 	sub	r22,r18,r8
   10714:	18001626 	beq	r3,zero,10770 <___vfprintf_internal_r+0x338>
   10718:	48000a26 	beq	r9,zero,10744 <___vfprintf_internal_r+0x30c>
   1071c:	00800b44 	movi	r2,45
   10720:	d8800805 	stb	r2,32(sp)
   10724:	88800117 	ldw	r2,4(r17)
   10728:	01c00044 	movi	r7,1
   1072c:	d9800804 	addi	r6,sp,32
   10730:	880b883a 	mov	r5,r17
   10734:	a009883a 	mov	r4,r20
   10738:	103ee83a 	callr	r2
   1073c:	10004a1e 	bne	r2,zero,10868 <___vfprintf_internal_r+0x430>
   10740:	84000044 	addi	r16,r16,1
   10744:	0580070e 	bge	zero,r22,10764 <___vfprintf_internal_r+0x32c>
   10748:	b00f883a 	mov	r7,r22
   1074c:	01800c04 	movi	r6,48
   10750:	880b883a 	mov	r5,r17
   10754:	a009883a 	mov	r4,r20
   10758:	00103cc0 	call	103cc <print_repeat>
   1075c:	1000421e 	bne	r2,zero,10868 <___vfprintf_internal_r+0x430>
   10760:	85a1883a 	add	r16,r16,r22
   10764:	e02d883a 	mov	r22,fp
   10768:	bf2fc83a 	sub	r23,r23,fp
   1076c:	00002006 	br	107f0 <___vfprintf_internal_r+0x3b8>
   10770:	0580090e 	bge	zero,r22,10798 <___vfprintf_internal_r+0x360>
   10774:	b00f883a 	mov	r7,r22
   10778:	01800804 	movi	r6,32
   1077c:	880b883a 	mov	r5,r17
   10780:	a009883a 	mov	r4,r20
   10784:	da401015 	stw	r9,64(sp)
   10788:	00103cc0 	call	103cc <print_repeat>
   1078c:	da401017 	ldw	r9,64(sp)
   10790:	1000351e 	bne	r2,zero,10868 <___vfprintf_internal_r+0x430>
   10794:	85a1883a 	add	r16,r16,r22
   10798:	483ff226 	beq	r9,zero,10764 <__alt_data_end+0xffff4be4>
   1079c:	00800b44 	movi	r2,45
   107a0:	d8800805 	stb	r2,32(sp)
   107a4:	88800117 	ldw	r2,4(r17)
   107a8:	01c00044 	movi	r7,1
   107ac:	d9800804 	addi	r6,sp,32
   107b0:	880b883a 	mov	r5,r17
   107b4:	a009883a 	mov	r4,r20
   107b8:	103ee83a 	callr	r2
   107bc:	10002a1e 	bne	r2,zero,10868 <___vfprintf_internal_r+0x430>
   107c0:	84000044 	addi	r16,r16,1
   107c4:	003fe706 	br	10764 <__alt_data_end+0xffff4be4>
   107c8:	b5bfffc4 	addi	r22,r22,-1
   107cc:	b0800003 	ldbu	r2,0(r22)
   107d0:	01c00044 	movi	r7,1
   107d4:	d9800804 	addi	r6,sp,32
   107d8:	d8800805 	stb	r2,32(sp)
   107dc:	88800117 	ldw	r2,4(r17)
   107e0:	880b883a 	mov	r5,r17
   107e4:	a009883a 	mov	r4,r20
   107e8:	103ee83a 	callr	r2
   107ec:	10001e1e 	bne	r2,zero,10868 <___vfprintf_internal_r+0x430>
   107f0:	8585c83a 	sub	r2,r16,r22
   107f4:	b5c9883a 	add	r4,r22,r23
   107f8:	e085883a 	add	r2,fp,r2
   107fc:	013ff216 	blt	zero,r4,107c8 <__alt_data_end+0xffff4c48>
   10800:	1021883a 	mov	r16,r2
   10804:	dd800d17 	ldw	r22,52(sp)
   10808:	00004406 	br	1091c <___vfprintf_internal_r+0x4e4>
   1080c:	00800044 	movi	r2,1
   10810:	1480080e 	bge	r2,r18,10834 <___vfprintf_internal_r+0x3fc>
   10814:	95ffffc4 	addi	r23,r18,-1
   10818:	b80f883a 	mov	r7,r23
   1081c:	01800804 	movi	r6,32
   10820:	880b883a 	mov	r5,r17
   10824:	a009883a 	mov	r4,r20
   10828:	00103cc0 	call	103cc <print_repeat>
   1082c:	10000e1e 	bne	r2,zero,10868 <___vfprintf_internal_r+0x430>
   10830:	85e1883a 	add	r16,r16,r23
   10834:	b0800017 	ldw	r2,0(r22)
   10838:	01c00044 	movi	r7,1
   1083c:	d80d883a 	mov	r6,sp
   10840:	d8800005 	stb	r2,0(sp)
   10844:	88800117 	ldw	r2,4(r17)
   10848:	880b883a 	mov	r5,r17
   1084c:	a009883a 	mov	r4,r20
   10850:	b5c00104 	addi	r23,r22,4
   10854:	103ee83a 	callr	r2
   10858:	1000031e 	bne	r2,zero,10868 <___vfprintf_internal_r+0x430>
   1085c:	84000044 	addi	r16,r16,1
   10860:	b82d883a 	mov	r22,r23
   10864:	00002d06 	br	1091c <___vfprintf_internal_r+0x4e4>
   10868:	00bfffc4 	movi	r2,-1
   1086c:	00003106 	br	10934 <___vfprintf_internal_r+0x4fc>
   10870:	b5c00017 	ldw	r23,0(r22)
   10874:	b7000104 	addi	fp,r22,4
   10878:	b809883a 	mov	r4,r23
   1087c:	0010a380 	call	10a38 <strlen>
   10880:	9091c83a 	sub	r8,r18,r2
   10884:	102d883a 	mov	r22,r2
   10888:	0200090e 	bge	zero,r8,108b0 <___vfprintf_internal_r+0x478>
   1088c:	400f883a 	mov	r7,r8
   10890:	01800804 	movi	r6,32
   10894:	880b883a 	mov	r5,r17
   10898:	a009883a 	mov	r4,r20
   1089c:	da001015 	stw	r8,64(sp)
   108a0:	00103cc0 	call	103cc <print_repeat>
   108a4:	da001017 	ldw	r8,64(sp)
   108a8:	103fef1e 	bne	r2,zero,10868 <__alt_data_end+0xffff4ce8>
   108ac:	8221883a 	add	r16,r16,r8
   108b0:	88800117 	ldw	r2,4(r17)
   108b4:	b00f883a 	mov	r7,r22
   108b8:	b80d883a 	mov	r6,r23
   108bc:	880b883a 	mov	r5,r17
   108c0:	a009883a 	mov	r4,r20
   108c4:	103ee83a 	callr	r2
   108c8:	103fe71e 	bne	r2,zero,10868 <__alt_data_end+0xffff4ce8>
   108cc:	85a1883a 	add	r16,r16,r22
   108d0:	e02d883a 	mov	r22,fp
   108d4:	00001106 	br	1091c <___vfprintf_internal_r+0x4e4>
   108d8:	00c00044 	movi	r3,1
   108dc:	04ffffc4 	movi	r19,-1
   108e0:	d8000e15 	stw	zero,56(sp)
   108e4:	d8c00a15 	stw	r3,40(sp)
   108e8:	05400284 	movi	r21,10
   108ec:	9825883a 	mov	r18,r19
   108f0:	d8000c15 	stw	zero,48(sp)
   108f4:	d8000b15 	stw	zero,44(sp)
   108f8:	182f883a 	mov	r23,r3
   108fc:	00000806 	br	10920 <___vfprintf_internal_r+0x4e8>
   10900:	ddc00b15 	stw	r23,44(sp)
   10904:	05c00084 	movi	r23,2
   10908:	00000506 	br	10920 <___vfprintf_internal_r+0x4e8>
   1090c:	00c00044 	movi	r3,1
   10910:	d8c00c15 	stw	r3,48(sp)
   10914:	05c000c4 	movi	r23,3
   10918:	00000106 	br	10920 <___vfprintf_internal_r+0x4e8>
   1091c:	002f883a 	mov	r23,zero
   10920:	d8c00f17 	ldw	r3,60(sp)
   10924:	18c00044 	addi	r3,r3,1
   10928:	d8c00f15 	stw	r3,60(sp)
   1092c:	003edc06 	br	104a0 <__alt_data_end+0xffff4920>
   10930:	8005883a 	mov	r2,r16
   10934:	dfc01a17 	ldw	ra,104(sp)
   10938:	df001917 	ldw	fp,100(sp)
   1093c:	ddc01817 	ldw	r23,96(sp)
   10940:	dd801717 	ldw	r22,92(sp)
   10944:	dd401617 	ldw	r21,88(sp)
   10948:	dd001517 	ldw	r20,84(sp)
   1094c:	dcc01417 	ldw	r19,80(sp)
   10950:	dc801317 	ldw	r18,76(sp)
   10954:	dc401217 	ldw	r17,72(sp)
   10958:	dc001117 	ldw	r16,68(sp)
   1095c:	dec01b04 	addi	sp,sp,108
   10960:	f800283a 	ret

00010964 <__vfprintf_internal>:
   10964:	00800074 	movhi	r2,1
   10968:	1089b004 	addi	r2,r2,9920
   1096c:	300f883a 	mov	r7,r6
   10970:	280d883a 	mov	r6,r5
   10974:	200b883a 	mov	r5,r4
   10978:	11000017 	ldw	r4,0(r2)
   1097c:	00104381 	jmpi	10438 <___vfprintf_internal_r>

00010980 <__sfvwrite_small_dev>:
   10980:	2880000b 	ldhu	r2,0(r5)
   10984:	1080020c 	andi	r2,r2,8
   10988:	10002126 	beq	r2,zero,10a10 <__sfvwrite_small_dev+0x90>
   1098c:	2880008f 	ldh	r2,2(r5)
   10990:	defffa04 	addi	sp,sp,-24
   10994:	dc000015 	stw	r16,0(sp)
   10998:	dfc00515 	stw	ra,20(sp)
   1099c:	dd000415 	stw	r20,16(sp)
   109a0:	dcc00315 	stw	r19,12(sp)
   109a4:	dc800215 	stw	r18,8(sp)
   109a8:	dc400115 	stw	r17,4(sp)
   109ac:	2821883a 	mov	r16,r5
   109b0:	10001216 	blt	r2,zero,109fc <__sfvwrite_small_dev+0x7c>
   109b4:	2027883a 	mov	r19,r4
   109b8:	3025883a 	mov	r18,r6
   109bc:	3823883a 	mov	r17,r7
   109c0:	05010004 	movi	r20,1024
   109c4:	04400b0e 	bge	zero,r17,109f4 <__sfvwrite_small_dev+0x74>
   109c8:	880f883a 	mov	r7,r17
   109cc:	a440010e 	bge	r20,r17,109d4 <__sfvwrite_small_dev+0x54>
   109d0:	01c10004 	movi	r7,1024
   109d4:	8140008f 	ldh	r5,2(r16)
   109d8:	900d883a 	mov	r6,r18
   109dc:	9809883a 	mov	r4,r19
   109e0:	0010a540 	call	10a54 <_write_r>
   109e4:	0080050e 	bge	zero,r2,109fc <__sfvwrite_small_dev+0x7c>
   109e8:	88a3c83a 	sub	r17,r17,r2
   109ec:	90a5883a 	add	r18,r18,r2
   109f0:	003ff406 	br	109c4 <__alt_data_end+0xffff4e44>
   109f4:	0005883a 	mov	r2,zero
   109f8:	00000706 	br	10a18 <__sfvwrite_small_dev+0x98>
   109fc:	8080000b 	ldhu	r2,0(r16)
   10a00:	10801014 	ori	r2,r2,64
   10a04:	8080000d 	sth	r2,0(r16)
   10a08:	00bfffc4 	movi	r2,-1
   10a0c:	00000206 	br	10a18 <__sfvwrite_small_dev+0x98>
   10a10:	00bfffc4 	movi	r2,-1
   10a14:	f800283a 	ret
   10a18:	dfc00517 	ldw	ra,20(sp)
   10a1c:	dd000417 	ldw	r20,16(sp)
   10a20:	dcc00317 	ldw	r19,12(sp)
   10a24:	dc800217 	ldw	r18,8(sp)
   10a28:	dc400117 	ldw	r17,4(sp)
   10a2c:	dc000017 	ldw	r16,0(sp)
   10a30:	dec00604 	addi	sp,sp,24
   10a34:	f800283a 	ret

00010a38 <strlen>:
   10a38:	2005883a 	mov	r2,r4
   10a3c:	10c00007 	ldb	r3,0(r2)
   10a40:	18000226 	beq	r3,zero,10a4c <strlen+0x14>
   10a44:	10800044 	addi	r2,r2,1
   10a48:	003ffc06 	br	10a3c <__alt_data_end+0xffff4ebc>
   10a4c:	1105c83a 	sub	r2,r2,r4
   10a50:	f800283a 	ret

00010a54 <_write_r>:
   10a54:	defffd04 	addi	sp,sp,-12
   10a58:	dc000015 	stw	r16,0(sp)
   10a5c:	04000074 	movhi	r16,1
   10a60:	dc400115 	stw	r17,4(sp)
   10a64:	840e0304 	addi	r16,r16,14348
   10a68:	2023883a 	mov	r17,r4
   10a6c:	2809883a 	mov	r4,r5
   10a70:	300b883a 	mov	r5,r6
   10a74:	380d883a 	mov	r6,r7
   10a78:	dfc00215 	stw	ra,8(sp)
   10a7c:	80000015 	stw	zero,0(r16)
   10a80:	0010dd00 	call	10dd0 <write>
   10a84:	00ffffc4 	movi	r3,-1
   10a88:	10c0031e 	bne	r2,r3,10a98 <_write_r+0x44>
   10a8c:	80c00017 	ldw	r3,0(r16)
   10a90:	18000126 	beq	r3,zero,10a98 <_write_r+0x44>
   10a94:	88c00015 	stw	r3,0(r17)
   10a98:	dfc00217 	ldw	ra,8(sp)
   10a9c:	dc400117 	ldw	r17,4(sp)
   10aa0:	dc000017 	ldw	r16,0(sp)
   10aa4:	dec00304 	addi	sp,sp,12
   10aa8:	f800283a 	ret

00010aac <__divsi3>:
   10aac:	20001b16 	blt	r4,zero,10b1c <__divsi3+0x70>
   10ab0:	000f883a 	mov	r7,zero
   10ab4:	28001616 	blt	r5,zero,10b10 <__divsi3+0x64>
   10ab8:	200d883a 	mov	r6,r4
   10abc:	29001a2e 	bgeu	r5,r4,10b28 <__divsi3+0x7c>
   10ac0:	00800804 	movi	r2,32
   10ac4:	00c00044 	movi	r3,1
   10ac8:	00000106 	br	10ad0 <__divsi3+0x24>
   10acc:	10000d26 	beq	r2,zero,10b04 <__divsi3+0x58>
   10ad0:	294b883a 	add	r5,r5,r5
   10ad4:	10bfffc4 	addi	r2,r2,-1
   10ad8:	18c7883a 	add	r3,r3,r3
   10adc:	293ffb36 	bltu	r5,r4,10acc <__alt_data_end+0xffff4f4c>
   10ae0:	0005883a 	mov	r2,zero
   10ae4:	18000726 	beq	r3,zero,10b04 <__divsi3+0x58>
   10ae8:	0005883a 	mov	r2,zero
   10aec:	31400236 	bltu	r6,r5,10af8 <__divsi3+0x4c>
   10af0:	314dc83a 	sub	r6,r6,r5
   10af4:	10c4b03a 	or	r2,r2,r3
   10af8:	1806d07a 	srli	r3,r3,1
   10afc:	280ad07a 	srli	r5,r5,1
   10b00:	183ffa1e 	bne	r3,zero,10aec <__alt_data_end+0xffff4f6c>
   10b04:	38000126 	beq	r7,zero,10b0c <__divsi3+0x60>
   10b08:	0085c83a 	sub	r2,zero,r2
   10b0c:	f800283a 	ret
   10b10:	014bc83a 	sub	r5,zero,r5
   10b14:	39c0005c 	xori	r7,r7,1
   10b18:	003fe706 	br	10ab8 <__alt_data_end+0xffff4f38>
   10b1c:	0109c83a 	sub	r4,zero,r4
   10b20:	01c00044 	movi	r7,1
   10b24:	003fe306 	br	10ab4 <__alt_data_end+0xffff4f34>
   10b28:	00c00044 	movi	r3,1
   10b2c:	003fee06 	br	10ae8 <__alt_data_end+0xffff4f68>

00010b30 <__modsi3>:
   10b30:	20001716 	blt	r4,zero,10b90 <__modsi3+0x60>
   10b34:	000f883a 	mov	r7,zero
   10b38:	2005883a 	mov	r2,r4
   10b3c:	28001216 	blt	r5,zero,10b88 <__modsi3+0x58>
   10b40:	2900162e 	bgeu	r5,r4,10b9c <__modsi3+0x6c>
   10b44:	01800804 	movi	r6,32
   10b48:	00c00044 	movi	r3,1
   10b4c:	00000106 	br	10b54 <__modsi3+0x24>
   10b50:	30000a26 	beq	r6,zero,10b7c <__modsi3+0x4c>
   10b54:	294b883a 	add	r5,r5,r5
   10b58:	31bfffc4 	addi	r6,r6,-1
   10b5c:	18c7883a 	add	r3,r3,r3
   10b60:	293ffb36 	bltu	r5,r4,10b50 <__alt_data_end+0xffff4fd0>
   10b64:	18000526 	beq	r3,zero,10b7c <__modsi3+0x4c>
   10b68:	1806d07a 	srli	r3,r3,1
   10b6c:	11400136 	bltu	r2,r5,10b74 <__modsi3+0x44>
   10b70:	1145c83a 	sub	r2,r2,r5
   10b74:	280ad07a 	srli	r5,r5,1
   10b78:	183ffb1e 	bne	r3,zero,10b68 <__alt_data_end+0xffff4fe8>
   10b7c:	38000126 	beq	r7,zero,10b84 <__modsi3+0x54>
   10b80:	0085c83a 	sub	r2,zero,r2
   10b84:	f800283a 	ret
   10b88:	014bc83a 	sub	r5,zero,r5
   10b8c:	003fec06 	br	10b40 <__alt_data_end+0xffff4fc0>
   10b90:	0109c83a 	sub	r4,zero,r4
   10b94:	01c00044 	movi	r7,1
   10b98:	003fe706 	br	10b38 <__alt_data_end+0xffff4fb8>
   10b9c:	00c00044 	movi	r3,1
   10ba0:	003ff106 	br	10b68 <__alt_data_end+0xffff4fe8>

00010ba4 <__udivsi3>:
   10ba4:	200d883a 	mov	r6,r4
   10ba8:	2900152e 	bgeu	r5,r4,10c00 <__udivsi3+0x5c>
   10bac:	28001416 	blt	r5,zero,10c00 <__udivsi3+0x5c>
   10bb0:	00800804 	movi	r2,32
   10bb4:	00c00044 	movi	r3,1
   10bb8:	00000206 	br	10bc4 <__udivsi3+0x20>
   10bbc:	10000e26 	beq	r2,zero,10bf8 <__udivsi3+0x54>
   10bc0:	28000516 	blt	r5,zero,10bd8 <__udivsi3+0x34>
   10bc4:	294b883a 	add	r5,r5,r5
   10bc8:	10bfffc4 	addi	r2,r2,-1
   10bcc:	18c7883a 	add	r3,r3,r3
   10bd0:	293ffa36 	bltu	r5,r4,10bbc <__alt_data_end+0xffff503c>
   10bd4:	18000826 	beq	r3,zero,10bf8 <__udivsi3+0x54>
   10bd8:	0005883a 	mov	r2,zero
   10bdc:	31400236 	bltu	r6,r5,10be8 <__udivsi3+0x44>
   10be0:	314dc83a 	sub	r6,r6,r5
   10be4:	10c4b03a 	or	r2,r2,r3
   10be8:	1806d07a 	srli	r3,r3,1
   10bec:	280ad07a 	srli	r5,r5,1
   10bf0:	183ffa1e 	bne	r3,zero,10bdc <__alt_data_end+0xffff505c>
   10bf4:	f800283a 	ret
   10bf8:	0005883a 	mov	r2,zero
   10bfc:	f800283a 	ret
   10c00:	00c00044 	movi	r3,1
   10c04:	003ff406 	br	10bd8 <__alt_data_end+0xffff5058>

00010c08 <__umodsi3>:
   10c08:	2005883a 	mov	r2,r4
   10c0c:	2900122e 	bgeu	r5,r4,10c58 <__umodsi3+0x50>
   10c10:	28001116 	blt	r5,zero,10c58 <__umodsi3+0x50>
   10c14:	01800804 	movi	r6,32
   10c18:	00c00044 	movi	r3,1
   10c1c:	00000206 	br	10c28 <__umodsi3+0x20>
   10c20:	30000c26 	beq	r6,zero,10c54 <__umodsi3+0x4c>
   10c24:	28000516 	blt	r5,zero,10c3c <__umodsi3+0x34>
   10c28:	294b883a 	add	r5,r5,r5
   10c2c:	31bfffc4 	addi	r6,r6,-1
   10c30:	18c7883a 	add	r3,r3,r3
   10c34:	293ffa36 	bltu	r5,r4,10c20 <__alt_data_end+0xffff50a0>
   10c38:	18000626 	beq	r3,zero,10c54 <__umodsi3+0x4c>
   10c3c:	1806d07a 	srli	r3,r3,1
   10c40:	11400136 	bltu	r2,r5,10c48 <__umodsi3+0x40>
   10c44:	1145c83a 	sub	r2,r2,r5
   10c48:	280ad07a 	srli	r5,r5,1
   10c4c:	183ffb1e 	bne	r3,zero,10c3c <__alt_data_end+0xffff50bc>
   10c50:	f800283a 	ret
   10c54:	f800283a 	ret
   10c58:	00c00044 	movi	r3,1
   10c5c:	003ff706 	br	10c3c <__alt_data_end+0xffff50bc>

00010c60 <__mulsi3>:
   10c60:	0005883a 	mov	r2,zero
   10c64:	20000726 	beq	r4,zero,10c84 <__mulsi3+0x24>
   10c68:	20c0004c 	andi	r3,r4,1
   10c6c:	2008d07a 	srli	r4,r4,1
   10c70:	18000126 	beq	r3,zero,10c78 <__mulsi3+0x18>
   10c74:	1145883a 	add	r2,r2,r5
   10c78:	294b883a 	add	r5,r5,r5
   10c7c:	203ffa1e 	bne	r4,zero,10c68 <__alt_data_end+0xffff50e8>
   10c80:	f800283a 	ret
   10c84:	f800283a 	ret

00010c88 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   10c88:	deffff04 	addi	sp,sp,-4
   10c8c:	01000074 	movhi	r4,1
   10c90:	01400074 	movhi	r5,1
   10c94:	dfc00015 	stw	ra,0(sp)
   10c98:	21056904 	addi	r4,r4,5540
   10c9c:	2949b504 	addi	r5,r5,9940

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   10ca0:	2140061e 	bne	r4,r5,10cbc <alt_load+0x34>
   10ca4:	01000074 	movhi	r4,1
   10ca8:	01400074 	movhi	r5,1
   10cac:	21000804 	addi	r4,r4,32
   10cb0:	29400804 	addi	r5,r5,32
   10cb4:	2140121e 	bne	r4,r5,10d00 <alt_load+0x78>
   10cb8:	00000b06 	br	10ce8 <alt_load+0x60>
   10cbc:	00c00074 	movhi	r3,1
   10cc0:	18c9b504 	addi	r3,r3,9940
   10cc4:	1907c83a 	sub	r3,r3,r4
   10cc8:	0005883a 	mov	r2,zero
  {
    while( to != end )
   10ccc:	10fff526 	beq	r2,r3,10ca4 <__alt_data_end+0xffff5124>
    {
      *to++ = *from++;
   10cd0:	114f883a 	add	r7,r2,r5
   10cd4:	39c00017 	ldw	r7,0(r7)
   10cd8:	110d883a 	add	r6,r2,r4
   10cdc:	10800104 	addi	r2,r2,4
   10ce0:	31c00015 	stw	r7,0(r6)
   10ce4:	003ff906 	br	10ccc <__alt_data_end+0xffff514c>
   10ce8:	01000074 	movhi	r4,1
   10cec:	01400074 	movhi	r5,1
   10cf0:	21053304 	addi	r4,r4,5324
   10cf4:	29453304 	addi	r5,r5,5324

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   10cf8:	2140101e 	bne	r4,r5,10d3c <alt_load+0xb4>
   10cfc:	00000b06 	br	10d2c <alt_load+0xa4>
   10d00:	00c00074 	movhi	r3,1
   10d04:	18c05304 	addi	r3,r3,332
   10d08:	1907c83a 	sub	r3,r3,r4
   10d0c:	0005883a 	mov	r2,zero
  {
    while( to != end )
   10d10:	10fff526 	beq	r2,r3,10ce8 <__alt_data_end+0xffff5168>
    {
      *to++ = *from++;
   10d14:	114f883a 	add	r7,r2,r5
   10d18:	39c00017 	ldw	r7,0(r7)
   10d1c:	110d883a 	add	r6,r2,r4
   10d20:	10800104 	addi	r2,r2,4
   10d24:	31c00015 	stw	r7,0(r6)
   10d28:	003ff906 	br	10d10 <__alt_data_end+0xffff5190>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   10d2c:	00112b40 	call	112b4 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
   10d30:	dfc00017 	ldw	ra,0(sp)
   10d34:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
   10d38:	00112b81 	jmpi	112b8 <alt_icache_flush_all>
   10d3c:	00c00074 	movhi	r3,1
   10d40:	18c56904 	addi	r3,r3,5540
   10d44:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   10d48:	0005883a 	mov	r2,zero
  {
    while( to != end )
   10d4c:	18bff726 	beq	r3,r2,10d2c <__alt_data_end+0xffff51ac>
    {
      *to++ = *from++;
   10d50:	114f883a 	add	r7,r2,r5
   10d54:	39c00017 	ldw	r7,0(r7)
   10d58:	110d883a 	add	r6,r2,r4
   10d5c:	10800104 	addi	r2,r2,4
   10d60:	31c00015 	stw	r7,0(r6)
   10d64:	003ff906 	br	10d4c <__alt_data_end+0xffff51cc>

00010d68 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   10d68:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   10d6c:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   10d70:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   10d74:	0010e300 	call	10e30 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   10d78:	0010e500 	call	10e50 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   10d7c:	d1a45517 	ldw	r6,-28332(gp)
   10d80:	d1645617 	ldw	r5,-28328(gp)
   10d84:	d1245717 	ldw	r4,-28324(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
   10d88:	dfc00017 	ldw	ra,0(sp)
   10d8c:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   10d90:	00101881 	jmpi	10188 <main>

00010d94 <alt_putstr>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided fputs() routine.
 */
int 
alt_putstr(const char* str)
{
   10d94:	defffe04 	addi	sp,sp,-8
   10d98:	dc000015 	stw	r16,0(sp)
   10d9c:	dfc00115 	stw	ra,4(sp)
   10da0:	2021883a 	mov	r16,r4
#ifdef ALT_SEMIHOSTING
    return write(STDOUT_FILENO,str,strlen(str));
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, str, strlen(str), 0);
   10da4:	0010a380 	call	10a38 <strlen>
   10da8:	01000074 	movhi	r4,1
   10dac:	000f883a 	mov	r7,zero
   10db0:	100d883a 	mov	r6,r2
   10db4:	800b883a 	mov	r5,r16
   10db8:	2105a104 	addi	r4,r4,5764
#else
    return fputs(str, stdout);
#endif
#endif
}
   10dbc:	dfc00117 	ldw	ra,4(sp)
   10dc0:	dc000017 	ldw	r16,0(sp)
   10dc4:	dec00204 	addi	sp,sp,8
#ifdef ALT_SEMIHOSTING
    return write(STDOUT_FILENO,str,strlen(str));
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, str, strlen(str), 0);
   10dc8:	001103c1 	jmpi	1103c <altera_avalon_jtag_uart_write>

00010dcc <usleep>:
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  return alt_busy_sleep(us);
   10dcc:	001122c1 	jmpi	1122c <alt_busy_sleep>

00010dd0 <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
   10dd0:	00800044 	movi	r2,1
   10dd4:	20800226 	beq	r4,r2,10de0 <write+0x10>
   10dd8:	00800084 	movi	r2,2
   10ddc:	2080041e 	bne	r4,r2,10df0 <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
   10de0:	01000074 	movhi	r4,1
   10de4:	000f883a 	mov	r7,zero
   10de8:	2105a104 	addi	r4,r4,5764
   10dec:	001103c1 	jmpi	1103c <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
   10df0:	d0a00217 	ldw	r2,-32760(gp)
   10df4:	10000926 	beq	r2,zero,10e1c <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   10df8:	deffff04 	addi	sp,sp,-4
   10dfc:	dfc00015 	stw	ra,0(sp)
   10e00:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   10e04:	00c01444 	movi	r3,81
   10e08:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   10e0c:	00bfffc4 	movi	r2,-1
   10e10:	dfc00017 	ldw	ra,0(sp)
   10e14:	dec00104 	addi	sp,sp,4
   10e18:	f800283a 	ret
   10e1c:	d0a45404 	addi	r2,gp,-28336
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   10e20:	00c01444 	movi	r3,81
   10e24:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   10e28:	00bfffc4 	movi	r2,-1
   10e2c:	f800283a 	ret

00010e30 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   10e30:	deffff04 	addi	sp,sp,-4
   10e34:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_QSYS_0, nios2_qsys_0);
   10e38:	001149c0 	call	1149c <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   10e3c:	00800044 	movi	r2,1
   10e40:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   10e44:	dfc00017 	ldw	ra,0(sp)
   10e48:	dec00104 	addi	sp,sp,4
   10e4c:	f800283a 	ret

00010e50 <alt_sys_init>:
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
   10e50:	01000074 	movhi	r4,1
   10e54:	000d883a 	mov	r6,zero
   10e58:	000b883a 	mov	r5,zero
   10e5c:	2105a104 	addi	r4,r4,5764
   10e60:	0010f941 	jmpi	10f94 <altera_avalon_jtag_uart_init>

00010e64 <altera_avalon_jtag_uart_timeout>:
static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   10e64:	20800017 	ldw	r2,0(r4)
   10e68:	10800104 	addi	r2,r2,4
   10e6c:	10c00037 	ldwio	r3,0(r2)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   10e70:	18c1000c 	andi	r3,r3,1024
   10e74:	18000526 	beq	r3,zero,10e8c <altera_avalon_jtag_uart_timeout+0x28>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   10e78:	20c00817 	ldw	r3,32(r4)
   10e7c:	18c10014 	ori	r3,r3,1024
   10e80:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
   10e84:	20000915 	stw	zero,36(r4)
   10e88:	00000606 	br	10ea4 <altera_avalon_jtag_uart_timeout+0x40>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   10e8c:	20800917 	ldw	r2,36(r4)
   10e90:	00e00034 	movhi	r3,32768
   10e94:	18ffff04 	addi	r3,r3,-4
   10e98:	18800236 	bltu	r3,r2,10ea4 <altera_avalon_jtag_uart_timeout+0x40>
    sp->host_inactive++;
   10e9c:	10800044 	addi	r2,r2,1
   10ea0:	20800915 	stw	r2,36(r4)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   10ea4:	d0a45a17 	ldw	r2,-28312(gp)
   10ea8:	f800283a 	ret

00010eac <altera_avalon_jtag_uart_irq>:
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  unsigned int base = sp->base;
   10eac:	21c00017 	ldw	r7,0(r4)
      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   10eb0:	027fff84 	movi	r9,-2
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   10eb4:	023fff44 	movi	r8,-3
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   10eb8:	39800104 	addi	r6,r7,4
   10ebc:	30800037 	ldwio	r2,0(r6)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   10ec0:	10c0c00c 	andi	r3,r2,768
   10ec4:	18003226 	beq	r3,zero,10f90 <altera_avalon_jtag_uart_irq+0xe4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   10ec8:	10c0400c 	andi	r3,r2,256
   10ecc:	18001826 	beq	r3,zero,10f30 <altera_avalon_jtag_uart_irq+0x84>
   10ed0:	00c00074 	movhi	r3,1
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   10ed4:	21400a17 	ldw	r5,40(r4)
        if (next == sp->rx_out)
   10ed8:	22800b17 	ldw	r10,44(r4)
   10edc:	29400044 	addi	r5,r5,1
   10ee0:	2941ffcc 	andi	r5,r5,2047
   10ee4:	2a800b26 	beq	r5,r10,10f14 <altera_avalon_jtag_uart_irq+0x68>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   10ee8:	38c00037 	ldwio	r3,0(r7)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   10eec:	1960000c 	andi	r5,r3,32768
   10ef0:	28000826 	beq	r5,zero,10f14 <altera_avalon_jtag_uart_irq+0x68>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   10ef4:	21400a17 	ldw	r5,40(r4)
   10ef8:	214b883a 	add	r5,r4,r5
   10efc:	28c00e05 	stb	r3,56(r5)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   10f00:	21400a17 	ldw	r5,40(r4)
   10f04:	29400044 	addi	r5,r5,1
   10f08:	2941ffcc 	andi	r5,r5,2047
   10f0c:	21400a15 	stw	r5,40(r4)
   10f10:	003ff006 	br	10ed4 <__alt_data_end+0xffff5354>

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   10f14:	18ffffec 	andhi	r3,r3,65535
   10f18:	18000526 	beq	r3,zero,10f30 <altera_avalon_jtag_uart_irq+0x84>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   10f1c:	20c00817 	ldw	r3,32(r4)
   10f20:	1a46703a 	and	r3,r3,r9
   10f24:	20c00815 	stw	r3,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   10f28:	30c00035 	stwio	r3,0(r6)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   10f2c:	30c00037 	ldwio	r3,0(r6)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   10f30:	10c0800c 	andi	r3,r2,512
   10f34:	183fe126 	beq	r3,zero,10ebc <__alt_data_end+0xffff533c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   10f38:	1004d43a 	srli	r2,r2,16

      while (space > 0 && sp->tx_out != sp->tx_in)
   10f3c:	103fdf26 	beq	r2,zero,10ebc <__alt_data_end+0xffff533c>
   10f40:	21400d17 	ldw	r5,52(r4)
   10f44:	20c00c17 	ldw	r3,48(r4)
   10f48:	28c00a26 	beq	r5,r3,10f74 <altera_avalon_jtag_uart_irq+0xc8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   10f4c:	20c00d17 	ldw	r3,52(r4)
   10f50:	20c7883a 	add	r3,r4,r3
   10f54:	18c20e07 	ldb	r3,2104(r3)
   10f58:	38c00035 	stwio	r3,0(r7)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   10f5c:	20c00d17 	ldw	r3,52(r4)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   10f60:	10bfffc4 	addi	r2,r2,-1

      while (space > 0 && sp->tx_out != sp->tx_in)
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   10f64:	18c00044 	addi	r3,r3,1
   10f68:	18c1ffcc 	andi	r3,r3,2047
   10f6c:	20c00d15 	stw	r3,52(r4)
   10f70:	003ff206 	br	10f3c <__alt_data_end+0xffff53bc>
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   10f74:	20800817 	ldw	r2,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   10f78:	20c00017 	ldw	r3,0(r4)
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   10f7c:	1204703a 	and	r2,r2,r8
   10f80:	20800815 	stw	r2,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   10f84:	18800135 	stwio	r2,4(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   10f88:	30800037 	ldwio	r2,0(r6)
   10f8c:	003fcb06 	br	10ebc <__alt_data_end+0xffff533c>
   10f90:	f800283a 	ret

00010f94 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   10f94:	defffd04 	addi	sp,sp,-12
   10f98:	dc000115 	stw	r16,4(sp)
   10f9c:	2021883a 	mov	r16,r4
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   10fa0:	80c00017 	ldw	r3,0(r16)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   10fa4:	00800044 	movi	r2,1
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   10fa8:	dfc00215 	stw	ra,8(sp)
   10fac:	2809883a 	mov	r4,r5
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   10fb0:	80800815 	stw	r2,32(r16)
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   10fb4:	300b883a 	mov	r5,r6
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   10fb8:	18800135 	stwio	r2,4(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
   10fbc:	01800074 	movhi	r6,1
   10fc0:	800f883a 	mov	r7,r16
   10fc4:	3183ab04 	addi	r6,r6,3756
   10fc8:	d8000015 	stw	zero,0(sp)
   10fcc:	00112bc0 	call	112bc <alt_ic_isr_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   10fd0:	d1645a17 	ldw	r5,-28312(gp)
   10fd4:	01800074 	movhi	r6,1
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   10fd8:	80000915 	stw	zero,36(r16)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   10fdc:	800f883a 	mov	r7,r16
   10fe0:	31839904 	addi	r6,r6,3684
   10fe4:	81000204 	addi	r4,r16,8
   10fe8:	00111ac0 	call	111ac <alt_alarm_start>
   10fec:	1000030e 	bge	r2,zero,10ffc <altera_avalon_jtag_uart_init+0x68>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   10ff0:	00a00034 	movhi	r2,32768
   10ff4:	10bfffc4 	addi	r2,r2,-1
   10ff8:	80800115 	stw	r2,4(r16)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   10ffc:	dfc00217 	ldw	ra,8(sp)
   11000:	dc000117 	ldw	r16,4(sp)
   11004:	dec00304 	addi	sp,sp,12
   11008:	f800283a 	ret

0001100c <altera_avalon_jtag_uart_close>:
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   1100c:	21800c17 	ldw	r6,48(r4)
    if (flags & O_NONBLOCK) {
   11010:	2950000c 	andi	r5,r5,16384
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   11014:	20800d17 	ldw	r2,52(r4)
   11018:	11800626 	beq	r2,r6,11034 <altera_avalon_jtag_uart_close+0x28>
   1101c:	20c00917 	ldw	r3,36(r4)
   11020:	20800117 	ldw	r2,4(r4)
   11024:	1880032e 	bgeu	r3,r2,11034 <altera_avalon_jtag_uart_close+0x28>
    if (flags & O_NONBLOCK) {
   11028:	283ffa26 	beq	r5,zero,11014 <__alt_data_end+0xffff5494>
      return -EWOULDBLOCK; 
   1102c:	00bffd44 	movi	r2,-11
   11030:	f800283a 	ret
    }
  }

  return 0;
   11034:	0005883a 	mov	r2,zero
}
   11038:	f800283a 	ret

0001103c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   1103c:	defff304 	addi	sp,sp,-52
   11040:	df000b15 	stw	fp,44(sp)
   11044:	ddc00a15 	stw	r23,40(sp)
   11048:	dd800915 	stw	r22,36(sp)
   1104c:	dd400815 	stw	r21,32(sp)
   11050:	dcc00615 	stw	r19,24(sp)
   11054:	dc800515 	stw	r18,20(sp)
   11058:	dc400415 	stw	r17,16(sp)
   1105c:	382f883a 	mov	r23,r7
   11060:	dfc00c15 	stw	ra,48(sp)
   11064:	dd000715 	stw	r20,28(sp)
   11068:	dc000315 	stw	r16,12(sp)
   1106c:	2025883a 	mov	r18,r4
   11070:	282b883a 	mov	r21,r5
   11074:	3027883a 	mov	r19,r6
   11078:	2823883a 	mov	r17,r5
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   1107c:	002d883a 	mov	r22,zero
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11080:	073fff84 	movi	fp,-2
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
   11084:	39d0000c 	andi	r7,r7,16384
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
   11088:	22020e04 	addi	r8,r4,2104
      if (in < out)
        n = out - 1 - in;
      else if (out > 0)
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   1108c:	0241ffc4 	movi	r9,2047
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11090:	04c01d0e 	bge	zero,r19,11108 <altera_avalon_jtag_uart_write+0xcc>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   11094:	95000c17 	ldw	r20,48(r18)
      out = sp->tx_out;
   11098:	95800d17 	ldw	r22,52(r18)

      if (in < out)
   1109c:	a580022e 	bgeu	r20,r22,110a8 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   110a0:	b0ffffc4 	addi	r3,r22,-1
   110a4:	00000206 	br	110b0 <altera_avalon_jtag_uart_write+0x74>
      else if (out > 0)
   110a8:	b0000326 	beq	r22,zero,110b8 <altera_avalon_jtag_uart_write+0x7c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   110ac:	00c20004 	movi	r3,2048
   110b0:	1d21c83a 	sub	r16,r3,r20
   110b4:	00000106 	br	110bc <altera_avalon_jtag_uart_write+0x80>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   110b8:	4d21c83a 	sub	r16,r9,r20

      if (n == 0)
   110bc:	80001226 	beq	r16,zero,11108 <altera_avalon_jtag_uart_write+0xcc>
   110c0:	9c00012e 	bgeu	r19,r16,110c8 <altera_avalon_jtag_uart_write+0x8c>
   110c4:	9821883a 	mov	r16,r19
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
   110c8:	800d883a 	mov	r6,r16
   110cc:	880b883a 	mov	r5,r17
   110d0:	4509883a 	add	r4,r8,r20
      ptr   += n;
   110d4:	8c23883a 	add	r17,r17,r16
      count -= n;
   110d8:	9c27c83a 	sub	r19,r19,r16

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   110dc:	a421883a 	add	r16,r20,r16
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
   110e0:	d9c00015 	stw	r7,0(sp)
   110e4:	da000115 	stw	r8,4(sp)
   110e8:	da400215 	stw	r9,8(sp)
      ptr   += n;
      count -= n;

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   110ec:	8401ffcc 	andi	r16,r16,2047
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
   110f0:	00114a40 	call	114a4 <memcpy>
      ptr   += n;
      count -= n;

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   110f4:	da400217 	ldw	r9,8(sp)
   110f8:	94000c15 	stw	r16,48(r18)
   110fc:	da000117 	ldw	r8,4(sp)
   11100:	d9c00017 	ldw	r7,0(sp)
   11104:	003fe206 	br	11090 <__alt_data_end+0xffff5510>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11108:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1110c:	1f04703a 	and	r2,r3,fp
   11110:	1001703a 	wrctl	status,r2
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   11114:	90800817 	ldw	r2,32(r18)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11118:	91000017 	ldw	r4,0(r18)
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   1111c:	10800094 	ori	r2,r2,2
   11120:	90800815 	stw	r2,32(r18)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11124:	20800135 	stwio	r2,4(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11128:	1801703a 	wrctl	status,r3
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   1112c:	04c0080e 	bge	zero,r19,11150 <altera_avalon_jtag_uart_write+0x114>
    {
      if (flags & O_NONBLOCK)
   11130:	3800101e 	bne	r7,zero,11174 <altera_avalon_jtag_uart_write+0x138>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   11134:	90c00d17 	ldw	r3,52(r18)
   11138:	90800917 	ldw	r2,36(r18)
   1113c:	b0c0021e 	bne	r22,r3,11148 <altera_avalon_jtag_uart_write+0x10c>
   11140:	90c00117 	ldw	r3,4(r18)
   11144:	10fffb36 	bltu	r2,r3,11134 <__alt_data_end+0xffff55b4>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   11148:	103fd126 	beq	r2,zero,11090 <__alt_data_end+0xffff5510>
   1114c:	00000606 	br	11168 <altera_avalon_jtag_uart_write+0x12c>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   11150:	8d400226 	beq	r17,r21,1115c <altera_avalon_jtag_uart_write+0x120>
    return ptr - start;
   11154:	8d45c83a 	sub	r2,r17,r21
   11158:	00000806 	br	1117c <altera_avalon_jtag_uart_write+0x140>
  else if (flags & O_NONBLOCK)
   1115c:	bdd0000c 	andi	r23,r23,16384
   11160:	b8000226 	beq	r23,zero,1116c <altera_avalon_jtag_uart_write+0x130>
   11164:	00000406 	br	11178 <altera_avalon_jtag_uart_write+0x13c>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   11168:	8d7ffa1e 	bne	r17,r21,11154 <__alt_data_end+0xffff55d4>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   1116c:	00bffec4 	movi	r2,-5
   11170:	00000206 	br	1117c <altera_avalon_jtag_uart_write+0x140>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   11174:	8d7ff71e 	bne	r17,r21,11154 <__alt_data_end+0xffff55d4>
    return ptr - start;
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
   11178:	00bffd44 	movi	r2,-11
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
}
   1117c:	dfc00c17 	ldw	ra,48(sp)
   11180:	df000b17 	ldw	fp,44(sp)
   11184:	ddc00a17 	ldw	r23,40(sp)
   11188:	dd800917 	ldw	r22,36(sp)
   1118c:	dd400817 	ldw	r21,32(sp)
   11190:	dd000717 	ldw	r20,28(sp)
   11194:	dcc00617 	ldw	r19,24(sp)
   11198:	dc800517 	ldw	r18,20(sp)
   1119c:	dc400417 	ldw	r17,16(sp)
   111a0:	dc000317 	ldw	r16,12(sp)
   111a4:	dec00d04 	addi	sp,sp,52
   111a8:	f800283a 	ret

000111ac <alt_alarm_start>:
                     void* context)
{
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
   111ac:	d0a45a17 	ldw	r2,-28312(gp)
   111b0:	10001a26 	beq	r2,zero,1121c <alt_alarm_start+0x70>
  {
    if (alarm)
   111b4:	20001b26 	beq	r4,zero,11224 <alt_alarm_start+0x78>
    {
      alarm->callback = callback;
   111b8:	21800315 	stw	r6,12(r4)
      alarm->context  = context;
   111bc:	21c00515 	stw	r7,20(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   111c0:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   111c4:	00bfff84 	movi	r2,-2
   111c8:	1884703a 	and	r2,r3,r2
   111cc:	1001703a 	wrctl	status,r2
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   111d0:	d0a45917 	ldw	r2,-28316(gp)
 
      irq_context = alt_irq_disable_all ();
      
      current_nticks = alt_nticks();
      
      alarm->time = nticks + current_nticks + 1; 
   111d4:	11800044 	addi	r6,r2,1
   111d8:	314b883a 	add	r5,r6,r5
   111dc:	21400215 	stw	r5,8(r4)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   111e0:	2880032e 	bgeu	r5,r2,111f0 <alt_alarm_start+0x44>
      {
        alarm->rollover = 1;
   111e4:	00800044 	movi	r2,1
   111e8:	20800405 	stb	r2,16(r4)
   111ec:	00000106 	br	111f4 <alt_alarm_start+0x48>
      }
      else
      {
        alarm->rollover = 0;
   111f0:	20000405 	stb	zero,16(r4)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   111f4:	d0a00404 	addi	r2,gp,-32752
   111f8:	20800115 	stw	r2,4(r4)
  entry->next     = list->next;
   111fc:	d0a00417 	ldw	r2,-32752(gp)
   11200:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
   11204:	d0a00417 	ldw	r2,-32752(gp)
  list->next           = entry;
   11208:	d1200415 	stw	r4,-32752(gp)
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;

  list->next->previous = entry;
   1120c:	11000115 	stw	r4,4(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11210:	1801703a 	wrctl	status,r3
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
      alt_irq_enable_all (irq_context);

      return 0;
   11214:	0005883a 	mov	r2,zero
   11218:	f800283a 	ret
      return -EINVAL;
    }
  }
  else
  {
    return -ENOTSUP;
   1121c:	00bfde84 	movi	r2,-134
   11220:	f800283a 	ret

      return 0;
    }
    else
    {
      return -EINVAL;
   11224:	00bffa84 	movi	r2,-22
  }
  else
  {
    return -ENOTSUP;
  }
}
   11228:	f800283a 	ret

0001122c <alt_busy_sleep>:
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1122c:	014666b4 	movhi	r5,6554
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   11230:	defffe04 	addi	sp,sp,-8
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   11234:	29666644 	addi	r5,r5,-26215
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   11238:	dc000015 	stw	r16,0(sp)
   1123c:	dfc00115 	stw	ra,4(sp)
   11240:	2021883a 	mov	r16,r4
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   11244:	0010ba40 	call	10ba4 <__udivsi3>
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   11248:	10001026 	beq	r2,zero,1128c <alt_busy_sleep+0x60>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1124c:	01600034 	movhi	r5,32768
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   11250:	013999b4 	movhi	r4,58982
   11254:	0007883a 	mov	r3,zero
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   11258:	297fffc4 	addi	r5,r5,-1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1125c:	211999c4 	addi	r4,r4,26215
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   11260:	297fffc4 	addi	r5,r5,-1
   11264:	283ffe1e 	bne	r5,zero,11260 <__alt_data_end+0xffff56e0>
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   11268:	18c00044 	addi	r3,r3,1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1126c:	8121883a 	add	r16,r16,r4
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   11270:	18bffb16 	blt	r3,r2,11260 <__alt_data_end+0xffff56e0>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   11274:	01400144 	movi	r5,5
   11278:	8009883a 	mov	r4,r16
   1127c:	0010c600 	call	10c60 <__mulsi3>
   11280:	10bfffc4 	addi	r2,r2,-1
   11284:	103ffe1e 	bne	r2,zero,11280 <__alt_data_end+0xffff5700>
   11288:	00000506 	br	112a0 <alt_busy_sleep+0x74>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1128c:	01400144 	movi	r5,5
   11290:	8009883a 	mov	r4,r16
   11294:	0010c600 	call	10c60 <__mulsi3>
   11298:	10bfffc4 	addi	r2,r2,-1
   1129c:	00bffe16 	blt	zero,r2,11298 <__alt_data_end+0xffff5718>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
   112a0:	0005883a 	mov	r2,zero
   112a4:	dfc00117 	ldw	ra,4(sp)
   112a8:	dc000017 	ldw	r16,0(sp)
   112ac:	dec00204 	addi	sp,sp,8
   112b0:	f800283a 	ret

000112b4 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   112b4:	f800283a 	ret

000112b8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   112b8:	f800283a 	ret

000112bc <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   112bc:	00113481 	jmpi	11348 <alt_iic_isr_register>

000112c0 <alt_ic_irq_enable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   112c0:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   112c4:	00bfff84 	movi	r2,-2
   112c8:	2084703a 	and	r2,r4,r2
   112cc:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
   112d0:	00c00044 	movi	r3,1
   112d4:	d0a45817 	ldw	r2,-28320(gp)
   112d8:	194a983a 	sll	r5,r3,r5
   112dc:	288ab03a 	or	r5,r5,r2
   112e0:	d1645815 	stw	r5,-28320(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   112e4:	d0a45817 	ldw	r2,-28320(gp)
   112e8:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   112ec:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
   112f0:	0005883a 	mov	r2,zero
   112f4:	f800283a 	ret

000112f8 <alt_ic_irq_disable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   112f8:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   112fc:	00bfff84 	movi	r2,-2
   11300:	2084703a 	and	r2,r4,r2
   11304:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
   11308:	00ffff84 	movi	r3,-2
   1130c:	d0a45817 	ldw	r2,-28320(gp)
   11310:	194a183a 	rol	r5,r3,r5
   11314:	288a703a 	and	r5,r5,r2
   11318:	d1645815 	stw	r5,-28320(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   1131c:	d0a45817 	ldw	r2,-28320(gp)
   11320:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11324:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);
}
   11328:	0005883a 	mov	r2,zero
   1132c:	f800283a 	ret

00011330 <alt_ic_irq_enabled>:
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   11330:	000730fa 	rdctl	r3,ienable

    return (irq_enabled & (1 << irq)) ? 1: 0;
   11334:	00800044 	movi	r2,1
   11338:	1144983a 	sll	r2,r2,r5
   1133c:	10c4703a 	and	r2,r2,r3
}
   11340:	1004c03a 	cmpne	r2,r2,zero
   11344:	f800283a 	ret

00011348 <alt_iic_isr_register>:
{
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
   11348:	00c007c4 	movi	r3,31
   1134c:	19401616 	blt	r3,r5,113a8 <alt_iic_isr_register+0x60>
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   11350:	defffe04 	addi	sp,sp,-8
   11354:	dfc00115 	stw	ra,4(sp)
   11358:	dc000015 	stw	r16,0(sp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1135c:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11360:	00ffff84 	movi	r3,-2
   11364:	80c6703a 	and	r3,r16,r3
   11368:	1801703a 	wrctl	status,r3
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
   1136c:	280490fa 	slli	r2,r5,3
   11370:	00c00074 	movhi	r3,1
   11374:	18ce0a04 	addi	r3,r3,14376
   11378:	1885883a 	add	r2,r3,r2
   1137c:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = isr_context;
   11380:	11c00115 	stw	r7,4(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   11384:	30000226 	beq	r6,zero,11390 <alt_iic_isr_register+0x48>
   11388:	00112c00 	call	112c0 <alt_ic_irq_enable>
   1138c:	00000106 	br	11394 <alt_iic_isr_register+0x4c>
   11390:	00112f80 	call	112f8 <alt_ic_irq_disable>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11394:	8001703a 	wrctl	status,r16

    alt_irq_enable_all(status);
  }

  return rc; 
}
   11398:	dfc00117 	ldw	ra,4(sp)
   1139c:	dc000017 	ldw	r16,0(sp)
   113a0:	dec00204 	addi	sp,sp,8
   113a4:	f800283a 	ret
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  int rc = -EINVAL;  
   113a8:	00bffa84 	movi	r2,-22
   113ac:	f800283a 	ret

000113b0 <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   113b0:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   113b4:	00bfff84 	movi	r2,-2
   113b8:	1884703a 	and	r2,r3,r2
   113bc:	1001703a 	wrctl	status,r2
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   113c0:	21400117 	ldw	r5,4(r4)
   113c4:	20800017 	ldw	r2,0(r4)
   113c8:	11400115 	stw	r5,4(r2)
  entry->previous->next = entry->next;
   113cc:	21400117 	ldw	r5,4(r4)
   113d0:	28800015 	stw	r2,0(r5)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   113d4:	21000115 	stw	r4,4(r4)
  entry->next     = entry;
   113d8:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   113dc:	1801703a 	wrctl	status,r3
   113e0:	f800283a 	ret

000113e4 <alt_tick>:

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   113e4:	d0a45917 	ldw	r2,-28316(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   113e8:	defffb04 	addi	sp,sp,-20
   113ec:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   113f0:	d4200417 	ldw	r16,-32752(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   113f4:	10800044 	addi	r2,r2,1
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   113f8:	dc800215 	stw	r18,8(sp)
   113fc:	dc400115 	stw	r17,4(sp)
   11400:	dfc00415 	stw	ra,16(sp)
   11404:	dcc00315 	stw	r19,12(sp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   11408:	d0a45915 	stw	r2,-28316(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1140c:	d4600404 	addi	r17,gp,-32752
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
   11410:	04800044 	movi	r18,1

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   11414:	84401a26 	beq	r16,r17,11480 <alt_tick+0x9c>
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   11418:	80800403 	ldbu	r2,16(r16)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
   1141c:	84c00017 	ldw	r19,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   11420:	10000326 	beq	r2,zero,11430 <alt_tick+0x4c>
   11424:	d0a45917 	ldw	r2,-28316(gp)
   11428:	1000011e 	bne	r2,zero,11430 <alt_tick+0x4c>
    {
      alarm->rollover = 0;
   1142c:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   11430:	d0e45917 	ldw	r3,-28316(gp)
   11434:	80800217 	ldw	r2,8(r16)
   11438:	18800f36 	bltu	r3,r2,11478 <alt_tick+0x94>
   1143c:	80800403 	ldbu	r2,16(r16)
   11440:	10000d1e 	bne	r2,zero,11478 <alt_tick+0x94>
    {
      next_callback = alarm->callback (alarm->context);
   11444:	80800317 	ldw	r2,12(r16)
   11448:	81000517 	ldw	r4,20(r16)
   1144c:	103ee83a 	callr	r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   11450:	1000031e 	bne	r2,zero,11460 <alt_tick+0x7c>
      {
        alt_alarm_stop (alarm);
   11454:	8009883a 	mov	r4,r16
   11458:	00113b00 	call	113b0 <alt_alarm_stop>
   1145c:	00000606 	br	11478 <alt_tick+0x94>
      }
      else
      {
        alarm->time += next_callback;
   11460:	80c00217 	ldw	r3,8(r16)
   11464:	10c5883a 	add	r2,r2,r3
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   11468:	d0e45917 	ldw	r3,-28316(gp)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
   1146c:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   11470:	10c0012e 	bgeu	r2,r3,11478 <alt_tick+0x94>
        {
          alarm->rollover = 1;
   11474:	84800405 	stb	r18,16(r16)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   11478:	9821883a 	mov	r16,r19
   1147c:	003fe506 	br	11414 <__alt_data_end+0xffff5894>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   11480:	dfc00417 	ldw	ra,16(sp)
   11484:	dcc00317 	ldw	r19,12(sp)
   11488:	dc800217 	ldw	r18,8(sp)
   1148c:	dc400117 	ldw	r17,4(sp)
   11490:	dc000017 	ldw	r16,0(sp)
   11494:	dec00504 	addi	sp,sp,20
   11498:	f800283a 	ret

0001149c <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
   1149c:	000170fa 	wrctl	ienable,zero
   114a0:	f800283a 	ret

000114a4 <memcpy>:
   114a4:	2005883a 	mov	r2,r4
   114a8:	2007883a 	mov	r3,r4
   114ac:	218d883a 	add	r6,r4,r6
   114b0:	19800526 	beq	r3,r6,114c8 <memcpy+0x24>
   114b4:	29000003 	ldbu	r4,0(r5)
   114b8:	18c00044 	addi	r3,r3,1
   114bc:	29400044 	addi	r5,r5,1
   114c0:	193fffc5 	stb	r4,-1(r3)
   114c4:	003ffa06 	br	114b0 <__alt_data_end+0xffff5930>
   114c8:	f800283a 	ret
