{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704493584076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704493584081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 19:26:23 2024 " "Processing started: Fri Jan 05 19:26:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704493584081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493584081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493584081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704493584543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704493584543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_gates.v 9 9 " "Found 9 design units, including 9 entities, in source file module_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_3_inputs " "Found entity 1: and_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591201 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_4_inputs " "Found entity 2: and_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591201 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate_7_inputs " "Found entity 3: and_gate_7_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591201 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate_4_inputs " "Found entity 4: or_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591201 ""} { "Info" "ISGN_ENTITY_NAME" "5 or_gate_3_inputs " "Found entity 5: or_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591201 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_gate_2_inputs " "Found entity 6: or_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591201 ""} { "Info" "ISGN_ENTITY_NAME" "7 or_gate_5_inputs " "Found entity 7: or_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591201 ""} { "Info" "ISGN_ENTITY_NAME" "8 and_gate_2_inputs " "Found entity 8: and_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591201 ""} { "Info" "ISGN_ENTITY_NAME" "9 and_gate_5_inputs " "Found entity 9: and_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493591201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_t.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_t " "Found entity 1: modulo_ff_t" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493591206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulsemoore.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulsemoore.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulseMoore " "Found entity 1: LevelToPulseMoore" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493591209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulsemealy.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulsemealy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulseMealy " "Found entity 1: LevelToPulseMealy" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493591213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_d " "Found entity 1: modulo_ff_d" {  } { { "modulo_ff_d.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493591217 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(10) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(14) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(18) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(22) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(26) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(30) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(30): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(34) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(38) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(38): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(42) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(42): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(46) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(46): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(50) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(50): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(54) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(54): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(58) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(58): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(62) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(62): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(66) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(66): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(70) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(70): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 70 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(74) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(74): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(78) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(78): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 78 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(82) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(82): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_divisor_frequencia " "Found entity 1: modulo_divisor_frequencia" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704493591223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493591223 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_countTen.v(8) " "Verilog HDL Module Instantiation warning at module_countTen.v(8): ignored dangling comma in List of Port Connections" {  } { { "module_countTen.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_countTen.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591226 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "and_gate_3_inputs module_countTen.v(1) " "Verilog HDL error at module_countTen.v(1): module \"and_gate_3_inputs\" cannot be declared more than once" {  } { { "module_countTen.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_countTen.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1704493591226 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "and_gate_3_inputs module_gates.v(1) " "HDL info at module_gates.v(1): see declaration for object \"and_gate_3_inputs\"" {  } { { "module_gates.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704493591226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_countten.v 0 0 " "Found 0 design units, including 0 entities, in source file module_countten.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493591227 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(8) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(8): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(10) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(10): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(12) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(12): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(14) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(14): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gate_1 module_count_SevenBits.v(16) " "Verilog HDL Declaration error at module_count_SevenBits.v(16): identifier \"gate_1\" is already declared in the present scope" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(16) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(16): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(20) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(20): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gate_1 module_count_SevenBits.v(22) " "Verilog HDL Declaration error at module_count_SevenBits.v(22): identifier \"gate_1\" is already declared in the present scope" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(22) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(22): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(27) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(27): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gate_1 module_count_SevenBits.v(28) " "Verilog HDL Declaration error at module_count_SevenBits.v(28): identifier \"gate_1\" is already declared in the present scope" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(28) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(28): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(30) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(30): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gate_1 module_count_SevenBits.v(31) " "Verilog HDL Declaration error at module_count_SevenBits.v(31): identifier \"gate_1\" is already declared in the present scope" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 31 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(31) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(31): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(33) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(33): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gate_1 module_count_SevenBits.v(34) " "Verilog HDL Declaration error at module_count_SevenBits.v(34): identifier \"gate_1\" is already declared in the present scope" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 34 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704493591230 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_SevenBits.v(34) " "Verilog HDL Module Instantiation warning at module_count_SevenBits.v(34): ignored dangling comma in List of Port Connections" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591231 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "module_count_SevenBits module_count_SevenBits.v(1) " "Ignored design unit \"module_count_SevenBits\" at module_count_SevenBits.v(1) due to previous errors" {  } { { "module_count_SevenBits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_SevenBits.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1704493591231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_count_sevenbits.v 0 0 " "Found 0 design units, including 0 entities, in source file module_count_sevenbits.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493591231 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(8) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(8): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591234 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(10) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(10): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(12) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(12): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(15) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(15): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gate_1 module_count_sync_7_bits.v(17) " "Verilog HDL Declaration error at module_count_sync_7_bits.v(17): identifier \"gate_1\" is already declared in the present scope" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(17) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(17): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(20) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(20): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gate_1 module_count_sync_7_bits.v(22) " "Verilog HDL Declaration error at module_count_sync_7_bits.v(22): identifier \"gate_1\" is already declared in the present scope" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(22) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(22): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(25) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(25): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gate_1 module_count_sync_7_bits.v(26) " "Verilog HDL Declaration error at module_count_sync_7_bits.v(26): identifier \"gate_1\" is already declared in the present scope" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(26) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(26): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(29) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(29): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gate_1 module_count_sync_7_bits.v(30) " "Verilog HDL Declaration error at module_count_sync_7_bits.v(30): identifier \"gate_1\" is already declared in the present scope" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 30 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(30) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(30): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(32) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(32): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gate_1 module_count_sync_7_bits.v(33) " "Verilog HDL Declaration error at module_count_sync_7_bits.v(33): identifier \"gate_1\" is already declared in the present scope" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "module_count_sync_7_bits.v(33) " "Verilog HDL Module Instantiation warning at module_count_sync_7_bits.v(33): ignored dangling comma in List of Port Connections" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1704493591235 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "module_count_sync_7_bits module_count_sync_7_bits.v(1) " "Ignored design unit \"module_count_sync_7_bits\" at module_count_sync_7_bits.v(1) due to previous errors" {  } { { "module_count_sync_7_bits.v" "" { Text "C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-3/module_count_sync_7_bits.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1704493591236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_count_sync_7_bits.v 0 0 " "Found 0 design units, including 0 entities, in source file module_count_sync_7_bits.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493591236 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704493591266 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 05 19:26:31 2024 " "Processing ended: Fri Jan 05 19:26:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704493591266 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704493591266 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704493591266 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704493591266 ""}
