Generating HDL for page 17.14.01.1 HI-EQUAL-LO COMPARE LATCHES at 10/10/2020 9:39:09 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_17_14_01_1_HI_EQUAL_LO_COMPARE_LATCHES_tb.vhdl, generating default test bench code.
Note: DOT Function at 4B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 3B
Found combinatorial loop (need D FF) at output of gate at 2B
Removed 2 outputs from Gate at 1A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 3G to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 4B to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1A12
Generating Statement for block at 4A with output pin(s) of OUT_4A_C
	and inputs of MS_1401_MODE
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_1A_C
	and inputs of OUT_DOT_3B
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_4B_C
	and inputs of PS_LOGIC_GATE_D_1,PS_UNITS_LATCH,PS_CMP_MODE_B_CYCLE
	and logic function of NAND
Generating Statement for block at 3B with *latched* output pin(s) of OUT_3B_P_Latch
	and inputs of OUT_DOT_4B,OUT_2B_NoPin
	and logic function of NAND
Generating Statement for block at 2B with *latched* output pin(s) of OUT_2B_NoPin_Latch, OUT_2B_NoPin_Latch
	and inputs of OUT_DOT_3B,OUT_3E_D,OUT_5E_G
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_G
	and inputs of PS_LOGIC_GATE_F_1,MS_SET_HIGH_CY,MS_CMP_HIGH
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_E
	and inputs of OUT_DOT_4C,OUT_5D_D,MS_COMPUTER_RESET_1
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_B, OUT_1C_B
	and inputs of OUT_2B_NoPin
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_5D_D, OUT_5D_D
	and inputs of PS_1401_MODE,PS_COMPARE_OP_CODE,PS_I_RING_4_TIME
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_G
	and inputs of OUT_3G_K,MS_CMP_EQUAL
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_K
	and inputs of OUT_1C_B
	and logic function of NOT
Generating Statement for block at 1D with output pin(s) of 
	and inputs of OUT_2D_K
	and logic function of Lamp
Generating Statement for block at 5E with output pin(s) of OUT_5E_G
	and inputs of PS_LOGIC_GATE_F_1,PS_SET_HIGH_CY
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of PS_LOGIC_GATE_F_1,PS_CMP_HIGH,OUT_3G_K
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_C, OUT_5G_C
	and inputs of MS_UNITS_LATCH,MS_BODY_LATCH
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_R
	and inputs of OUT_5G_C,PS_CMP_MODE_B_CYCLE
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_K, OUT_3G_K, OUT_3G_K
	and inputs of OUT_4G_R
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_DOT_4B, OUT_DOT_4B
	and inputs of OUT_4A_C,OUT_4B_C
	and logic function of OR
Generating Statement for block at 3B with output pin(s) of OUT_DOT_3B, OUT_DOT_3B
	and inputs of OUT_3B_P,PS_PULL_OFF_CMP_HI_STAR_1311_SCAN,OUT_3C_E
	and logic function of OR
Generating Statement for block at 4C with output pin(s) of OUT_DOT_4C
	and inputs of OUT_4C_G,OUT_4D_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_HIGH
	from gate output OUT_1A_C
Generating output sheet edge signal assignment to 
	signal MS_HIGH
	from gate output OUT_1C_B
Generating output sheet edge signal assignment to 
	signal MS_1401_DOT_C_OP_DOT_I_RING_4_TIME
	from gate output OUT_5D_D
Generating output sheet edge signal assignment to 
	signal PS_UNITS_OR_BODY_LATCHES
	from gate output OUT_5G_C
Generating output sheet edge signal assignment to 
	signal PS_EQUAL_LOW_LATCHES_SET
	from gate output OUT_3G_K
Generating output sheet edge signal assignment to 
	signal MS_EQUAL_LOW_LATCHES_RESET
	from gate output OUT_DOT_4B
Generating D Flip Flop for block at 3B
Generating D Flip Flop for block at 2B
