create_clock -name {clk} [get_ports {clk}] -period {37.000} -waveform {0.000 18.500} -add

create_clock -name {clk_64M} [get_pins PLL/clkout0] -period {15.625} -waveform {0.000 7.8125}
create_clock -name {clk_6M} [get_pins PLL/clkout1] -period {166.666} -waveform {0.000 83.333}
create_clock -name {data1_clk} [get_pins adc_transform1/data_clk] -period {15.625} -waveform {0.000 7.8125}
create_clock -name {data2_clk} [get_pins adc_transform2/data_clk] -period {15.625} -waveform {0.000 7.8125}
