


<!DOCTYPE HTML>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
	<head>
		<meta charset="utf-8">
		
		<meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
		<link rel="stylesheet" href="https://static.cloud.coveo.com/searchui/v2.4382/css/CoveoFullSearch.css"/>
		<meta http-equiv="X-UA-Compatible" content="IE=edge"/>
		<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
		<meta name="description"/>
		<meta name="keywords"/>
		<meta property="og:title" content=""/>
		<meta property="og:description"/>
		<!-- favicon -->
		<link rel="icon" type="image/vnd.microsoft.icon" href="../../_static/favicon.ico"/>
		<link rel="shortcut icon" type="image/vnd.microsoft.icon" href="../../_static/favicon.ico"/>
		<!-- Fonts -->
		<link href="https://fonts.googleapis.com/css?family=Roboto:300,400,500" rel="stylesheet" type="text/css"/>

  
  
  
  

  
      <script type="text/javascript" src="../../_static/js/jquery.min.js"></script>	
	  <script type="text/javascript" src="../../_static/js/gtm.js"></script>
  <script type="text/javascript" src="../../_static/js/modernizr.min.js"></script>
    <script type="text/javascript" src="../../_static/js/d3dd8c60ed.js"></script>
    <script type="text/javascript" src="../../_static/js/common-ui-all.min.js"></script>		
    <script type="text/javascript" src="../../_static/js/header-footer.min.js"></script>	
    <script type="text/javascript" src="../../_static/js/jquery-ui.min.js"></script>	
    <script type="text/javascript" src="../../_static/js/CoveoJsSearch.Lazy.min.js"></script>	
    <script type="text/javascript" src="../../_static/js/linkid.js"></script>		
    <script type="text/javascript" src="../../_static/js/Searchbox.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/common-ui-all.min.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/header-footer.min.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/pro.min.css" media="all" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" /> 
	</head>
	<body>
		<div class="xilinx-bs3"/>
		<div class="root responsivegrid">
			<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 aem-Grid--large--16 aem-Grid--xlarge--16 aem-Grid--xxlarge--16 aem-Grid--xxxlarge--16 ">
				<div class="xilinxExperienceFragments experiencefragment aem-GridColumn aem-GridColumn--default--12">
					<div class="xf-content-height">
						<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
							<div class="header parbase aem-GridColumn aem-GridColumn--default--12">
								<noindex>
									<header data-component="header">
										<nav class="navbar navbar-default aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid main-nav">
													<div class="row">
														<div class="col-xs-12">
															<div class="logo-column">
																<div class="logo">
																	<a href="https://www.xilinx.com/">
																	<img src="https://www.xilinx.com/etc.clientlibs/site/clientlibs/xilinx/all/resources/imgs/header/xilinx-header-logo.svg" title="Xilinx Inc"/>
																	</a>
																</div>
															</div>
															<div class="navbar-column">
																<div class="navbar navbar-collapse collapse" id="xilinx-main-menu">
																	<div class="mobile-search-container">
																		<div id="headerSearchBox" class="headerSearch"
																			data-component="header-search" 
																			data-redirect-if-empty="false"
																			data-coveo-access-token="xxa237d4dd-f0aa-47fc-9baa-af9121851b33"
																			data-coveo-organization-id="xilinxcomprode2rjoqok">
																			<div class='coveo-search-section'>
																				<div class="CoveoAnalytics" data-search-hub="Site"></div>
																				<ul class="dropdown-menu options">
																					<li class="option" data-label="All" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-search-hub="Site">
																						<a href="#">
																						All</a>
																					</li>
																					<li data-label="Silicon Devices" data-action-link="https://www.xilinx.com//products/silicon-devices/si-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Silicon Devices</a>
																					</li>
																					<li data-label="Boards and Kits" data-action-link="https://www.xilinx.com//products/boards-and-kits/bk-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Boards and Kits</a>
																					</li>
																					<li data-label="Intellectual Property" data-action-link="https://www.xilinx.com//products/intellectual-property/ip-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Intellectual Property</a>
																					</li>
																					<li data-label="Support" class="option" data-action-link="https://www.xilinx.com/search/support-keyword-search.html" data-search-hub="Support">
																						<a href="#">
																						Support</a>
																						<ul>
																							<li data-label="Documentation" data-action-link="https://www.xilinx.com//support/documentation-navigation/documentation-keyword-search.html" data-search-hub="Document">
																								<a href="#">
																								Documentation</a>
																							</li>
																							<li data-label="Knowledge Base" data-action-link="https://www.xilinx.com//support/answer-navigation/answer-keyword-search.html" data-search-hub="AnswerRecord">
																								<a href="#">
																								Knowledge Base</a>
																							</li>
																							<li data-label="Community Forums" data-action-link="https://www.xilinx.com/search/forums-keyword-search.html" data-search-hub="Forums">
																								<a href="#">
																								Community Forums</a>
																							</li>
																						</ul>
																					</li>
																					<li data-label="Partners" data-action-link="https://www.xilinx.com//alliance/member-keyword-search.html" data-search-hub="Partner">
																						<a href="#">
																						Partners</a>
																					</li>
																					<li data-label="Videos" data-action-link="https://www.xilinx.com/video/video-keyword-search.html" data-search-hub="Video">
																						<a href="#">
																						Videos</a>
																					</li>
																					<li data-label="Press" data-action-link="https://www.xilinx.com/search/press-keyword-search.html" data-search-hub="Press">
																						<a href="#">
																						Press</a>
																					</li>
																				</ul>
																				<a href="#" class="btn dropdown-toggle value" data-toggle="dropdown"></a>
																				<div class="CoveoSearchbox" data-id="coveosearchbox" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-placeholder="Search Xilinx"></div>
																			</div>
																		</div>
																	</div>
																	<ul class="nav navbar-nav nav-justified">
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/applications.html">
																			Applications</a> 
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/products/silicon-devices.html">
																			Products</a> 
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://developer.xilinx.com/">
																			Developers</a> 
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/support.html">
																			Support</a> 
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/about/company-overview.html">
																			About</a> 
																		</li>
																	</ul>
																</div>
															</div>
															<script type="text/javascript" src="../../_static/js/gtm.js"></script>
															<!--<div class="mini-nav">
																<button type="button" data-function="xilinx-mobile-menu" id="nav-toggle" class="navbar-toggle collapsed visible-xs-block" aria-expanded="false">
																<span></span>
																<span></span>
																<span></span>
																<span></span>
																</button>
																<ul class="list-inline">
																	<li class="dropdown user-menu">
																		<button data-toggle="dropdown">
																		<span class="sr-only">Account</span>
																		<span class="fas fa-user"></span>
																		</button>
																		<ul class="dropdown-menu">
																			<li>
																				<a href="https://www.xilinx.com/myprofile/subscriptions.html">
																				My Account</a>
																			</li>
																			<li>
																				<a href="https://www.xilinx.com/registration/create-account.html">
																				Create Account</a>
																			</li>
																			<li>
																				<a href="https://www.xilinx.com/bin/protected/en/signout">
																				Sign Out</a>
																			</li>
																		</ul>
																	</li>
																	<li class="hidden-xs">
																		<button data-function="search-toggle">
																		<span class="sr-only">Search</span>
																		<span class="far fa-search"></span>
																		</button>
																	</li>
																</ul>
															</div>
															-->
															<div class="search-container">
																<div id="headerSearchBox" class="headerSearch"
																	data-component="header-search" 
																	data-redirect-if-empty="false"
																	data-coveo-access-token="xxa237d4dd-f0aa-47fc-9baa-af9121851b33"
																	data-coveo-organization-id="xilinxcomprode2rjoqok">
																	<div class='coveo-search-section'>
																		<div class="CoveoAnalytics" data-search-hub="Site"></div>
																		<ul class="dropdown-menu options">
																			<li class="option" data-label="All" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-search-hub="Site">
																				<a href="#">
																				All</a>
																			</li>
																			<li data-label="Silicon Devices" data-action-link="https://www.xilinx.com/products/silicon-devices/si-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Silicon Devices</a>
																			</li>
																			<li data-label="Boards and Kits" data-action-link="https://www.xilinx.com/products/boards-and-kits/bk-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Boards and Kits</a>
																			</li>
																			<li data-label="Intellectual Property" data-action-link="https://www.xilinx.com/products/intellectual-property/ip-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Intellectual Property</a>
																			</li>
																			<li data-label="Support" class="option" data-action-link="https://www.xilinx.com/search/support-keyword-search.html" data-search-hub="Support">
																				<a href="#">
																				Support</a>
																				<ul>
																					<li data-label="Documentation" data-action-link="https://www.xilinx.com/support/documentation-navigation/documentation-keyword-search.html" data-search-hub="Document">
																						<a href="#">
																						Documentation</a>
																					</li>
																					<li data-label="Knowledge Base" data-action-link="https://www.xilinx.com/support/answer-navigation/answer-keyword-search.html" data-search-hub="AnswerRecord">
																						<a href="#">
																						Knowledge Base</a>
																					</li>
																					<li data-label="Community Forums" data-action-link="https://www.xilinx.com/search/forums-keyword-search.html" data-search-hub="Forums">
																						<a href="#">
																						Community Forums</a>
																					</li>
																				</ul>
																			</li>
																			<li data-label="Partners" data-action-link="https://www.xilinx.com/alliance/member-keyword-search.html" data-search-hub="Partner">
																				<a href="#">
																				Partners</a>
																			</li>
																			<li data-label="Videos" data-action-link="https://www.xilinx.com/video/video-keyword-search.html" data-search-hub="Video">
																				<a href="#">
																				Videos</a>
																			</li>
																			<li data-label="Press" data-action-link="https://www.xilinx.com/search/press-keyword-search.html" data-search-hub="Press">
																				<a href="#">
																				Press</a>
																			</li>
																		</ul>
																		<a href="#" class="btn dropdown-toggle value" data-toggle="dropdown"></a>
																		<div class="CoveoSearchbox" data-id="coveosearchbox" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-placeholder="Search Xilinx"></div>
																	</div>
																</div>
																<button data-function="search-toggle">
																<span class="sr-only">Search</span>
																<span class="far fa-times"></span>
																</button>
															</div>
														</div>
													</div>
												</div>
											</div>
										</nav>
									</header>
								</noindex>
							</div>
						</div>
					</div>
				</div>
				<div class="parsys aem-GridColumn--xxxlarge--none aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
						<div class="container-fluid">
							<div class="row">
							<div class="col-xs-12">
   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html" class="icon icon-home" alt="Documentation Home"> Embedded Design Tutorials
          

          
          </a>

          
            
            
              <div class="version">
                2020.2
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">简体中文</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-cn/index.html">Master</a></li>
</ul>
<p class="caption"><span class="caption-text">Versal ACAP Embedded Design Tutorial</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Versal-EDT/README.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Versal-EDT/docs/1-getting-started.html">Getting Started</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Versal-EDT/docs/2-cips-noc-ip-config.html">Versal ACAP CIPS and NoC (DDR) IP Core Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Versal-EDT/docs/3-debugging.html">Debugging Using the Vitis Software Platform</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Versal-EDT/docs/4-boot-and-config.html">Boot and Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Versal-EDT/docs/5-system-design-example.html">System Design Example using Scalar Engine and Adaptable Engine</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Versal-EDT/docs/6-system-design-example-HSDP.html">System Design Example for High-Speed Debug Port with SmartLynq+ Module</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Versal-EDT/docs/A-creating-plm.html">Appendix: Creating the PLM</a></li>
</ul>
<p class="caption"><span class="caption-text">Zynq UltraScale+ MPSoC EDT</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/ZynqMPSoC-EDT/README.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/ZynqMPSoC-EDT/1-introduction.html">How Zynq UltraScale+ Devices Offer a Single Chip Solution</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/ZynqMPSoC-EDT/2-getting-started.html">Getting Started</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/ZynqMPSoC-EDT/3-system-configuration.html">Zynq UltraScale+ MPSoC Processing System Configuration with Vivado</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/ZynqMPSoC-EDT/4-build-sw-for-ps-subsystems.html">Building Standalone Software for PS Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/ZynqMPSoC-EDT/5-debugging-with-vitis-debugger.html">Debugging Standalone Applications with the Vitis Debugger</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/ZynqMPSoC-EDT/6-build-linux-sw-for-ps.html">Building and Debugging Linux Applications</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/ZynqMPSoC-EDT/7-design1-using-gpio-timer-interrupts.html">Design Example 1: Using GPIOs, Timers, and Interrupts</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/ZynqMPSoC-EDT/8-boot-and-configuration.html">Boot and Configuration</a></li>
</ul>
<p class="caption"><span class="caption-text">Zynq-7000 EDT</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Zynq7000-EDT/README.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Zynq7000-EDT/1-introduction.html">Getting Started</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Zynq7000-EDT/2-using-zynq.html">Using the Zynq SoC Processing System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Zynq7000-EDT/3-debugging-vitis.html">Debugging with the Vitis Software Platform</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Zynq7000-EDT/4-linux-for-zynq.html">Building and Debugging Linux Applications for Zynq-7000 SoCs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Zynq7000-EDT/5-using-gp-port-zynq.html">Using the GP Port in Zynq Devices</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Zynq7000-EDT/6-using-hp-port.html">Using the HP Slave Port with AXI CDMA IP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Zynq7000-EDT/7-linux-booting-debug.html">Linux Boot Image Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Introduction/Zynq7000-EDT/8-custom-ip-driver-linux.html">Creating Custom IP and Device Drivers for Linux</a></li>
</ul>
<p class="caption"><span class="caption-text">Versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://github.com/Xilinx/Embedded-Design-Tutorials/tree/master">Master</a></li>
</ul>

            
			
			<p class="caption"><span class="caption-text">This Page</span></p>
				<ul class="current">
				  <li class="toctree-l1"><a href="../../_sources/SPA-UG/docs/10-end-to-end-performance-analysis.md.txt"
						rel="nofollow">Show Source</a></li>						
				</ul>
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Embedded Design Tutorials</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>End-To-End Performance Analysis</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/SPA-UG/docs/10-end-to-end-performance-analysis.md.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="end-to-end-performance-analysis">
<h1>End-To-End Performance Analysis<a class="headerlink" href="#end-to-end-performance-analysis" title="Permalink to this headline">¶</a></h1>
<p>The Vitis™ IDE enables you to perform an end-to-end performance
analysis flow (shown in <a class="reference external" href="#figure-47-atg-configuration-to-model-traffic-of-zynq-7000-soc-base-trd">Figure 47: ATG Configuration to Model Traffic of Zynq-7000 SoC Base TRD</a>).
This flow allows you to model the traffic of your estimated design and
then validate the performance using your actual design. To better
define this end-to-end flow, this chapter describes these steps for an
example design. The design chosen is the Zynq®-7000 SoC Base Targeted
Reference Design (TRD), described in detail in the <em>Zynq-7000 SoC
ZC702 Base Targeted Reference Design User Guide for Vivado Design
Suite 2015.4</em>
(<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/bkdoc?k=zc702_zvik%3Bv%3D2015.4%3Bd%3Dug925-zynq-zc702-base-trd.pdf">UG925</a>).</p>
<div class="section" id="assess-requirements">
<h2>Assess Requirements<a class="headerlink" href="#assess-requirements" title="Permalink to this headline">¶</a></h2>
<p>The following figure shows the block diagram of this TRD involving
HDMI video input and output and processing using a Sobel filter. There
are multiple video frames stored in DDR memory, creating multiple
channels of high-bandwidth write and read traffic.</p>
<p><em>Figure 46:</em> Zynq-7000 SoC Base TRD Hardware Block Diagram</p>
<p><img alt="../../_images/image451.jpeg" src="../../_images/image451.jpeg" /></p>
<p>Assume for now that this design is in the planning stages and not
completed yet. How would you model this design using SPM? The first
step is to assess the bandwidth requirements of the system. This
involves calculating the expected bandwidth of all of the
communication channels in the design, and then deciding on the PS-PL
interfaces to use. Since this is AXI traffic, the beats per
transaction as well as data locality is also important.</p>
<p>To calculate bandwidth, you need to know the type of data that is
being inputted, processed, and then output to a display. As shown in
the previous figure, the input data for the TRD is an HDMI source
delivering 1080p/60 video with a data format of YCbCr 4:2:2, or 16
bits/pixel. This design also has the requirement of overlaying
multiple layers of video on the output display to show the filtered
video plus a GUI layer for controls and graphs. The GUI layer will be
1920 x 300 and in RGB 4:4:4 format, while all others are full frame in
YCbCr 4:2:2 format. So while the clock frequencies may not be known
yet, the system can still be modeled using the required bandwidths of
the data traffic.</p>
<p>The following table shows a summary of the bandwidth assessment for
the Zynq-7000 SoC Base TRD. The calculated bandwidth of each video
channel is listed along with the percentage of DDR bandwidth. The
design specification utilizes HP0 and HP2 as they use different ports
on the DDR controller. Other connectivity could also be modeled.</p>
<p><em>Table 9:</em> <strong>Assessment of Bandwidth in Zynq-7000 SoC Base TRD</strong></p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Description</th>
<th>Video Format</th>
<th>Port</th>
<th>Type</th>
<th>Bandwidth</th>
<th>DDR Bandwidth (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDMI Video Input</td>
<td>YCbCr 4:2:2</td>
<td>HP0</td>
<td>Write</td>
<td>248.8</td>
<td>5.8</td>
</tr>
<tr>
<td>Processing Input</td>
<td>YCbCr 4:2:2</td>
<td>HP2</td>
<td>Read</td>
<td>248.8</td>
<td>5.8</td>
</tr>
<tr>
<td>Processing Output</td>
<td>YCbCr 4:2:2</td>
<td>HP2</td>
<td>Write</td>
<td>248.8</td>
<td>5.8</td>
</tr>
<tr>
<td>Multi-layer Video Output (Layer 1:1920 x 300 GUI)</td>
<td>RGB 4:4:4</td>
<td>HP0</td>
<td>Read</td>
<td>138.3</td>
<td>3.3</td>
</tr>
<tr>
<td>Multi-layer Video Output (Layer 2:1920 x 1080)</td>
<td>YCbCr 4:2:2</td>
<td>HP0</td>
<td>Read</td>
<td>248.8</td>
<td>5.8</td>
</tr>
<tr>
<td>Total Traffic</td>
<td>N/A</td>
<td>HP0/HP2</td>
<td>Write/Read</td>
<td>1133.4</td>
<td>26.5</td>
</tr>
</tbody>
</table></div>
<div class="section" id="model-design">
<h2>Model Design<a class="headerlink" href="#model-design" title="Permalink to this headline">¶</a></h2>
<p>Now that the bandwidth requirements of the design have been
identified, modeling can be performed using the SPM design. While not
a necessity, a software application is recommended to model Processing
System (PS) traffic. The memory stride software application was used
to model high activity in the PS. While this is not the software that
will be run in the actual design, it does provide a worst-case test
scenario in terms of activity and memory bandwidth.</p>
<p>The following figure shows one way the traffic of the TRD could be
modeled using System Performance Modeling (SPM). Assuming the video
frames are stored in different parts of memory, the Address Start
values were set to ddr0 and ddr2. Furthermore, video data is typically
stored as successive lines of data, so the Address Next values were
set to increment. Beats/tranx values of 8 and 16 were chosen to model
the video DMA to/from the Sobel filter and the multi-layer video
output, respectively. The intervals were specified to match the
desired throughputs for each port and type, as summarized in <a class="reference external" href="#_bookmark57">Table 9: Assessment of Bandwidth in Zynq-7000 SoC Base TRD</a>.</p>
<p><em>Figure 47:</em> ATG Configuration to Model Traffic of Zynq-7000 SoC Base TRD</p>
<p><img alt="../../_images/image461.jpeg" src="../../_images/image461.jpeg" /></p>
<p>The ATGs were configured with the specified traffic and a run was
performed on a ZC702 board. The following figure shows the summary
table of results after this run was performed. Both HP0 and HP2 were
capable of achieving the desired write and read bandwidth for this
design. While the CPU performance results are for the memory stride
benchmarks and not the eventual TRD application, it is still important
to note the activity.</p>
<p><em>Figure 48:</em> Summary of Performance Results for Model of Zynq-7000 SoC Base TRD</p>
<p><img alt="../../_images/image47.jpeg" src="../../_images/image47.jpeg" /></p>
<p>The following figure shows the write and read performance graphs from
the Vitis IDE, confirming the details of the achieved performance. The
average write latency and write throughput remain consistent during
the entire test. The average read latency is noticeably affected by
the memory stride benchmarks. This is due to contention at the DDR
controller. However, the read throughput remains consistent throughout
the test.</p>
<p><em>Figure 49:</em> Write and Read Performance for Model of Zynq-7000 SoC Base TRD</p>
<p><img alt="../../_images/image48.jpeg" src="../../_images/image48.jpeg" /></p>
<p>As mentioned in the <a class="reference external" href="#_bookmark1">Chapter 1: Introduction</a>, there are
a number of reasons for performing this modeling, especially when the
design is in its planning stages. Specific to this design, this
includes the following:</p>
<ul class="simple">
<li><p><strong>De-risk for success :</strong> The SPM model proved that the desired
latencies and throughputs can be achieved. This provides a much
stronger assurance that the Zynq-7000 SoC Base TRD will be able to
achieve the same desired performance.</p></li>
<li><p><strong>Design Improvements:</strong> <a class="reference external" href="#figure-48-summary-of-performance-results-for-model-of-zynq-7000-soc-base-trd">Figure 48: Summary of Performance Results for Model of Zynq-7000 SoC Base TRD</a>
shows average read latencies of the model to be 40.13 and 32.41
for HP0 and HP2, respectively. For a video design such as this one
with definitive frame rate constraints, a display controller could
be designed to work within these metrics.</p></li>
<li><p><strong>What-If Scenarios:</strong> The TRD could consider adding more video
layers to the output display. Instead of iterating within the real
system, it could be done using SPM. Other options to consider
might include: adding a second video pipeline and upgrading to 4K
video resolution. All of these scenarios could be modeled and
analyzed before the design phase begins.</p></li>
</ul>
</div>
<div class="section" id="performance-validation">
<h2>Performance Validation<a class="headerlink" href="#performance-validation" title="Permalink to this headline">¶</a></h2>
<p>The performance of the SPM model can be validated with the actual
design. Analyze the performance of the Zynq-7000 SoC Base TRD using a
properly instrumented design which include an APM (see <a class="reference external" href="#instrumenting-hardware">Instrumenting Hardware</a>). For the TRD delivered with 2015.1, this was already the case.</p>
<p>The following figure shows the TRD defined as a block diagram in
Vivado Design Suite IP integrator with the APM instance highlighted.
The APM was properly configured in Profile mode to ensure that
performance results would be reported correctly in the Vitis IDE. HP0
was connected to slot 0 on the APM while HP2 was connected to slot 2.
Slot 1 was left open (because HP1 was not used), and the Number of
Monitor interfaces was set to 3.</p>
<p><em>Figure 50:</em> Vivado IP Integrator Block Diagram of Zynq-7000 SoC Base TRD</p>
<p><img alt="../../_images/image49.jpeg" src="../../_images/image49.jpeg" /></p>
<p>The following figure shows the connection diagram to the ZC702 board
in order to run the demonstration. The board was connected as shown,
and the design was booted from the SD card.</p>
<p><em>Figure 51:</em> Connection Diagram of Zynq-7000 SoC Base TRD Using the ZC702 Board</p>
<p><img alt="../../_images/image50.jpeg" src="../../_images/image50.jpeg" /></p>
<p>The summary table of results is shown in the following figure while
the corresponding graphs can be seen in <a class="reference external" href="#figure-53-write-and-read-performance-of-zynq-7000-soc-base-trd">Figure 53: Write and Read Performance of Zynq-7000 SoC Base TRD</a>.
The Programmable Logic (PL) performance results can be compared
directly with those gathered from the SPM model in <a class="reference external" href="#figure-48-summary-of-performance-results-for-model-of-zynq-7000-soc-base-trd">Figure 48: Summary of Performance Results for Model of Zynq-7000 SoC Base TRD</a>.
The write and read throughputs from the model are all within 2.0% of
the actual results.</p>
<p>The write latencies are within a cycle of the actual design, while the
average read latencies of the model are within 16.0% of the actual
design. While the actual design appears to be more bursty in nature
than the SPM model, the average performance values were accurate
enough to provide assurance that the TRD would meet its performance
goals.</p>
<p><em>Figure 52:</em> Summary of Performance Results for Actual Zynq-7000 SoC Base TRD</p>
<p><img alt="../../_images/image47.jpeg" src="../../_images/image47.jpeg" /></p>
<p><em>Figure 53:</em> Write and Read Performance of Zynq-7000 SoC Base TRD</p>
<p><img alt="../../_images/image511.jpeg" src="../../_images/image511.jpeg" /></p>
</div>
<div class="section" id="in-depth-analysis">
<h2>In-Depth Analysis<a class="headerlink" href="#in-depth-analysis" title="Permalink to this headline">¶</a></h2>
<p>A second run of the TRD was performed to investigate the performance
impacts of various run- time settings of the TRD. The following table
lists all of these settings, as well as a summary of their
corresponding performance results captured in the Vitis IDE. The time
window is approximately when those settings were used during the test
run.</p>
<p><em>Table 10:</em> <strong>Summary of Performance Metrics from Actual Zynq-7000 SoC Base TRD</strong></p>
<table>
<thead>
<tr>
<th rowspan="2">Description</th>
<th rowspan="2">Time Window (s,approx.)</th>
<th colspan="2">L1 Data Cache Accesses (x103)</th>
<th colspan="2">Write Throughputs (MB/s)</th>
<th colspan="2">Read Throughputs (MB/s)</th>
</tr>
<tr >
<th>CPU0</th>
<th>CPU1</th>
<th>HP0</th>
<th>HP2</th>
<th>HP0</th>
<th>HP2</th>
</thead>
<tbody>
</tr>
<tr>
<td>GUI only – minimized</td>
<td>
<p>0-10</p>
</td>
<td>
<p>100</p>
</td>
<td>
<p>100</p>
</td>
<td>
<p>0</p>
</td>
<td>
<p>0</p>
</td>
<td>
<p>37</p>
</td>
<td>
<p>0</p>
</td>
</tr>
<tr >
<td>GUI only – maximized</td>
<td>
<p>10-20</p>
</td>
<td>
<p>100</p>
</td>
<td>
<p>100</p>
</td>
<td>
<p>0</p>
</td>
<td>
<p>0</p>
</td>
<td>
<p>140</p>
</td>
<td>
<p>0</p>
</td>
</tr>
<tr>
<td>Video Enabled</td>
<td>
<p>20-30</p>
</td>
<td>
<p>100</p>
</td>
<td>
<p>100</p>
</td>
<td>
<p>246</p>
</td>
<td>
<p>0</p>
</td>
<td>
<p>382</p>
</td>
<td>
<p>0</p>
</td>
</tr>
<tr >
<td>Sobel filter on – SW mode</td>
<td>
<p>30-50</p>
</td>
<td>2800</td>
<td>
<p>7000</p>
</td>
<td>
<p>246</p>
</td>
<td>
<p>0</p>
</td>
<td>
<p>382</p>
</td>
<td>
<p>0</p>
</td>
</tr>
<tr>
<td>Sobel filter on – HW mode</td>
<td>
<p>50-70</p>
</td>
<td>
<p>100</p>
</td>
<td>
<p>200</p>
</td>
<td>
<p>246</p>
</td>
<td>
<p>246</p>
</td>
<td>
<p>382</p>
</td>
<td>
<p>246</p>
</td>
</tr>
</tbody>
</table><p>As listed in this table, the performance impacts can be directly
measured in the Vitis IDE. The GUI video output layer actually has two
modes in the TRD: a minimized mode (size: 1920 x 80) and a maximized
mode (size: 1920 x 300). Between 0-20 seconds, only that portion of
the video frame was output by the hardware and sent to the video
display, as confirmed by the read throughput results on HP0. After the
output video was enabled, the total HP0 read bandwidth included the
full video frame plus the GUI layer. The input 4:2:2 video was also
written to DDR on HP0.</p>
<p>Turning on the Sobel filtering produced noticeable changes in
performance. There was clearly much higher CPU activity when the
software (SW) mode was used, including notably L1 data cache accesses.
Also, using the Sobel filter in hardware (HW) mode visibly affected
the write and read traffic on HP2.</p>
<p>The performance results of the Zynq-7000 SoC Base TRD become
especially evident in the graphs shown in <a class="reference external" href="#figure-54-ps-performance-graphs-of-zynq-7000-soc-base-trd">Figure 54: PS Performance Graphs of Zynq-7000 SoC Base TRD Figure</a>, and
<a class="reference external" href="#figure-55-pl-performance-graphs-of-zynq-7000-soc-base-trd">Figure 55: PL Performance Graphs of Zynq-7000 SoC Base TRD</a>. For
the PS performance results in <a class="reference external" href="#figure-54-ps-performance-graphs-of-zynq-7000-soc-base-trd">Figure 54: PS Performance Graphs of Zynq-7000 SoC Base TRD</a>, most
activity occurs between approximately 30-50 seconds, when the Sobel SW
filter mode is used. This period involves consistently high CPU
utilization and notably higher values for IPC and L1 data cache
accesses, among others.</p>
<p>For the PL performance results in <a class="reference external" href="#figure-55-pl-performance-graphs-of-zynq-7000-soc-base-trd">Figure 55: PL Performance Graphs of Zynq-7000 SoC Base TRD</a>,
all time periods have very distinct characteristics. However, most
activity occurs between approximately 50-70 seconds, when the Sobel HW
filter mode is used. The write throughputs on HP0 and HP2 and the read
throughput on HP2 all correspond to expected values for 4:2:2 video
streams. The read throughput on HP0 is higher in value as it includes
the 4:2:2 full-frame video plus the partial-frame GUI layer.</p>
<p>In summary, instrumenting the Zynq-7000 SoC Base TRD provided two
benefits:</p>
<ul class="simple">
<li><p>Validating the performance results originally modeled by the SPM</p></li>
<li><p>Providing a deeper analysis into various design settings</p></li>
</ul>
<p><em>Figure 54:</em> PS Performance Graphs of Zynq-7000 SoC Base TRD</p>
<p><img alt="../../_images/image52.jpeg" src="../../_images/image52.jpeg" /></p>
<p><em>Figure 55:</em> PL Performance Graphs of Zynq-7000 SoC Base TRD</p>
<p><img alt="../../_images/image53.jpeg" src="../../_images/image53.jpeg" /></p>
</div>
</div>


           </div>
           
          </div>
          <footer>
<!-- Atalwar: Moved the footer code to layout.html to resolve conflict with the Xilinx template -->
</footer>

        </div>
      </div>
	  
	  
	  <!-- Sphinx Page Footer block -->
  

  <hr/>

  <div role="contentinfo" class="copyright">
    <p class="footerinfo">

    </p>
  </div>	  
      </div>
    </section>


  




  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

   <script type="text/javascript">
    jQuery(function() { Search.loadIndex("searchindex.js"); });
  </script>

  <script type="text/javascript" id="searchindexloader"></script>     	    
	    
	    
  
  
    
  
  

  
  <!--  Xilinx template footer block -->
							</div>
						</div>
					</div>
				</div>
				<div class="xilinxExperienceFragments experiencefragment aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
					<div class="xf-content-height">
						<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
							<div class="footer parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
								<noindex>
									<footer>
										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">
													<div class="row">
														<div class="footerSocial parbase">
															<div class="col-md-push-6 col-lg-push-6 col-md-6 col-lg-6">
																<ul class="list-inline pull-right social-menu">
																	<li>
																		<a href="https://www.linkedin.com/company/xilinx">
																		<span class="linkedin icon"></span>
																		<span class="sr-only">Connect on LinkedIn</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.twitter.com/XilinxInc">
																		<span class="twitter icon"></span>
																		<span class="sr-only">Follow us on Twitter</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.facebook.com/XilinxInc">
																		<span class="facebook icon"></span>
																		<span class="sr-only">Connect on Facebook</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.youtube.com/XilinxInc">
																		<span class="youtube icon"></span>
																		<span class="sr-only">Watch us on YouTube</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.xilinx.com/registration/subscriber-signup.html">
																		<span class="newsletter icon"></span>
																		<span class="sr-only">Subscribe to Newsletter</span>
																		</a>
																	</li>
																</ul>
															</div>
														</div>
														<div class="col-md-pull-6 col-lg-pull-6 col-md-6 col-lg-6">
															<span class="copyright">
                                  
                                  &copy; 2021, Xilinx, Inc.
                              </span>
															<ul class="list-inline sub-menu">
																<li>
																	<a href="https://www.xilinx.com/about/privacy-policy.html">Privacy</a>
																</li>
																<li>
																	<a href="https://www.xilinx.com/about/legal.html">Legal</a>
																</li>
																<li>
																	<a href="https://www.xilinx.com/about/contact.html">Contact</a>
																</li>
															</ul>
														</div>
													</div>
												</div>
											</div>
										</div>
									</footer>
								</noindex>
							</div>
						</div>
					</div>
				</div>
				<div class="quicklinks parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
					<noindex>
						<span class="quickLinks">
							<ul>
								<li>
									<a href="#top" class="btn backToTop">
									<span class="fas fa-angle-up" aria-hidden="true"></span>
									</a>
								</li>
							</ul>
						</span>
					</noindex>
				</div>
			</div>
		</div>
		<script>window.CQ = window.CQ || {}</script>
		<script src="https://static.cloud.coveo.com/searchui/v2.4382/js/CoveoJsSearch.Lazy.min.js"></script>
		<script>
			var underscoreSetup = function () {
			  _.templateSettings.interpolate = /\{\{=([^-][\S\s]+?)\}\}/g;
			  _.templateSettings.evaluate = /\{\{([^-=][\S\s]+?)\}\}/g;
			  _.templateSettings.escape = /\{\{-([^=][\S\s]+?)\}\}/g;
			}
			
			underscoreSetup();
		</script>
	</body>
</html>