// Seed: 181956950
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    output wire id_8
    , id_14,
    input tri0 id_9,
    output tri1 id_10,
    output wire id_11,
    input wand id_12
);
  assign id_10 = 1 && 1 && 1;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri id_6,
    output wand id_7,
    output wire id_8,
    input tri id_9,
    output supply0 id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4,
      id_10,
      id_4,
      id_2,
      id_4,
      id_10,
      id_12,
      id_0,
      id_7,
      id_3
  );
  assign modCall_1.id_12 = 0;
endmodule
