INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab1/lab1.srcs/sources_1/new/bcd_to_seven_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bcd_to_seven_seg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab1/lab1.srcs/sim_1/new/bcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bcd_tb
