// Seed: 1446528273
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    output wire id_2,
    input supply1 id_3,
    id_16 = -1'b0,
    input wire id_4,
    output tri1 id_5,
    input wire id_6,
    output supply1 id_7,
    input wor id_8,
    input wor id_9,
    input tri0 id_10,
    output tri1 id_11,
    output tri id_12,
    output wor id_13,
    input tri1 id_14
);
  assign id_11 = 1;
  assign module_1.type_21 = 0;
  assign id_2 = 1'h0;
  wire id_17;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input wand id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input tri1 id_7,
    output wand id_8,
    input supply1 id_9,
    input supply1 id_10,
    input tri id_11,
    output logic id_12,
    input uwire id_13,
    output tri0 id_14,
    id_18,
    output wire id_15,
    inout tri1 id_16
);
  always_latch id_12 <= ~id_2;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_14,
      id_2,
      id_2,
      id_16,
      id_4,
      id_14,
      id_11,
      id_10,
      id_5,
      id_15,
      id_15,
      id_14,
      id_10
  );
endmodule
