inputs c1 8 x0 8 c2 8 x1 8 c3 8 x2 8 c4 8 x3 8 c5 8 x4 8  
outputs yout 8
regs r0 8 r1 8 r2 8 r3 8 r4 8 r5 8 r6 8 r7 8 
T1 TASK2 8 c1 x0 r0
T2 TASK2 8 c2 x1 r1
T3 TASK1 8 r0 r1 r2 
T4 TASK2 8 c3 x2 r3
T5 TASK1 8 r2 r3 r4 
T6 TASK2 8 c4 x3 r5
T7 TASK1 8 r4 r5 r6 
T8 TASK2 8 c5 x4 r7
T9 TASK1 8 r6 r7 yout
end 
