
ptm_dyktafon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009518  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  080096a8  080096a8  000196a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098c8  080098c8  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  080098c8  080098c8  000198c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098d0  080098d0  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098d0  080098d0  000198d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098d4  080098d4  000198d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080098d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000079c  200001e8  08009ac0  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000984  08009ac0  00020984  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000139c5  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a3b  00000000  00000000  00033bdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011d0  00000000  00000000  00036618  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001088  00000000  00000000  000377e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024232  00000000  00000000  00038870  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e736  00000000  00000000  0005caa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d4bd2  00000000  00000000  0006b1d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013fdaa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000560c  00000000  00000000  0013fe28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009690 	.word	0x08009690

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	08009690 	.word	0x08009690

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b80:	f000 b972 	b.w	8000e68 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9e08      	ldr	r6, [sp, #32]
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	4688      	mov	r8, r1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d14b      	bne.n	8000c42 <__udivmoddi4+0xa6>
 8000baa:	428a      	cmp	r2, r1
 8000bac:	4615      	mov	r5, r2
 8000bae:	d967      	bls.n	8000c80 <__udivmoddi4+0xe4>
 8000bb0:	fab2 f282 	clz	r2, r2
 8000bb4:	b14a      	cbz	r2, 8000bca <__udivmoddi4+0x2e>
 8000bb6:	f1c2 0720 	rsb	r7, r2, #32
 8000bba:	fa01 f302 	lsl.w	r3, r1, r2
 8000bbe:	fa20 f707 	lsr.w	r7, r0, r7
 8000bc2:	4095      	lsls	r5, r2
 8000bc4:	ea47 0803 	orr.w	r8, r7, r3
 8000bc8:	4094      	lsls	r4, r2
 8000bca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bd4:	fa1f fc85 	uxth.w	ip, r5
 8000bd8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bdc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000be0:	fb07 f10c 	mul.w	r1, r7, ip
 8000be4:	4299      	cmp	r1, r3
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x60>
 8000be8:	18eb      	adds	r3, r5, r3
 8000bea:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bee:	f080 811b 	bcs.w	8000e28 <__udivmoddi4+0x28c>
 8000bf2:	4299      	cmp	r1, r3
 8000bf4:	f240 8118 	bls.w	8000e28 <__udivmoddi4+0x28c>
 8000bf8:	3f02      	subs	r7, #2
 8000bfa:	442b      	add	r3, r5
 8000bfc:	1a5b      	subs	r3, r3, r1
 8000bfe:	b2a4      	uxth	r4, r4
 8000c00:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c04:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c0c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c10:	45a4      	cmp	ip, r4
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x8c>
 8000c14:	192c      	adds	r4, r5, r4
 8000c16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c1a:	f080 8107 	bcs.w	8000e2c <__udivmoddi4+0x290>
 8000c1e:	45a4      	cmp	ip, r4
 8000c20:	f240 8104 	bls.w	8000e2c <__udivmoddi4+0x290>
 8000c24:	3802      	subs	r0, #2
 8000c26:	442c      	add	r4, r5
 8000c28:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c2c:	eba4 040c 	sub.w	r4, r4, ip
 8000c30:	2700      	movs	r7, #0
 8000c32:	b11e      	cbz	r6, 8000c3c <__udivmoddi4+0xa0>
 8000c34:	40d4      	lsrs	r4, r2
 8000c36:	2300      	movs	r3, #0
 8000c38:	e9c6 4300 	strd	r4, r3, [r6]
 8000c3c:	4639      	mov	r1, r7
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0xbe>
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	f000 80eb 	beq.w	8000e22 <__udivmoddi4+0x286>
 8000c4c:	2700      	movs	r7, #0
 8000c4e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c52:	4638      	mov	r0, r7
 8000c54:	4639      	mov	r1, r7
 8000c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5a:	fab3 f783 	clz	r7, r3
 8000c5e:	2f00      	cmp	r7, #0
 8000c60:	d147      	bne.n	8000cf2 <__udivmoddi4+0x156>
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d302      	bcc.n	8000c6c <__udivmoddi4+0xd0>
 8000c66:	4282      	cmp	r2, r0
 8000c68:	f200 80fa 	bhi.w	8000e60 <__udivmoddi4+0x2c4>
 8000c6c:	1a84      	subs	r4, r0, r2
 8000c6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c72:	2001      	movs	r0, #1
 8000c74:	4698      	mov	r8, r3
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d0e0      	beq.n	8000c3c <__udivmoddi4+0xa0>
 8000c7a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c7e:	e7dd      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000c80:	b902      	cbnz	r2, 8000c84 <__udivmoddi4+0xe8>
 8000c82:	deff      	udf	#255	; 0xff
 8000c84:	fab2 f282 	clz	r2, r2
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	f040 808f 	bne.w	8000dac <__udivmoddi4+0x210>
 8000c8e:	1b49      	subs	r1, r1, r5
 8000c90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c94:	fa1f f885 	uxth.w	r8, r5
 8000c98:	2701      	movs	r7, #1
 8000c9a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c9e:	0c23      	lsrs	r3, r4, #16
 8000ca0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ca4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca8:	fb08 f10c 	mul.w	r1, r8, ip
 8000cac:	4299      	cmp	r1, r3
 8000cae:	d907      	bls.n	8000cc0 <__udivmoddi4+0x124>
 8000cb0:	18eb      	adds	r3, r5, r3
 8000cb2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb6:	d202      	bcs.n	8000cbe <__udivmoddi4+0x122>
 8000cb8:	4299      	cmp	r1, r3
 8000cba:	f200 80cd 	bhi.w	8000e58 <__udivmoddi4+0x2bc>
 8000cbe:	4684      	mov	ip, r0
 8000cc0:	1a59      	subs	r1, r3, r1
 8000cc2:	b2a3      	uxth	r3, r4
 8000cc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ccc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cd0:	fb08 f800 	mul.w	r8, r8, r0
 8000cd4:	45a0      	cmp	r8, r4
 8000cd6:	d907      	bls.n	8000ce8 <__udivmoddi4+0x14c>
 8000cd8:	192c      	adds	r4, r5, r4
 8000cda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cde:	d202      	bcs.n	8000ce6 <__udivmoddi4+0x14a>
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	f200 80b6 	bhi.w	8000e52 <__udivmoddi4+0x2b6>
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	eba4 0408 	sub.w	r4, r4, r8
 8000cec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cf0:	e79f      	b.n	8000c32 <__udivmoddi4+0x96>
 8000cf2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cf6:	40bb      	lsls	r3, r7
 8000cf8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cfc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d00:	fa01 f407 	lsl.w	r4, r1, r7
 8000d04:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d08:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d0c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d10:	4325      	orrs	r5, r4
 8000d12:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d16:	0c2c      	lsrs	r4, r5, #16
 8000d18:	fb08 3319 	mls	r3, r8, r9, r3
 8000d1c:	fa1f fa8e 	uxth.w	sl, lr
 8000d20:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d24:	fb09 f40a 	mul.w	r4, r9, sl
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d2e:	fa00 f107 	lsl.w	r1, r0, r7
 8000d32:	d90b      	bls.n	8000d4c <__udivmoddi4+0x1b0>
 8000d34:	eb1e 0303 	adds.w	r3, lr, r3
 8000d38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d3c:	f080 8087 	bcs.w	8000e4e <__udivmoddi4+0x2b2>
 8000d40:	429c      	cmp	r4, r3
 8000d42:	f240 8084 	bls.w	8000e4e <__udivmoddi4+0x2b2>
 8000d46:	f1a9 0902 	sub.w	r9, r9, #2
 8000d4a:	4473      	add	r3, lr
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	b2ad      	uxth	r5, r5
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d5c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d60:	45a2      	cmp	sl, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x1da>
 8000d64:	eb1e 0404 	adds.w	r4, lr, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6c:	d26b      	bcs.n	8000e46 <__udivmoddi4+0x2aa>
 8000d6e:	45a2      	cmp	sl, r4
 8000d70:	d969      	bls.n	8000e46 <__udivmoddi4+0x2aa>
 8000d72:	3802      	subs	r0, #2
 8000d74:	4474      	add	r4, lr
 8000d76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d7e:	eba4 040a 	sub.w	r4, r4, sl
 8000d82:	454c      	cmp	r4, r9
 8000d84:	46c2      	mov	sl, r8
 8000d86:	464b      	mov	r3, r9
 8000d88:	d354      	bcc.n	8000e34 <__udivmoddi4+0x298>
 8000d8a:	d051      	beq.n	8000e30 <__udivmoddi4+0x294>
 8000d8c:	2e00      	cmp	r6, #0
 8000d8e:	d069      	beq.n	8000e64 <__udivmoddi4+0x2c8>
 8000d90:	ebb1 050a 	subs.w	r5, r1, sl
 8000d94:	eb64 0403 	sbc.w	r4, r4, r3
 8000d98:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d9c:	40fd      	lsrs	r5, r7
 8000d9e:	40fc      	lsrs	r4, r7
 8000da0:	ea4c 0505 	orr.w	r5, ip, r5
 8000da4:	e9c6 5400 	strd	r5, r4, [r6]
 8000da8:	2700      	movs	r7, #0
 8000daa:	e747      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000dac:	f1c2 0320 	rsb	r3, r2, #32
 8000db0:	fa20 f703 	lsr.w	r7, r0, r3
 8000db4:	4095      	lsls	r5, r2
 8000db6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dba:	fa21 f303 	lsr.w	r3, r1, r3
 8000dbe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc2:	4338      	orrs	r0, r7
 8000dc4:	0c01      	lsrs	r1, r0, #16
 8000dc6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dca:	fa1f f885 	uxth.w	r8, r5
 8000dce:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd6:	fb07 f308 	mul.w	r3, r7, r8
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	fa04 f402 	lsl.w	r4, r4, r2
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x256>
 8000de2:	1869      	adds	r1, r5, r1
 8000de4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000de8:	d22f      	bcs.n	8000e4a <__udivmoddi4+0x2ae>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d92d      	bls.n	8000e4a <__udivmoddi4+0x2ae>
 8000dee:	3f02      	subs	r7, #2
 8000df0:	4429      	add	r1, r5
 8000df2:	1acb      	subs	r3, r1, r3
 8000df4:	b281      	uxth	r1, r0
 8000df6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dfa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb00 f308 	mul.w	r3, r0, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	d907      	bls.n	8000e1a <__udivmoddi4+0x27e>
 8000e0a:	1869      	adds	r1, r5, r1
 8000e0c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e10:	d217      	bcs.n	8000e42 <__udivmoddi4+0x2a6>
 8000e12:	428b      	cmp	r3, r1
 8000e14:	d915      	bls.n	8000e42 <__udivmoddi4+0x2a6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	4429      	add	r1, r5
 8000e1a:	1ac9      	subs	r1, r1, r3
 8000e1c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e20:	e73b      	b.n	8000c9a <__udivmoddi4+0xfe>
 8000e22:	4637      	mov	r7, r6
 8000e24:	4630      	mov	r0, r6
 8000e26:	e709      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000e28:	4607      	mov	r7, r0
 8000e2a:	e6e7      	b.n	8000bfc <__udivmoddi4+0x60>
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	e6fb      	b.n	8000c28 <__udivmoddi4+0x8c>
 8000e30:	4541      	cmp	r1, r8
 8000e32:	d2ab      	bcs.n	8000d8c <__udivmoddi4+0x1f0>
 8000e34:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e38:	eb69 020e 	sbc.w	r2, r9, lr
 8000e3c:	3801      	subs	r0, #1
 8000e3e:	4613      	mov	r3, r2
 8000e40:	e7a4      	b.n	8000d8c <__udivmoddi4+0x1f0>
 8000e42:	4660      	mov	r0, ip
 8000e44:	e7e9      	b.n	8000e1a <__udivmoddi4+0x27e>
 8000e46:	4618      	mov	r0, r3
 8000e48:	e795      	b.n	8000d76 <__udivmoddi4+0x1da>
 8000e4a:	4667      	mov	r7, ip
 8000e4c:	e7d1      	b.n	8000df2 <__udivmoddi4+0x256>
 8000e4e:	4681      	mov	r9, r0
 8000e50:	e77c      	b.n	8000d4c <__udivmoddi4+0x1b0>
 8000e52:	3802      	subs	r0, #2
 8000e54:	442c      	add	r4, r5
 8000e56:	e747      	b.n	8000ce8 <__udivmoddi4+0x14c>
 8000e58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e5c:	442b      	add	r3, r5
 8000e5e:	e72f      	b.n	8000cc0 <__udivmoddi4+0x124>
 8000e60:	4638      	mov	r0, r7
 8000e62:	e708      	b.n	8000c76 <__udivmoddi4+0xda>
 8000e64:	4637      	mov	r7, r6
 8000e66:	e6e9      	b.n	8000c3c <__udivmoddi4+0xa0>

08000e68 <__aeabi_idiv0>:
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop

08000e6c <LCD1602_EnablePulse>:

//***** Functions definitions *****//
//Private functions
//1) Enable EN pulse
static void LCD1602_EnablePulse(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8000e70:	4b0c      	ldr	r3, [pc, #48]	; (8000ea4 <LCD1602_EnablePulse+0x38>)
 8000e72:	6818      	ldr	r0, [r3, #0]
 8000e74:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <LCD1602_EnablePulse+0x3c>)
 8000e76:	881b      	ldrh	r3, [r3, #0]
 8000e78:	2201      	movs	r2, #1
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	f005 fae0 	bl	8006440 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(writeTimeConstant);
 8000e80:	230a      	movs	r3, #10
 8000e82:	4618      	mov	r0, r3
 8000e84:	f000 f97c 	bl	8001180 <LCD1602_TIM_MicorSecDelay>
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8000e88:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <LCD1602_EnablePulse+0x38>)
 8000e8a:	6818      	ldr	r0, [r3, #0]
 8000e8c:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <LCD1602_EnablePulse+0x3c>)
 8000e8e:	881b      	ldrh	r3, [r3, #0]
 8000e90:	2200      	movs	r2, #0
 8000e92:	4619      	mov	r1, r3
 8000e94:	f005 fad4 	bl	8006440 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(60);
 8000e98:	203c      	movs	r0, #60	; 0x3c
 8000e9a:	f000 f971 	bl	8001180 <LCD1602_TIM_MicorSecDelay>
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	20000204 	.word	0x20000204
 8000ea8:	2000020a 	.word	0x2000020a

08000eac <LCD1602_RS>:
//2) RS control
static void LCD1602_RS(bool state)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d008      	beq.n	8000ece <LCD1602_RS+0x22>
 8000ebc:	4b0a      	ldr	r3, [pc, #40]	; (8000ee8 <LCD1602_RS+0x3c>)
 8000ebe:	6818      	ldr	r0, [r3, #0]
 8000ec0:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <LCD1602_RS+0x40>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	f005 faba 	bl	8006440 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
}
 8000ecc:	e007      	b.n	8000ede <LCD1602_RS+0x32>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8000ece:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <LCD1602_RS+0x3c>)
 8000ed0:	6818      	ldr	r0, [r3, #0]
 8000ed2:	4b06      	ldr	r3, [pc, #24]	; (8000eec <LCD1602_RS+0x40>)
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	4619      	mov	r1, r3
 8000eda:	f005 fab1 	bl	8006440 <HAL_GPIO_WritePin>
}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20000204 	.word	0x20000204
 8000eec:	20000208 	.word	0x20000208

08000ef0 <LCD1602_write>:

//3) Write Parallel interface
static void LCD1602_write(uint8_t byte)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = byte&0xF, MSB_nibble = (byte>>4)&0xF;
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	f003 030f 	and.w	r3, r3, #15
 8000f00:	73fb      	strb	r3, [r7, #15]
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	091b      	lsrs	r3, r3, #4
 8000f06:	73bb      	strb	r3, [r7, #14]
	 
	if(mode_8_4_I2C == 1)		//8bits mode
 8000f08:	4b61      	ldr	r3, [pc, #388]	; (8001090 <LCD1602_write+0x1a0>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d15a      	bne.n	8000fc6 <LCD1602_write+0xd6>
	{
		//write data to output pins
		//LSB data
		HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8000f10:	4b60      	ldr	r3, [pc, #384]	; (8001094 <LCD1602_write+0x1a4>)
 8000f12:	6818      	ldr	r0, [r3, #0]
 8000f14:	4b60      	ldr	r3, [pc, #384]	; (8001098 <LCD1602_write+0x1a8>)
 8000f16:	8819      	ldrh	r1, [r3, #0]
 8000f18:	7bfb      	ldrb	r3, [r7, #15]
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	461a      	mov	r2, r3
 8000f22:	f005 fa8d 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8000f26:	4b5b      	ldr	r3, [pc, #364]	; (8001094 <LCD1602_write+0x1a4>)
 8000f28:	6818      	ldr	r0, [r3, #0]
 8000f2a:	4b5c      	ldr	r3, [pc, #368]	; (800109c <LCD1602_write+0x1ac>)
 8000f2c:	8819      	ldrh	r1, [r3, #0]
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	f003 0302 	and.w	r3, r3, #2
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	461a      	mov	r2, r3
 8000f38:	f005 fa82 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8000f3c:	4b55      	ldr	r3, [pc, #340]	; (8001094 <LCD1602_write+0x1a4>)
 8000f3e:	6818      	ldr	r0, [r3, #0]
 8000f40:	4b57      	ldr	r3, [pc, #348]	; (80010a0 <LCD1602_write+0x1b0>)
 8000f42:	8819      	ldrh	r1, [r3, #0]
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
 8000f46:	f003 0304 	and.w	r3, r3, #4
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	f005 fa77 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8000f52:	4b50      	ldr	r3, [pc, #320]	; (8001094 <LCD1602_write+0x1a4>)
 8000f54:	6818      	ldr	r0, [r3, #0]
 8000f56:	4b53      	ldr	r3, [pc, #332]	; (80010a4 <LCD1602_write+0x1b4>)
 8000f58:	8819      	ldrh	r1, [r3, #0]
 8000f5a:	7bfb      	ldrb	r3, [r7, #15]
 8000f5c:	f003 0308 	and.w	r3, r3, #8
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	461a      	mov	r2, r3
 8000f64:	f005 fa6c 	bl	8006440 <HAL_GPIO_WritePin>
		//MSB data
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000f68:	4b4f      	ldr	r3, [pc, #316]	; (80010a8 <LCD1602_write+0x1b8>)
 8000f6a:	6818      	ldr	r0, [r3, #0]
 8000f6c:	4b4f      	ldr	r3, [pc, #316]	; (80010ac <LCD1602_write+0x1bc>)
 8000f6e:	8819      	ldrh	r1, [r3, #0]
 8000f70:	7bbb      	ldrb	r3, [r7, #14]
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	461a      	mov	r2, r3
 8000f7a:	f005 fa61 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000f7e:	4b4a      	ldr	r3, [pc, #296]	; (80010a8 <LCD1602_write+0x1b8>)
 8000f80:	6818      	ldr	r0, [r3, #0]
 8000f82:	4b4b      	ldr	r3, [pc, #300]	; (80010b0 <LCD1602_write+0x1c0>)
 8000f84:	8819      	ldrh	r1, [r3, #0]
 8000f86:	7bbb      	ldrb	r3, [r7, #14]
 8000f88:	f003 0302 	and.w	r3, r3, #2
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	461a      	mov	r2, r3
 8000f90:	f005 fa56 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000f94:	4b44      	ldr	r3, [pc, #272]	; (80010a8 <LCD1602_write+0x1b8>)
 8000f96:	6818      	ldr	r0, [r3, #0]
 8000f98:	4b46      	ldr	r3, [pc, #280]	; (80010b4 <LCD1602_write+0x1c4>)
 8000f9a:	8819      	ldrh	r1, [r3, #0]
 8000f9c:	7bbb      	ldrb	r3, [r7, #14]
 8000f9e:	f003 0304 	and.w	r3, r3, #4
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	f005 fa4b 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8000faa:	4b3f      	ldr	r3, [pc, #252]	; (80010a8 <LCD1602_write+0x1b8>)
 8000fac:	6818      	ldr	r0, [r3, #0]
 8000fae:	4b42      	ldr	r3, [pc, #264]	; (80010b8 <LCD1602_write+0x1c8>)
 8000fb0:	8819      	ldrh	r1, [r3, #0]
 8000fb2:	7bbb      	ldrb	r3, [r7, #14]
 8000fb4:	f003 0308 	and.w	r3, r3, #8
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	461a      	mov	r2, r3
 8000fbc:	f005 fa40 	bl	8006440 <HAL_GPIO_WritePin>
		//Write the Enable pulse
		LCD1602_EnablePulse();
 8000fc0:	f7ff ff54 	bl	8000e6c <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
		//Write the Enable pulse
		LCD1602_EnablePulse();
	}
}
 8000fc4:	e05f      	b.n	8001086 <LCD1602_write+0x196>
	else if(mode_8_4_I2C == 2)	//4 bits mode
 8000fc6:	4b32      	ldr	r3, [pc, #200]	; (8001090 <LCD1602_write+0x1a0>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	d15b      	bne.n	8001086 <LCD1602_write+0x196>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000fce:	4b36      	ldr	r3, [pc, #216]	; (80010a8 <LCD1602_write+0x1b8>)
 8000fd0:	6818      	ldr	r0, [r3, #0]
 8000fd2:	4b36      	ldr	r3, [pc, #216]	; (80010ac <LCD1602_write+0x1bc>)
 8000fd4:	8819      	ldrh	r1, [r3, #0]
 8000fd6:	7bbb      	ldrb	r3, [r7, #14]
 8000fd8:	f003 0301 	and.w	r3, r3, #1
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	461a      	mov	r2, r3
 8000fe0:	f005 fa2e 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000fe4:	4b30      	ldr	r3, [pc, #192]	; (80010a8 <LCD1602_write+0x1b8>)
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	4b31      	ldr	r3, [pc, #196]	; (80010b0 <LCD1602_write+0x1c0>)
 8000fea:	8819      	ldrh	r1, [r3, #0]
 8000fec:	7bbb      	ldrb	r3, [r7, #14]
 8000fee:	f003 0302 	and.w	r3, r3, #2
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	f005 fa23 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000ffa:	4b2b      	ldr	r3, [pc, #172]	; (80010a8 <LCD1602_write+0x1b8>)
 8000ffc:	6818      	ldr	r0, [r3, #0]
 8000ffe:	4b2d      	ldr	r3, [pc, #180]	; (80010b4 <LCD1602_write+0x1c4>)
 8001000:	8819      	ldrh	r1, [r3, #0]
 8001002:	7bbb      	ldrb	r3, [r7, #14]
 8001004:	f003 0304 	and.w	r3, r3, #4
 8001008:	b2db      	uxtb	r3, r3
 800100a:	461a      	mov	r2, r3
 800100c:	f005 fa18 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001010:	4b25      	ldr	r3, [pc, #148]	; (80010a8 <LCD1602_write+0x1b8>)
 8001012:	6818      	ldr	r0, [r3, #0]
 8001014:	4b28      	ldr	r3, [pc, #160]	; (80010b8 <LCD1602_write+0x1c8>)
 8001016:	8819      	ldrh	r1, [r3, #0]
 8001018:	7bbb      	ldrb	r3, [r7, #14]
 800101a:	f003 0308 	and.w	r3, r3, #8
 800101e:	b2db      	uxtb	r3, r3
 8001020:	461a      	mov	r2, r3
 8001022:	f005 fa0d 	bl	8006440 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 8001026:	f7ff ff21 	bl	8000e6c <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 800102a:	4b1f      	ldr	r3, [pc, #124]	; (80010a8 <LCD1602_write+0x1b8>)
 800102c:	6818      	ldr	r0, [r3, #0]
 800102e:	4b1f      	ldr	r3, [pc, #124]	; (80010ac <LCD1602_write+0x1bc>)
 8001030:	8819      	ldrh	r1, [r3, #0]
 8001032:	7bfb      	ldrb	r3, [r7, #15]
 8001034:	f003 0301 	and.w	r3, r3, #1
 8001038:	b2db      	uxtb	r3, r3
 800103a:	461a      	mov	r2, r3
 800103c:	f005 fa00 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001040:	4b19      	ldr	r3, [pc, #100]	; (80010a8 <LCD1602_write+0x1b8>)
 8001042:	6818      	ldr	r0, [r3, #0]
 8001044:	4b1a      	ldr	r3, [pc, #104]	; (80010b0 <LCD1602_write+0x1c0>)
 8001046:	8819      	ldrh	r1, [r3, #0]
 8001048:	7bfb      	ldrb	r3, [r7, #15]
 800104a:	f003 0302 	and.w	r3, r3, #2
 800104e:	b2db      	uxtb	r3, r3
 8001050:	461a      	mov	r2, r3
 8001052:	f005 f9f5 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001056:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <LCD1602_write+0x1b8>)
 8001058:	6818      	ldr	r0, [r3, #0]
 800105a:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <LCD1602_write+0x1c4>)
 800105c:	8819      	ldrh	r1, [r3, #0]
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	f003 0304 	and.w	r3, r3, #4
 8001064:	b2db      	uxtb	r3, r3
 8001066:	461a      	mov	r2, r3
 8001068:	f005 f9ea 	bl	8006440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 800106c:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <LCD1602_write+0x1b8>)
 800106e:	6818      	ldr	r0, [r3, #0]
 8001070:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <LCD1602_write+0x1c8>)
 8001072:	8819      	ldrh	r1, [r3, #0]
 8001074:	7bfb      	ldrb	r3, [r7, #15]
 8001076:	f003 0308 	and.w	r3, r3, #8
 800107a:	b2db      	uxtb	r3, r3
 800107c:	461a      	mov	r2, r3
 800107e:	f005 f9df 	bl	8006440 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 8001082:	f7ff fef3 	bl	8000e6c <LCD1602_EnablePulse>
}
 8001086:	bf00      	nop
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	20000000 	.word	0x20000000
 8001094:	2000020c 	.word	0x2000020c
 8001098:	20000210 	.word	0x20000210
 800109c:	20000212 	.word	0x20000212
 80010a0:	20000214 	.word	0x20000214
 80010a4:	20000216 	.word	0x20000216
 80010a8:	20000218 	.word	0x20000218
 80010ac:	2000021c 	.word	0x2000021c
 80010b0:	2000021e 	.word	0x2000021e
 80010b4:	20000220 	.word	0x20000220
 80010b8:	20000222 	.word	0x20000222
 80010bc:	00000000 	.word	0x00000000

080010c0 <LCD1602_TIM_Config>:
//4) Microsecond delay functions
static void LCD1602_TIM_Config(void)
{
 80010c0:	b590      	push	{r4, r7, lr}
 80010c2:	b089      	sub	sp, #36	; 0x24
 80010c4:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef myCLKtypeDef;
	uint32_t clockSpeed;
	uint32_t flashLatencyVar;
	HAL_RCC_GetClockConfig(&myCLKtypeDef, &flashLatencyVar);
 80010c6:	1d3a      	adds	r2, r7, #4
 80010c8:	f107 0308 	add.w	r3, r7, #8
 80010cc:	4611      	mov	r1, r2
 80010ce:	4618      	mov	r0, r3
 80010d0:	f005 fe1e 	bl	8006d10 <HAL_RCC_GetClockConfig>
	if(myCLKtypeDef.APB1CLKDivider == RCC_HCLK_DIV1)
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d103      	bne.n	80010e2 <LCD1602_TIM_Config+0x22>
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq();
 80010da:	f005 fe05 	bl	8006ce8 <HAL_RCC_GetPCLK1Freq>
 80010de:	61f8      	str	r0, [r7, #28]
 80010e0:	e004      	b.n	80010ec <LCD1602_TIM_Config+0x2c>
	}
	else
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq()*2;
 80010e2:	f005 fe01 	bl	8006ce8 <HAL_RCC_GetPCLK1Freq>
 80010e6:	4603      	mov	r3, r0
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	61fb      	str	r3, [r7, #28]
	}
	clockSpeed *= 0.000001;
 80010ec:	69f8      	ldr	r0, [r7, #28]
 80010ee:	f7ff fa09 	bl	8000504 <__aeabi_ui2d>
 80010f2:	a321      	add	r3, pc, #132	; (adr r3, 8001178 <LCD1602_TIM_Config+0xb8>)
 80010f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f8:	f7ff fa7e 	bl	80005f8 <__aeabi_dmul>
 80010fc:	4603      	mov	r3, r0
 80010fe:	460c      	mov	r4, r1
 8001100:	4618      	mov	r0, r3
 8001102:	4621      	mov	r1, r4
 8001104:	f7ff fd12 	bl	8000b2c <__aeabi_d2uiz>
 8001108:	4603      	mov	r3, r0
 800110a:	61fb      	str	r3, [r7, #28]
	
	//Enable clock for TIM2 timer
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 800110c:	4b18      	ldr	r3, [pc, #96]	; (8001170 <LCD1602_TIM_Config+0xb0>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001110:	4a17      	ldr	r2, [pc, #92]	; (8001170 <LCD1602_TIM_Config+0xb0>)
 8001112:	f043 0302 	orr.w	r3, r3, #2
 8001116:	6413      	str	r3, [r2, #64]	; 0x40
	//Set the mode to Count up
	TIM3->CR1 &= ~(0x0010);
 8001118:	4b16      	ldr	r3, [pc, #88]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a15      	ldr	r2, [pc, #84]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 800111e:	f023 0310 	bic.w	r3, r3, #16
 8001122:	6013      	str	r3, [r2, #0]
	//Enable Update Event
	TIM3->CR1 &= ~(0x0001);
 8001124:	4b13      	ldr	r3, [pc, #76]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a12      	ldr	r2, [pc, #72]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 800112a:	f023 0301 	bic.w	r3, r3, #1
 800112e:	6013      	str	r3, [r2, #0]
	//Update request source 
	TIM3->CR1 &= ~(1UL << 2);
 8001130:	4b10      	ldr	r3, [pc, #64]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a0f      	ldr	r2, [pc, #60]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 8001136:	f023 0304 	bic.w	r3, r3, #4
 800113a:	6013      	str	r3, [r2, #0]
	// Set bit 3 High to enable One-Pulse mode
	TIM3->CR1 |= (1UL << 3);				  
 800113c:	4b0d      	ldr	r3, [pc, #52]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a0c      	ldr	r2, [pc, #48]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 8001142:	f043 0308 	orr.w	r3, r3, #8
 8001146:	6013      	str	r3, [r2, #0]
	//Set the Prescalar
	TIM3->PSC = clockSpeed-1;
 8001148:	4a0a      	ldr	r2, [pc, #40]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	3b01      	subs	r3, #1
 800114e:	6293      	str	r3, [r2, #40]	; 0x28
	//Set and Auto-Reload Value to delay the timer 1 sec
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 8001150:	4b08      	ldr	r3, [pc, #32]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 8001152:	2209      	movs	r2, #9
 8001154:	62da      	str	r2, [r3, #44]	; 0x2c
	//Event generation handling to reset the counter
	TIM3->EGR = 1; 					//Update generate auto
 8001156:	4b07      	ldr	r3, [pc, #28]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 8001158:	2201      	movs	r2, #1
 800115a:	615a      	str	r2, [r3, #20]
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
 800115c:	4b05      	ldr	r3, [pc, #20]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 800115e:	691b      	ldr	r3, [r3, #16]
 8001160:	4a04      	ldr	r2, [pc, #16]	; (8001174 <LCD1602_TIM_Config+0xb4>)
 8001162:	f023 0301 	bic.w	r3, r3, #1
 8001166:	6113      	str	r3, [r2, #16]
}
 8001168:	bf00      	nop
 800116a:	3724      	adds	r7, #36	; 0x24
 800116c:	46bd      	mov	sp, r7
 800116e:	bd90      	pop	{r4, r7, pc}
 8001170:	40023800 	.word	0x40023800
 8001174:	40000400 	.word	0x40000400
 8001178:	a0b5ed8d 	.word	0xa0b5ed8d
 800117c:	3eb0c6f7 	.word	0x3eb0c6f7

08001180 <LCD1602_TIM_MicorSecDelay>:
static void LCD1602_TIM_MicorSecDelay(uint32_t uSecDelay)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
	TIM3->ARR = uSecDelay-1;
 8001188:	4a0e      	ldr	r2, [pc, #56]	; (80011c4 <LCD1602_TIM_MicorSecDelay+0x44>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	3b01      	subs	r3, #1
 800118e:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM3->SR &= ~(0x0001);  // Clear UEV flag
 8001190:	4b0c      	ldr	r3, [pc, #48]	; (80011c4 <LCD1602_TIM_MicorSecDelay+0x44>)
 8001192:	691b      	ldr	r3, [r3, #16]
 8001194:	4a0b      	ldr	r2, [pc, #44]	; (80011c4 <LCD1602_TIM_MicorSecDelay+0x44>)
 8001196:	f023 0301 	bic.w	r3, r3, #1
 800119a:	6113      	str	r3, [r2, #16]
	TIM3->CR1 |= 1UL;
 800119c:	4b09      	ldr	r3, [pc, #36]	; (80011c4 <LCD1602_TIM_MicorSecDelay+0x44>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a08      	ldr	r2, [pc, #32]	; (80011c4 <LCD1602_TIM_MicorSecDelay+0x44>)
 80011a2:	f043 0301 	orr.w	r3, r3, #1
 80011a6:	6013      	str	r3, [r2, #0]
	while((TIM3->SR&0x0001) != 1);
 80011a8:	bf00      	nop
 80011aa:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <LCD1602_TIM_MicorSecDelay+0x44>)
 80011ac:	691b      	ldr	r3, [r3, #16]
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d1f9      	bne.n	80011aa <LCD1602_TIM_MicorSecDelay+0x2a>
}
 80011b6:	bf00      	nop
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	40000400 	.word	0x40000400

080011c8 <LCD1602_writeCommand>:
//5) Write command
static void LCD1602_writeCommand(uint8_t command)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
	//Set RS to 0
	LCD1602_RS(false);
 80011d2:	2000      	movs	r0, #0
 80011d4:	f7ff fe6a 	bl	8000eac <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(command);
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff fe88 	bl	8000ef0 <LCD1602_write>
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <LCD1602_Begin8BIT>:
}

//Public functions
//1) LCD begin 8 bits function
void LCD1602_Begin8BIT(GPIO_TypeDef* PORT_RS_E, uint16_t RS, uint16_t E, GPIO_TypeDef* PORT_LSBs0to3, uint16_t D0, uint16_t D1, uint16_t D2, uint16_t D3, GPIO_TypeDef* PORT_MSBs4to7, uint16_t D4, uint16_t D5, uint16_t D6, uint16_t D7)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	60f8      	str	r0, [r7, #12]
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	460b      	mov	r3, r1
 80011f4:	817b      	strh	r3, [r7, #10]
 80011f6:	4613      	mov	r3, r2
 80011f8:	813b      	strh	r3, [r7, #8]
	//Set GPIO Ports and Pins data
	PORT_RS_and_E = PORT_RS_E;
 80011fa:	4a2a      	ldr	r2, [pc, #168]	; (80012a4 <LCD1602_Begin8BIT+0xbc>)
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	6013      	str	r3, [r2, #0]
	PIN_RS = RS;
 8001200:	4a29      	ldr	r2, [pc, #164]	; (80012a8 <LCD1602_Begin8BIT+0xc0>)
 8001202:	897b      	ldrh	r3, [r7, #10]
 8001204:	8013      	strh	r3, [r2, #0]
	PIN_E = E;
 8001206:	4a29      	ldr	r2, [pc, #164]	; (80012ac <LCD1602_Begin8BIT+0xc4>)
 8001208:	893b      	ldrh	r3, [r7, #8]
 800120a:	8013      	strh	r3, [r2, #0]
	PORT_LSB = PORT_LSBs0to3;
 800120c:	4a28      	ldr	r2, [pc, #160]	; (80012b0 <LCD1602_Begin8BIT+0xc8>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6013      	str	r3, [r2, #0]
	D0_PIN = D0;
 8001212:	4a28      	ldr	r2, [pc, #160]	; (80012b4 <LCD1602_Begin8BIT+0xcc>)
 8001214:	8b3b      	ldrh	r3, [r7, #24]
 8001216:	8013      	strh	r3, [r2, #0]
	D1_PIN = D1;
 8001218:	4a27      	ldr	r2, [pc, #156]	; (80012b8 <LCD1602_Begin8BIT+0xd0>)
 800121a:	8bbb      	ldrh	r3, [r7, #28]
 800121c:	8013      	strh	r3, [r2, #0]
	D2_PIN = D2;
 800121e:	4a27      	ldr	r2, [pc, #156]	; (80012bc <LCD1602_Begin8BIT+0xd4>)
 8001220:	8c3b      	ldrh	r3, [r7, #32]
 8001222:	8013      	strh	r3, [r2, #0]
	D3_PIN = D3;
 8001224:	4a26      	ldr	r2, [pc, #152]	; (80012c0 <LCD1602_Begin8BIT+0xd8>)
 8001226:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001228:	8013      	strh	r3, [r2, #0]
	PORT_MSB = PORT_MSBs4to7;
 800122a:	4a26      	ldr	r2, [pc, #152]	; (80012c4 <LCD1602_Begin8BIT+0xdc>)
 800122c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800122e:	6013      	str	r3, [r2, #0]
	D4_PIN = D4;
 8001230:	4a25      	ldr	r2, [pc, #148]	; (80012c8 <LCD1602_Begin8BIT+0xe0>)
 8001232:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001234:	8013      	strh	r3, [r2, #0]
	D5_PIN = D5;
 8001236:	4a25      	ldr	r2, [pc, #148]	; (80012cc <LCD1602_Begin8BIT+0xe4>)
 8001238:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800123a:	8013      	strh	r3, [r2, #0]
	D6_PIN = D6;
 800123c:	4a24      	ldr	r2, [pc, #144]	; (80012d0 <LCD1602_Begin8BIT+0xe8>)
 800123e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001240:	8013      	strh	r3, [r2, #0]
	D7_PIN = D7;
 8001242:	4a24      	ldr	r2, [pc, #144]	; (80012d4 <LCD1602_Begin8BIT+0xec>)
 8001244:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001246:	8013      	strh	r3, [r2, #0]
	//Initialise microsecond timer
	LCD1602_TIM_Config();
 8001248:	f7ff ff3a 	bl	80010c0 <LCD1602_TIM_Config>
	//Set the mode to 8 bits
	mode_8_4_I2C = 1;
 800124c:	4b22      	ldr	r3, [pc, #136]	; (80012d8 <LCD1602_Begin8BIT+0xf0>)
 800124e:	2201      	movs	r2, #1
 8001250:	701a      	strb	r2, [r3, #0]
	//Function set variable to 8 bits mode
	FunctionSet = 0x38;
 8001252:	4b22      	ldr	r3, [pc, #136]	; (80012dc <LCD1602_Begin8BIT+0xf4>)
 8001254:	2238      	movs	r2, #56	; 0x38
 8001256:	701a      	strb	r2, [r3, #0]
	
	//Initialise LCD
	//1. Wait at least 15ms
	HAL_Delay(20);
 8001258:	2014      	movs	r0, #20
 800125a:	f004 f9e3 	bl	8005624 <HAL_Delay>
	//2. Attentions sequence
	LCD1602_writeCommand(0x30);
 800125e:	2030      	movs	r0, #48	; 0x30
 8001260:	f7ff ffb2 	bl	80011c8 <LCD1602_writeCommand>
	HAL_Delay(5);
 8001264:	2005      	movs	r0, #5
 8001266:	f004 f9dd 	bl	8005624 <HAL_Delay>
	LCD1602_writeCommand(0x30);
 800126a:	2030      	movs	r0, #48	; 0x30
 800126c:	f7ff ffac 	bl	80011c8 <LCD1602_writeCommand>
	HAL_Delay(1);
 8001270:	2001      	movs	r0, #1
 8001272:	f004 f9d7 	bl	8005624 <HAL_Delay>
	LCD1602_writeCommand(0x30);
 8001276:	2030      	movs	r0, #48	; 0x30
 8001278:	f7ff ffa6 	bl	80011c8 <LCD1602_writeCommand>
	HAL_Delay(1);
 800127c:	2001      	movs	r0, #1
 800127e:	f004 f9d1 	bl	8005624 <HAL_Delay>
	//3. Function set; Enable 2 lines, Data length to 8 bits
	LCD1602_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N | LCD_FUNCTION_DL);
 8001282:	2038      	movs	r0, #56	; 0x38
 8001284:	f7ff ffa0 	bl	80011c8 <LCD1602_writeCommand>
	//4. Display control (Display ON, Cursor ON, blink cursor)
	LCD1602_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 8001288:	200f      	movs	r0, #15
 800128a:	f7ff ff9d 	bl	80011c8 <LCD1602_writeCommand>
	//5. Clear LCD and return home
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 800128e:	2001      	movs	r0, #1
 8001290:	f7ff ff9a 	bl	80011c8 <LCD1602_writeCommand>
	HAL_Delay(2);
 8001294:	2002      	movs	r0, #2
 8001296:	f004 f9c5 	bl	8005624 <HAL_Delay>
}
 800129a:	bf00      	nop
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000204 	.word	0x20000204
 80012a8:	20000208 	.word	0x20000208
 80012ac:	2000020a 	.word	0x2000020a
 80012b0:	2000020c 	.word	0x2000020c
 80012b4:	20000210 	.word	0x20000210
 80012b8:	20000212 	.word	0x20000212
 80012bc:	20000214 	.word	0x20000214
 80012c0:	20000216 	.word	0x20000216
 80012c4:	20000218 	.word	0x20000218
 80012c8:	2000021c 	.word	0x2000021c
 80012cc:	2000021e 	.word	0x2000021e
 80012d0:	20000220 	.word	0x20000220
 80012d4:	20000222 	.word	0x20000222
 80012d8:	20000000 	.word	0x20000000
 80012dc:	20000001 	.word	0x20000001

080012e0 <LCD1602_setCursor>:
		LCD1602_writeData((uint8_t)string[i]);
	}
}
//4) set cursor position
void LCD1602_setCursor(uint8_t row, uint8_t col)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	460a      	mov	r2, r1
 80012ea:	71fb      	strb	r3, [r7, #7]
 80012ec:	4613      	mov	r3, r2
 80012ee:	71bb      	strb	r3, [r7, #6]
	uint8_t maskData;
	maskData = (col-1)&0x0F;
 80012f0:	79bb      	ldrb	r3, [r7, #6]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	f003 030f 	and.w	r3, r3, #15
 80012fa:	73fb      	strb	r3, [r7, #15]
	if(row==1)
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d108      	bne.n	8001314 <LCD1602_setCursor+0x34>
	{
		maskData |= (0x80);
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001308:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff ff5b 	bl	80011c8 <LCD1602_writeCommand>
	else
	{
		maskData |= (0xc0);
		LCD1602_writeCommand(maskData);
	}
}	
 8001312:	e007      	b.n	8001324 <LCD1602_setCursor+0x44>
		maskData |= (0xc0);
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800131a:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 800131c:	7bfb      	ldrb	r3, [r7, #15]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff ff52 	bl	80011c8 <LCD1602_writeCommand>
}	
 8001324:	bf00      	nop
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <LCD1602_1stLine>:
void LCD1602_1stLine(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	LCD1602_setCursor(1,1);
 8001330:	2101      	movs	r1, #1
 8001332:	2001      	movs	r0, #1
 8001334:	f7ff ffd4 	bl	80012e0 <LCD1602_setCursor>
}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}

0800133c <SELECT>:

static BYTE PowerFlag = 0; /* indicates if "power" is on */

static
inline void SELECT(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0

}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr

0800134a <DESELECT>:

static
inline void DESELECT(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0

}
 800134e:	bf00      	nop
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <xmit_spi>:

extern SPI_HandleTypeDef hspi1;

static
void xmit_spi(BYTE Data)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	4603      	mov	r3, r0
 8001360:	71fb      	strb	r3, [r7, #7]
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001362:	bf00      	nop
 8001364:	4808      	ldr	r0, [pc, #32]	; (8001388 <xmit_spi+0x30>)
 8001366:	f006 f83f 	bl	80073e8 <HAL_SPI_GetState>
 800136a:	4603      	mov	r3, r0
 800136c:	2b01      	cmp	r3, #1
 800136e:	d1f9      	bne.n	8001364 <xmit_spi+0xc>
	HAL_SPI_Transmit(&hspi1, &Data, 1, 5000);
 8001370:	1df9      	adds	r1, r7, #7
 8001372:	f241 3388 	movw	r3, #5000	; 0x1388
 8001376:	2201      	movs	r2, #1
 8001378:	4803      	ldr	r0, [pc, #12]	; (8001388 <xmit_spi+0x30>)
 800137a:	f005 fd5f 	bl	8006e3c <HAL_SPI_Transmit>
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	200008e0 	.word	0x200008e0

0800138c <rcvr_spi>:

static BYTE rcvr_spi(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af02      	add	r7, sp, #8
	unsigned char Dummy, Data;
	Dummy = 0xFF;
 8001392:	23ff      	movs	r3, #255	; 0xff
 8001394:	71fb      	strb	r3, [r7, #7]
	Data = 0;
 8001396:	2300      	movs	r3, #0
 8001398:	71bb      	strb	r3, [r7, #6]
	while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 800139a:	bf00      	nop
 800139c:	4809      	ldr	r0, [pc, #36]	; (80013c4 <rcvr_spi+0x38>)
 800139e:	f006 f823 	bl	80073e8 <HAL_SPI_GetState>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d1f9      	bne.n	800139c <rcvr_spi+0x10>
	HAL_SPI_TransmitReceive(&hspi1, &Dummy, &Data, 1, 5000);
 80013a8:	1dba      	adds	r2, r7, #6
 80013aa:	1df9      	adds	r1, r7, #7
 80013ac:	f241 3388 	movw	r3, #5000	; 0x1388
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	2301      	movs	r3, #1
 80013b4:	4803      	ldr	r0, [pc, #12]	; (80013c4 <rcvr_spi+0x38>)
 80013b6:	f005 fe75 	bl	80070a4 <HAL_SPI_TransmitReceive>

	return Data;
 80013ba:	79bb      	ldrb	r3, [r7, #6]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	200008e0 	.word	0x200008e0

080013c8 <rcvr_spi_m>:

static
void rcvr_spi_m(BYTE *dst) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	*dst = rcvr_spi();
 80013d0:	f7ff ffdc 	bl	800138c <rcvr_spi>
 80013d4:	4603      	mov	r3, r0
 80013d6:	461a      	mov	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	701a      	strb	r2, [r3, #0]
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <wait_ready>:

/*-----------------------------------------------------------------------*/
/* Wait for card ready                                                   */
/*-----------------------------z------------------------------------------*/

static BYTE wait_ready(void) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
	BYTE res;

	Timer2 = 50;
 80013ea:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <wait_ready+0x34>)
 80013ec:	2232      	movs	r2, #50	; 0x32
 80013ee:	701a      	strb	r2, [r3, #0]
	rcvr_spi();
 80013f0:	f7ff ffcc 	bl	800138c <rcvr_spi>
	do
		res = rcvr_spi();
 80013f4:	f7ff ffca 	bl	800138c <rcvr_spi>
 80013f8:	4603      	mov	r3, r0
 80013fa:	71fb      	strb	r3, [r7, #7]
	while ((res != 0xFF) && Timer2);
 80013fc:	79fb      	ldrb	r3, [r7, #7]
 80013fe:	2bff      	cmp	r3, #255	; 0xff
 8001400:	d004      	beq.n	800140c <wait_ready+0x28>
 8001402:	4b05      	ldr	r3, [pc, #20]	; (8001418 <wait_ready+0x34>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	b2db      	uxtb	r3, r3
 8001408:	2b00      	cmp	r3, #0
 800140a:	d1f3      	bne.n	80013f4 <wait_ready+0x10>

	return res;
 800140c:	79fb      	ldrb	r3, [r7, #7]
}
 800140e:	4618      	mov	r0, r3
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000225 	.word	0x20000225

0800141c <power_on>:
/*-----------------------------------------------------------------------*/
/* When the target system does not support socket power control, there   */
/* is nothing to do in these functions and chk_power always returns 1.   */

static
void power_on(void) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
	unsigned char i, cmd_arg[6];
	unsigned int Count = 0x1FFF;
 8001422:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8001426:	60bb      	str	r3, [r7, #8]

	DESELECT();
 8001428:	f7ff ff8f 	bl	800134a <DESELECT>

	for (i = 0; i < 10; i++)
 800142c:	2300      	movs	r3, #0
 800142e:	73fb      	strb	r3, [r7, #15]
 8001430:	e005      	b.n	800143e <power_on+0x22>
		xmit_spi(0xFF);
 8001432:	20ff      	movs	r0, #255	; 0xff
 8001434:	f7ff ff90 	bl	8001358 <xmit_spi>
	for (i = 0; i < 10; i++)
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	3301      	adds	r3, #1
 800143c:	73fb      	strb	r3, [r7, #15]
 800143e:	7bfb      	ldrb	r3, [r7, #15]
 8001440:	2b09      	cmp	r3, #9
 8001442:	d9f6      	bls.n	8001432 <power_on+0x16>

	SELECT();
 8001444:	f7ff ff7a 	bl	800133c <SELECT>

	cmd_arg[0] = (CMD0 | 0x40);
 8001448:	2340      	movs	r3, #64	; 0x40
 800144a:	703b      	strb	r3, [r7, #0]
	cmd_arg[1] = 0;
 800144c:	2300      	movs	r3, #0
 800144e:	707b      	strb	r3, [r7, #1]
	cmd_arg[2] = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	70bb      	strb	r3, [r7, #2]
	cmd_arg[3] = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	70fb      	strb	r3, [r7, #3]
	cmd_arg[4] = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	713b      	strb	r3, [r7, #4]
	cmd_arg[5] = 0x95;
 800145c:	2395      	movs	r3, #149	; 0x95
 800145e:	717b      	strb	r3, [r7, #5]

	for (i = 0; i < 6; i++)
 8001460:	2300      	movs	r3, #0
 8001462:	73fb      	strb	r3, [r7, #15]
 8001464:	e00b      	b.n	800147e <power_on+0x62>
		xmit_spi(cmd_arg[i]);
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	f107 0210 	add.w	r2, r7, #16
 800146c:	4413      	add	r3, r2
 800146e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff ff70 	bl	8001358 <xmit_spi>
	for (i = 0; i < 6; i++)
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	3301      	adds	r3, #1
 800147c:	73fb      	strb	r3, [r7, #15]
 800147e:	7bfb      	ldrb	r3, [r7, #15]
 8001480:	2b05      	cmp	r3, #5
 8001482:	d9f0      	bls.n	8001466 <power_on+0x4a>

	while ((rcvr_spi() != 0x01) && Count)
 8001484:	e002      	b.n	800148c <power_on+0x70>
		Count--;
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	3b01      	subs	r3, #1
 800148a:	60bb      	str	r3, [r7, #8]
	while ((rcvr_spi() != 0x01) && Count)
 800148c:	f7ff ff7e 	bl	800138c <rcvr_spi>
 8001490:	4603      	mov	r3, r0
 8001492:	2b01      	cmp	r3, #1
 8001494:	d002      	beq.n	800149c <power_on+0x80>
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1f4      	bne.n	8001486 <power_on+0x6a>

	DESELECT();
 800149c:	f7ff ff55 	bl	800134a <DESELECT>
	xmit_spi(0XFF);
 80014a0:	20ff      	movs	r0, #255	; 0xff
 80014a2:	f7ff ff59 	bl	8001358 <xmit_spi>

	PowerFlag = 1;
 80014a6:	4b03      	ldr	r3, [pc, #12]	; (80014b4 <power_on+0x98>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	701a      	strb	r2, [r3, #0]
}
 80014ac:	bf00      	nop
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000227 	.word	0x20000227

080014b8 <power_off>:

static
void power_off(void) {
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 80014bc:	4b03      	ldr	r3, [pc, #12]	; (80014cc <power_off+0x14>)
 80014be:	2200      	movs	r2, #0
 80014c0:	701a      	strb	r2, [r3, #0]
}
 80014c2:	bf00      	nop
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	20000227 	.word	0x20000227

080014d0 <chk_power>:

static
int chk_power(void) /* Socket power state: 0=off, 1=on */
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
	return PowerFlag;
 80014d4:	4b03      	ldr	r3, [pc, #12]	; (80014e4 <chk_power+0x14>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
}
 80014d8:	4618      	mov	r0, r3
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	20000227 	.word	0x20000227

080014e8 <rcvr_datablock>:
/* Receive a data packet from MMC                                        */
/*-----------------------------------------------------------------------*/

static bool rcvr_datablock(BYTE *buff, /* Data buffer to store received data */
UINT btr /* Byte count (must be even number) */
) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
	BYTE token;

	Timer1 = 10;
 80014f2:	4b17      	ldr	r3, [pc, #92]	; (8001550 <rcvr_datablock+0x68>)
 80014f4:	220a      	movs	r2, #10
 80014f6:	701a      	strb	r2, [r3, #0]
	do { /* Wait for data packet in timeout of 100ms */
		token = rcvr_spi();
 80014f8:	f7ff ff48 	bl	800138c <rcvr_spi>
 80014fc:	4603      	mov	r3, r0
 80014fe:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && Timer1);
 8001500:	7bfb      	ldrb	r3, [r7, #15]
 8001502:	2bff      	cmp	r3, #255	; 0xff
 8001504:	d104      	bne.n	8001510 <rcvr_datablock+0x28>
 8001506:	4b12      	ldr	r3, [pc, #72]	; (8001550 <rcvr_datablock+0x68>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	b2db      	uxtb	r3, r3
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1f3      	bne.n	80014f8 <rcvr_datablock+0x10>
	if (token != 0xFE)
 8001510:	7bfb      	ldrb	r3, [r7, #15]
 8001512:	2bfe      	cmp	r3, #254	; 0xfe
 8001514:	d001      	beq.n	800151a <rcvr_datablock+0x32>
		return FALSE; /* If not valid data token, retutn with error */
 8001516:	2300      	movs	r3, #0
 8001518:	e016      	b.n	8001548 <rcvr_datablock+0x60>

	do { /* Receive the data block into buffer */
		rcvr_spi_m(buff++);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	1c5a      	adds	r2, r3, #1
 800151e:	607a      	str	r2, [r7, #4]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff ff51 	bl	80013c8 <rcvr_spi_m>
		rcvr_spi_m(buff++);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	1c5a      	adds	r2, r3, #1
 800152a:	607a      	str	r2, [r7, #4]
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff ff4b 	bl	80013c8 <rcvr_spi_m>
	} while (btr -= 2);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	3b02      	subs	r3, #2
 8001536:	603b      	str	r3, [r7, #0]
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d1ed      	bne.n	800151a <rcvr_datablock+0x32>
	rcvr_spi(); /* Discard CRC */
 800153e:	f7ff ff25 	bl	800138c <rcvr_spi>
	rcvr_spi();
 8001542:	f7ff ff23 	bl	800138c <rcvr_spi>

	return TRUE; /* Return with success */
 8001546:	2301      	movs	r3, #1
}
 8001548:	4618      	mov	r0, r3
 800154a:	3710      	adds	r7, #16
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000224 	.word	0x20000224

08001554 <xmit_datablock>:
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
static bool xmit_datablock(const BYTE *buff, /* 512 byte data block to be transmitted */
BYTE token /* Data/Stop token */
) {
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	460b      	mov	r3, r1
 800155e:	70fb      	strb	r3, [r7, #3]
	BYTE resp, wc;
	uint32_t i = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	60bb      	str	r3, [r7, #8]

	if (wait_ready() != 0xFF)
 8001564:	f7ff ff3e 	bl	80013e4 <wait_ready>
 8001568:	4603      	mov	r3, r0
 800156a:	2bff      	cmp	r3, #255	; 0xff
 800156c:	d001      	beq.n	8001572 <xmit_datablock+0x1e>
		return FALSE;
 800156e:	2300      	movs	r3, #0
 8001570:	e040      	b.n	80015f4 <xmit_datablock+0xa0>

	xmit_spi(token); /* Xmit data token */
 8001572:	78fb      	ldrb	r3, [r7, #3]
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff feef 	bl	8001358 <xmit_spi>
	if (token != 0xFD) { /* Is data token */
 800157a:	78fb      	ldrb	r3, [r7, #3]
 800157c:	2bfd      	cmp	r3, #253	; 0xfd
 800157e:	d031      	beq.n	80015e4 <xmit_datablock+0x90>
		wc = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	73bb      	strb	r3, [r7, #14]
		do { /* Xmit the 512 byte data block to MMC */
			xmit_spi(*buff++);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	1c5a      	adds	r2, r3, #1
 8001588:	607a      	str	r2, [r7, #4]
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff fee3 	bl	8001358 <xmit_spi>
			xmit_spi(*buff++);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	1c5a      	adds	r2, r3, #1
 8001596:	607a      	str	r2, [r7, #4]
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff fedc 	bl	8001358 <xmit_spi>
		} while (--wc);
 80015a0:	7bbb      	ldrb	r3, [r7, #14]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	73bb      	strb	r3, [r7, #14]
 80015a6:	7bbb      	ldrb	r3, [r7, #14]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1eb      	bne.n	8001584 <xmit_datablock+0x30>

		rcvr_spi();
 80015ac:	f7ff feee 	bl	800138c <rcvr_spi>
		rcvr_spi();
 80015b0:	f7ff feec 	bl	800138c <rcvr_spi>

		while (i <= 64) {
 80015b4:	e00b      	b.n	80015ce <xmit_datablock+0x7a>
			resp = rcvr_spi(); /* Reveive data response */
 80015b6:	f7ff fee9 	bl	800138c <rcvr_spi>
 80015ba:	4603      	mov	r3, r0
 80015bc:	73fb      	strb	r3, [r7, #15]
			if ((resp & 0x1F) == 0x05) /* If not accepted, return with error */
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	f003 031f 	and.w	r3, r3, #31
 80015c4:	2b05      	cmp	r3, #5
 80015c6:	d006      	beq.n	80015d6 <xmit_datablock+0x82>
				break;
			i++;
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	3301      	adds	r3, #1
 80015cc:	60bb      	str	r3, [r7, #8]
		while (i <= 64) {
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	2b40      	cmp	r3, #64	; 0x40
 80015d2:	d9f0      	bls.n	80015b6 <xmit_datablock+0x62>
 80015d4:	e000      	b.n	80015d8 <xmit_datablock+0x84>
				break;
 80015d6:	bf00      	nop
		}
		while (rcvr_spi() == 0)
 80015d8:	bf00      	nop
 80015da:	f7ff fed7 	bl	800138c <rcvr_spi>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0fa      	beq.n	80015da <xmit_datablock+0x86>
			;
	}
	if ((resp & 0x1F) == 0x05)
 80015e4:	7bfb      	ldrb	r3, [r7, #15]
 80015e6:	f003 031f 	and.w	r3, r3, #31
 80015ea:	2b05      	cmp	r3, #5
 80015ec:	d101      	bne.n	80015f2 <xmit_datablock+0x9e>
		return TRUE;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e000      	b.n	80015f4 <xmit_datablock+0xa0>
	else
		return FALSE;
 80015f2:	2300      	movs	r3, #0
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <send_cmd>:
/* Send a command packet to MMC                                          */
/*-----------------------------------------------------------------------*/

static BYTE send_cmd(BYTE cmd, /* Command byte */
DWORD arg /* Argument */
) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	6039      	str	r1, [r7, #0]
 8001606:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;

	if (wait_ready() != 0xFF)
 8001608:	f7ff feec 	bl	80013e4 <wait_ready>
 800160c:	4603      	mov	r3, r0
 800160e:	2bff      	cmp	r3, #255	; 0xff
 8001610:	d001      	beq.n	8001616 <send_cmd+0x1a>
		return 0xFF;
 8001612:	23ff      	movs	r3, #255	; 0xff
 8001614:	e040      	b.n	8001698 <send_cmd+0x9c>

	/* Send command packet */
	xmit_spi(cmd); /* Command */
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff fe9d 	bl	8001358 <xmit_spi>
	xmit_spi((BYTE) (arg >> 24)); /* Argument[31..24] */
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	0e1b      	lsrs	r3, r3, #24
 8001622:	b2db      	uxtb	r3, r3
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff fe97 	bl	8001358 <xmit_spi>
	xmit_spi((BYTE) (arg >> 16)); /* Argument[23..16] */
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	0c1b      	lsrs	r3, r3, #16
 800162e:	b2db      	uxtb	r3, r3
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff fe91 	bl	8001358 <xmit_spi>
	xmit_spi((BYTE) (arg >> 8)); /* Argument[15..8] */
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	0a1b      	lsrs	r3, r3, #8
 800163a:	b2db      	uxtb	r3, r3
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fe8b 	bl	8001358 <xmit_spi>
	xmit_spi((BYTE) arg); /* Argument[7..0] */
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	b2db      	uxtb	r3, r3
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fe86 	bl	8001358 <xmit_spi>
	n = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0)
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	2b40      	cmp	r3, #64	; 0x40
 8001654:	d101      	bne.n	800165a <send_cmd+0x5e>
		n = 0x95; /* CRC for CMD0(0) */
 8001656:	2395      	movs	r3, #149	; 0x95
 8001658:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8)
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	2b48      	cmp	r3, #72	; 0x48
 800165e:	d101      	bne.n	8001664 <send_cmd+0x68>
		n = 0x87; /* CRC for CMD8(0x1AA) */
 8001660:	2387      	movs	r3, #135	; 0x87
 8001662:	73fb      	strb	r3, [r7, #15]
	xmit_spi(n);
 8001664:	7bfb      	ldrb	r3, [r7, #15]
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff fe76 	bl	8001358 <xmit_spi>

	/* Receive command response */
	if (cmd == CMD12)
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	2b4c      	cmp	r3, #76	; 0x4c
 8001670:	d101      	bne.n	8001676 <send_cmd+0x7a>
		rcvr_spi(); /* Skip a stuff byte when stop reading */
 8001672:	f7ff fe8b 	bl	800138c <rcvr_spi>
	n = 10; /* Wait for a valid response in timeout of 10 attempts */
 8001676:	230a      	movs	r3, #10
 8001678:	73fb      	strb	r3, [r7, #15]
	do
		res = rcvr_spi();
 800167a:	f7ff fe87 	bl	800138c <rcvr_spi>
 800167e:	4603      	mov	r3, r0
 8001680:	73bb      	strb	r3, [r7, #14]
	while ((res & 0x80) && --n);
 8001682:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001686:	2b00      	cmp	r3, #0
 8001688:	da05      	bge.n	8001696 <send_cmd+0x9a>
 800168a:	7bfb      	ldrb	r3, [r7, #15]
 800168c:	3b01      	subs	r3, #1
 800168e:	73fb      	strb	r3, [r7, #15]
 8001690:	7bfb      	ldrb	r3, [r7, #15]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1f1      	bne.n	800167a <send_cmd+0x7e>

	return res; /* Return with the response value */
 8001696:	7bbb      	ldrb	r3, [r7, #14]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3710      	adds	r7, #16
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <disk_initialize>:
/*-----------------------------------------------------------------------*/
/* Initialize Disk Drive                                                 */
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize(BYTE drv /* Physical drive nmuber (0) */
) {
 80016a0:	b590      	push	{r4, r7, lr}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	71fb      	strb	r3, [r7, #7]
	BYTE n, ty, ocr[4];

	if (drv)
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <disk_initialize+0x14>
		return STA_NOINIT; /* Supports only single drive */
 80016b0:	2301      	movs	r3, #1
 80016b2:	e0d5      	b.n	8001860 <disk_initialize+0x1c0>
	if (Stat & STA_NODISK)
 80016b4:	4b6c      	ldr	r3, [pc, #432]	; (8001868 <disk_initialize+0x1c8>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <disk_initialize+0x2a>
		return Stat; /* No card in the socket */
 80016c2:	4b69      	ldr	r3, [pc, #420]	; (8001868 <disk_initialize+0x1c8>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	e0ca      	b.n	8001860 <disk_initialize+0x1c0>

	power_on(); /* Force socket power on */
 80016ca:	f7ff fea7 	bl	800141c <power_on>
	//send_initial_clock_train();

	SELECT(); /* CS = L */
 80016ce:	f7ff fe35 	bl	800133c <SELECT>
	ty = 0;
 80016d2:	2300      	movs	r3, #0
 80016d4:	73bb      	strb	r3, [r7, #14]
	if (send_cmd(CMD0, 0) == 1) { /* Enter Idle state */
 80016d6:	2100      	movs	r1, #0
 80016d8:	2040      	movs	r0, #64	; 0x40
 80016da:	f7ff ff8f 	bl	80015fc <send_cmd>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	f040 80a5 	bne.w	8001830 <disk_initialize+0x190>
		Timer1 = 100; /* Initialization timeout of 1000 msec */
 80016e6:	4b61      	ldr	r3, [pc, #388]	; (800186c <disk_initialize+0x1cc>)
 80016e8:	2264      	movs	r2, #100	; 0x64
 80016ea:	701a      	strb	r2, [r3, #0]
		if (send_cmd(CMD8, 0x1AA) == 1) { /* SDC Ver2+ */
 80016ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80016f0:	2048      	movs	r0, #72	; 0x48
 80016f2:	f7ff ff83 	bl	80015fc <send_cmd>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d158      	bne.n	80017ae <disk_initialize+0x10e>
			for (n = 0; n < 4; n++)
 80016fc:	2300      	movs	r3, #0
 80016fe:	73fb      	strb	r3, [r7, #15]
 8001700:	e00c      	b.n	800171c <disk_initialize+0x7c>
				ocr[n] = rcvr_spi();
 8001702:	7bfc      	ldrb	r4, [r7, #15]
 8001704:	f7ff fe42 	bl	800138c <rcvr_spi>
 8001708:	4603      	mov	r3, r0
 800170a:	461a      	mov	r2, r3
 800170c:	f107 0310 	add.w	r3, r7, #16
 8001710:	4423      	add	r3, r4
 8001712:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8001716:	7bfb      	ldrb	r3, [r7, #15]
 8001718:	3301      	adds	r3, #1
 800171a:	73fb      	strb	r3, [r7, #15]
 800171c:	7bfb      	ldrb	r3, [r7, #15]
 800171e:	2b03      	cmp	r3, #3
 8001720:	d9ef      	bls.n	8001702 <disk_initialize+0x62>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) { /* The card can work at vdd range of 2.7-3.6V */
 8001722:	7abb      	ldrb	r3, [r7, #10]
 8001724:	2b01      	cmp	r3, #1
 8001726:	f040 8083 	bne.w	8001830 <disk_initialize+0x190>
 800172a:	7afb      	ldrb	r3, [r7, #11]
 800172c:	2baa      	cmp	r3, #170	; 0xaa
 800172e:	d17f      	bne.n	8001830 <disk_initialize+0x190>
				do {
					if (send_cmd(CMD55, 0) <= 1
 8001730:	2100      	movs	r1, #0
 8001732:	2077      	movs	r0, #119	; 0x77
 8001734:	f7ff ff62 	bl	80015fc <send_cmd>
 8001738:	4603      	mov	r3, r0
 800173a:	2b01      	cmp	r3, #1
 800173c:	d807      	bhi.n	800174e <disk_initialize+0xae>
							&& send_cmd(CMD41, 1UL << 30) == 0)
 800173e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001742:	2069      	movs	r0, #105	; 0x69
 8001744:	f7ff ff5a 	bl	80015fc <send_cmd>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d005      	beq.n	800175a <disk_initialize+0xba>
						break; /* ACMD41 with HCS bit */
				} while (Timer1);
 800174e:	4b47      	ldr	r3, [pc, #284]	; (800186c <disk_initialize+0x1cc>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	b2db      	uxtb	r3, r3
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1eb      	bne.n	8001730 <disk_initialize+0x90>
 8001758:	e000      	b.n	800175c <disk_initialize+0xbc>
						break; /* ACMD41 with HCS bit */
 800175a:	bf00      	nop
				if (Timer1 && send_cmd(CMD58, 0) == 0) { /* Check CCS bit */
 800175c:	4b43      	ldr	r3, [pc, #268]	; (800186c <disk_initialize+0x1cc>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	b2db      	uxtb	r3, r3
 8001762:	2b00      	cmp	r3, #0
 8001764:	d064      	beq.n	8001830 <disk_initialize+0x190>
 8001766:	2100      	movs	r1, #0
 8001768:	207a      	movs	r0, #122	; 0x7a
 800176a:	f7ff ff47 	bl	80015fc <send_cmd>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d15d      	bne.n	8001830 <disk_initialize+0x190>
					for (n = 0; n < 4; n++)
 8001774:	2300      	movs	r3, #0
 8001776:	73fb      	strb	r3, [r7, #15]
 8001778:	e00c      	b.n	8001794 <disk_initialize+0xf4>
						ocr[n] = rcvr_spi();
 800177a:	7bfc      	ldrb	r4, [r7, #15]
 800177c:	f7ff fe06 	bl	800138c <rcvr_spi>
 8001780:	4603      	mov	r3, r0
 8001782:	461a      	mov	r2, r3
 8001784:	f107 0310 	add.w	r3, r7, #16
 8001788:	4423      	add	r3, r4
 800178a:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800178e:	7bfb      	ldrb	r3, [r7, #15]
 8001790:	3301      	adds	r3, #1
 8001792:	73fb      	strb	r3, [r7, #15]
 8001794:	7bfb      	ldrb	r3, [r7, #15]
 8001796:	2b03      	cmp	r3, #3
 8001798:	d9ef      	bls.n	800177a <disk_initialize+0xda>
					ty = (ocr[0] & 0x40) ? 6 : 2;
 800179a:	7a3b      	ldrb	r3, [r7, #8]
 800179c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <disk_initialize+0x108>
 80017a4:	2306      	movs	r3, #6
 80017a6:	e000      	b.n	80017aa <disk_initialize+0x10a>
 80017a8:	2302      	movs	r3, #2
 80017aa:	73bb      	strb	r3, [r7, #14]
 80017ac:	e040      	b.n	8001830 <disk_initialize+0x190>
				}
			}
		} else { /* SDC Ver1 or MMC */
			ty = (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 80017ae:	2100      	movs	r1, #0
 80017b0:	2077      	movs	r0, #119	; 0x77
 80017b2:	f7ff ff23 	bl	80015fc <send_cmd>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d808      	bhi.n	80017ce <disk_initialize+0x12e>
 80017bc:	2100      	movs	r1, #0
 80017be:	2069      	movs	r0, #105	; 0x69
 80017c0:	f7ff ff1c 	bl	80015fc <send_cmd>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d801      	bhi.n	80017ce <disk_initialize+0x12e>
 80017ca:	2302      	movs	r3, #2
 80017cc:	e000      	b.n	80017d0 <disk_initialize+0x130>
 80017ce:	2301      	movs	r3, #1
 80017d0:	73bb      	strb	r3, [r7, #14]
			do {
				if (ty == 2) {
 80017d2:	7bbb      	ldrb	r3, [r7, #14]
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d10e      	bne.n	80017f6 <disk_initialize+0x156>
					if (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) == 0)
 80017d8:	2100      	movs	r1, #0
 80017da:	2077      	movs	r0, #119	; 0x77
 80017dc:	f7ff ff0e 	bl	80015fc <send_cmd>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d80e      	bhi.n	8001804 <disk_initialize+0x164>
 80017e6:	2100      	movs	r1, #0
 80017e8:	2069      	movs	r0, #105	; 0x69
 80017ea:	f7ff ff07 	bl	80015fc <send_cmd>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d107      	bne.n	8001804 <disk_initialize+0x164>
						break; /* ACMD41 */
 80017f4:	e00d      	b.n	8001812 <disk_initialize+0x172>
				} else {
					if (send_cmd(CMD1, 0) == 0)
 80017f6:	2100      	movs	r1, #0
 80017f8:	2041      	movs	r0, #65	; 0x41
 80017fa:	f7ff feff 	bl	80015fc <send_cmd>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d005      	beq.n	8001810 <disk_initialize+0x170>
						break; /* CMD1 */
				}
			} while (Timer1);
 8001804:	4b19      	ldr	r3, [pc, #100]	; (800186c <disk_initialize+0x1cc>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b00      	cmp	r3, #0
 800180c:	d1e1      	bne.n	80017d2 <disk_initialize+0x132>
 800180e:	e000      	b.n	8001812 <disk_initialize+0x172>
						break; /* CMD1 */
 8001810:	bf00      	nop
			if (!Timer1 || send_cmd(CMD16, 512) != 0) /* Select R/W block length */
 8001812:	4b16      	ldr	r3, [pc, #88]	; (800186c <disk_initialize+0x1cc>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d007      	beq.n	800182c <disk_initialize+0x18c>
 800181c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001820:	2050      	movs	r0, #80	; 0x50
 8001822:	f7ff feeb 	bl	80015fc <send_cmd>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <disk_initialize+0x190>
				ty = 0;
 800182c:	2300      	movs	r3, #0
 800182e:	73bb      	strb	r3, [r7, #14]
		}
	}
	CardType = ty;
 8001830:	4a0f      	ldr	r2, [pc, #60]	; (8001870 <disk_initialize+0x1d0>)
 8001832:	7bbb      	ldrb	r3, [r7, #14]
 8001834:	7013      	strb	r3, [r2, #0]
	DESELECT(); /* CS = H */
 8001836:	f7ff fd88 	bl	800134a <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 800183a:	f7ff fda7 	bl	800138c <rcvr_spi>

	if (ty) /* Initialization succeded */
 800183e:	7bbb      	ldrb	r3, [r7, #14]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d008      	beq.n	8001856 <disk_initialize+0x1b6>
		Stat &= ~STA_NOINIT; /* Clear STA_NOINIT */
 8001844:	4b08      	ldr	r3, [pc, #32]	; (8001868 <disk_initialize+0x1c8>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	f023 0301 	bic.w	r3, r3, #1
 800184e:	b2da      	uxtb	r2, r3
 8001850:	4b05      	ldr	r3, [pc, #20]	; (8001868 <disk_initialize+0x1c8>)
 8001852:	701a      	strb	r2, [r3, #0]
 8001854:	e001      	b.n	800185a <disk_initialize+0x1ba>
	else
		/* Initialization failed */
		power_off();
 8001856:	f7ff fe2f 	bl	80014b8 <power_off>

	return Stat;
 800185a:	4b03      	ldr	r3, [pc, #12]	; (8001868 <disk_initialize+0x1c8>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	b2db      	uxtb	r3, r3
}
 8001860:	4618      	mov	r0, r3
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	bd90      	pop	{r4, r7, pc}
 8001868:	20000002 	.word	0x20000002
 800186c:	20000224 	.word	0x20000224
 8001870:	20000226 	.word	0x20000226

08001874 <disk_status>:
/*-----------------------------------------------------------------------*/
/* Get Disk Status                                                       */
/*-----------------------------------------------------------------------*/

DSTATUS disk_status(BYTE drv /* Physical drive nmuber (0) */
) {
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	71fb      	strb	r3, [r7, #7]
	if (drv)
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <disk_status+0x14>
		return STA_NOINIT; /* Supports only single drive */
 8001884:	2301      	movs	r3, #1
 8001886:	e002      	b.n	800188e <disk_status+0x1a>
	return Stat;
 8001888:	4b04      	ldr	r3, [pc, #16]	; (800189c <disk_status+0x28>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	b2db      	uxtb	r3, r3
}
 800188e:	4618      	mov	r0, r3
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	20000002 	.word	0x20000002

080018a0 <disk_read>:

/*-----------------------------------------------------------------------*/
/* Read Sector(s)                                                        */
/*-----------------------------------------------------------------------*/

DRESULT disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
 80018aa:	603b      	str	r3, [r7, #0]
 80018ac:	4603      	mov	r3, r0
 80018ae:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 80018b0:	7bfb      	ldrb	r3, [r7, #15]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d102      	bne.n	80018bc <disk_read+0x1c>
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d101      	bne.n	80018c0 <disk_read+0x20>
		return RES_PARERR;
 80018bc:	2304      	movs	r3, #4
 80018be:	e051      	b.n	8001964 <disk_read+0xc4>
	if (Stat & STA_NOINIT)
 80018c0:	4b2a      	ldr	r3, [pc, #168]	; (800196c <disk_read+0xcc>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <disk_read+0x32>
		return RES_NOTRDY;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e048      	b.n	8001964 <disk_read+0xc4>

	if (!(CardType & 4))
 80018d2:	4b27      	ldr	r3, [pc, #156]	; (8001970 <disk_read+0xd0>)
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	f003 0304 	and.w	r3, r3, #4
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d102      	bne.n	80018e4 <disk_read+0x44>
		sector *= 512; /* Convert to byte address if needed */
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	025b      	lsls	r3, r3, #9
 80018e2:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 80018e4:	f7ff fd2a 	bl	800133c <SELECT>

	if (count == 1) { /* Single block read */
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d111      	bne.n	8001912 <disk_read+0x72>
		if ((send_cmd(CMD17, sector) == 0) /* READ_SINGLE_BLOCK */
 80018ee:	6879      	ldr	r1, [r7, #4]
 80018f0:	2051      	movs	r0, #81	; 0x51
 80018f2:	f7ff fe83 	bl	80015fc <send_cmd>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d129      	bne.n	8001950 <disk_read+0xb0>
		&& rcvr_datablock(buff, 512))
 80018fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001900:	68b8      	ldr	r0, [r7, #8]
 8001902:	f7ff fdf1 	bl	80014e8 <rcvr_datablock>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d021      	beq.n	8001950 <disk_read+0xb0>
			count = 0;
 800190c:	2300      	movs	r3, #0
 800190e:	603b      	str	r3, [r7, #0]
 8001910:	e01e      	b.n	8001950 <disk_read+0xb0>
	} else { /* Multiple block read */
		if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 8001912:	6879      	ldr	r1, [r7, #4]
 8001914:	2052      	movs	r0, #82	; 0x52
 8001916:	f7ff fe71 	bl	80015fc <send_cmd>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d117      	bne.n	8001950 <disk_read+0xb0>
			do {
				if (!rcvr_datablock(buff, 512))
 8001920:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001924:	68b8      	ldr	r0, [r7, #8]
 8001926:	f7ff fddf 	bl	80014e8 <rcvr_datablock>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d00a      	beq.n	8001946 <disk_read+0xa6>
					break;
				buff += 512;
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001936:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	3b01      	subs	r3, #1
 800193c:	603b      	str	r3, [r7, #0]
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1ed      	bne.n	8001920 <disk_read+0x80>
 8001944:	e000      	b.n	8001948 <disk_read+0xa8>
					break;
 8001946:	bf00      	nop
			send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
 8001948:	2100      	movs	r1, #0
 800194a:	204c      	movs	r0, #76	; 0x4c
 800194c:	f7ff fe56 	bl	80015fc <send_cmd>
		}
	}

	DESELECT(); /* CS = H */
 8001950:	f7ff fcfb 	bl	800134a <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8001954:	f7ff fd1a 	bl	800138c <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	2b00      	cmp	r3, #0
 800195c:	bf14      	ite	ne
 800195e:	2301      	movne	r3, #1
 8001960:	2300      	moveq	r3, #0
 8001962:	b2db      	uxtb	r3, r3
}
 8001964:	4618      	mov	r0, r3
 8001966:	3710      	adds	r7, #16
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	20000002 	.word	0x20000002
 8001970:	20000226 	.word	0x20000226

08001974 <disk_write>:
/*-----------------------------------------------------------------------*/
/* Write Sector(s)                                                       */
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
DRESULT disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	60b9      	str	r1, [r7, #8]
 800197c:	607a      	str	r2, [r7, #4]
 800197e:	603b      	str	r3, [r7, #0]
 8001980:	4603      	mov	r3, r0
 8001982:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 8001984:	7bfb      	ldrb	r3, [r7, #15]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d102      	bne.n	8001990 <disk_write+0x1c>
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d101      	bne.n	8001994 <disk_write+0x20>
		return RES_PARERR;
 8001990:	2304      	movs	r3, #4
 8001992:	e06b      	b.n	8001a6c <disk_write+0xf8>
	if (Stat & STA_NOINIT)
 8001994:	4b37      	ldr	r3, [pc, #220]	; (8001a74 <disk_write+0x100>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	b2db      	uxtb	r3, r3
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <disk_write+0x32>
		return RES_NOTRDY;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e062      	b.n	8001a6c <disk_write+0xf8>
	if (Stat & STA_PROTECT)
 80019a6:	4b33      	ldr	r3, [pc, #204]	; (8001a74 <disk_write+0x100>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	f003 0304 	and.w	r3, r3, #4
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <disk_write+0x44>
		return RES_WRPRT;
 80019b4:	2302      	movs	r3, #2
 80019b6:	e059      	b.n	8001a6c <disk_write+0xf8>

	if (!(CardType & 4))
 80019b8:	4b2f      	ldr	r3, [pc, #188]	; (8001a78 <disk_write+0x104>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d102      	bne.n	80019ca <disk_write+0x56>
		sector *= 512; /* Convert to byte address if needed */
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	025b      	lsls	r3, r3, #9
 80019c8:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 80019ca:	f7ff fcb7 	bl	800133c <SELECT>

	if (count == 1) { /* Single block write */
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d110      	bne.n	80019f6 <disk_write+0x82>
		if ((send_cmd(CMD24, sector) == 0) /* WRITE_BLOCK */
 80019d4:	6879      	ldr	r1, [r7, #4]
 80019d6:	2058      	movs	r0, #88	; 0x58
 80019d8:	f7ff fe10 	bl	80015fc <send_cmd>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d13a      	bne.n	8001a58 <disk_write+0xe4>
		&& xmit_datablock(buff, 0xFE))
 80019e2:	21fe      	movs	r1, #254	; 0xfe
 80019e4:	68b8      	ldr	r0, [r7, #8]
 80019e6:	f7ff fdb5 	bl	8001554 <xmit_datablock>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d033      	beq.n	8001a58 <disk_write+0xe4>
			count = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	603b      	str	r3, [r7, #0]
 80019f4:	e030      	b.n	8001a58 <disk_write+0xe4>
	} else { /* Multiple block write */
		if (CardType & 2) {
 80019f6:	4b20      	ldr	r3, [pc, #128]	; (8001a78 <disk_write+0x104>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d007      	beq.n	8001a12 <disk_write+0x9e>
			send_cmd(CMD55, 0);
 8001a02:	2100      	movs	r1, #0
 8001a04:	2077      	movs	r0, #119	; 0x77
 8001a06:	f7ff fdf9 	bl	80015fc <send_cmd>
			send_cmd(CMD23, count); /* ACMD23 */
 8001a0a:	6839      	ldr	r1, [r7, #0]
 8001a0c:	2057      	movs	r0, #87	; 0x57
 8001a0e:	f7ff fdf5 	bl	80015fc <send_cmd>
		}
		if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 8001a12:	6879      	ldr	r1, [r7, #4]
 8001a14:	2059      	movs	r0, #89	; 0x59
 8001a16:	f7ff fdf1 	bl	80015fc <send_cmd>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d11b      	bne.n	8001a58 <disk_write+0xe4>
			do {
				if (!xmit_datablock(buff, 0xFC))
 8001a20:	21fc      	movs	r1, #252	; 0xfc
 8001a22:	68b8      	ldr	r0, [r7, #8]
 8001a24:	f7ff fd96 	bl	8001554 <xmit_datablock>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d00a      	beq.n	8001a44 <disk_write+0xd0>
					break;
				buff += 512;
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a34:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	603b      	str	r3, [r7, #0]
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d1ee      	bne.n	8001a20 <disk_write+0xac>
 8001a42:	e000      	b.n	8001a46 <disk_write+0xd2>
					break;
 8001a44:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) /* STOP_TRAN token */
 8001a46:	21fd      	movs	r1, #253	; 0xfd
 8001a48:	2000      	movs	r0, #0
 8001a4a:	f7ff fd83 	bl	8001554 <xmit_datablock>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <disk_write+0xe4>
				count = 1;
 8001a54:	2301      	movs	r3, #1
 8001a56:	603b      	str	r3, [r7, #0]
		}
	}

	DESELECT(); /* CS = H */
 8001a58:	f7ff fc77 	bl	800134a <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8001a5c:	f7ff fc96 	bl	800138c <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	bf14      	ite	ne
 8001a66:	2301      	movne	r3, #1
 8001a68:	2300      	moveq	r3, #0
 8001a6a:	b2db      	uxtb	r3, r3
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3710      	adds	r7, #16
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20000002 	.word	0x20000002
 8001a78:	20000226 	.word	0x20000226

08001a7c <disk_ioctl>:
/*-----------------------------------------------------------------------*/

DRESULT disk_ioctl(BYTE drv, /* Physical drive nmuber (0) */
BYTE ctrl, /* Control code */
void *buff /* Buffer to send/receive control data */
) {
 8001a7c:	b590      	push	{r4, r7, lr}
 8001a7e:	b08b      	sub	sp, #44	; 0x2c
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	603a      	str	r2, [r7, #0]
 8001a86:	71fb      	strb	r3, [r7, #7]
 8001a88:	460b      	mov	r3, r1
 8001a8a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16], *ptr = buff;
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	623b      	str	r3, [r7, #32]
	WORD csize;

	if (drv)
 8001a90:	79fb      	ldrb	r3, [r7, #7]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <disk_ioctl+0x1e>
		return RES_PARERR;
 8001a96:	2304      	movs	r3, #4
 8001a98:	e16a      	b.n	8001d70 <disk_ioctl+0x2f4>

	res = RES_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER_OFF) {
 8001aa0:	79bb      	ldrb	r3, [r7, #6]
 8001aa2:	2b07      	cmp	r3, #7
 8001aa4:	d127      	bne.n	8001af6 <disk_ioctl+0x7a>
		switch (*ptr) {
 8001aa6:	6a3b      	ldr	r3, [r7, #32]
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d00e      	beq.n	8001acc <disk_ioctl+0x50>
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d012      	beq.n	8001ad8 <disk_ioctl+0x5c>
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d11b      	bne.n	8001aee <disk_ioctl+0x72>
		case 0: /* Sub control code == 0 (POWER_OFF) */
			if (chk_power())
 8001ab6:	f7ff fd0b 	bl	80014d0 <chk_power>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <disk_ioctl+0x48>
				power_off(); /* Power off */
 8001ac0:	f7ff fcfa 	bl	80014b8 <power_off>
			res = RES_OK;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001aca:	e14f      	b.n	8001d6c <disk_ioctl+0x2f0>
		case 1: /* Sub control code == 1 (POWER_ON) */
			power_on(); /* Power on */
 8001acc:	f7ff fca6 	bl	800141c <power_on>
			res = RES_OK;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001ad6:	e149      	b.n	8001d6c <disk_ioctl+0x2f0>
		case 2: /* Sub control code == 2 (POWER_GET) */
			*(ptr + 1) = (BYTE) chk_power();
 8001ad8:	f7ff fcfa 	bl	80014d0 <chk_power>
 8001adc:	4602      	mov	r2, r0
 8001ade:	6a3b      	ldr	r3, [r7, #32]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	b2d2      	uxtb	r2, r2
 8001ae4:	701a      	strb	r2, [r3, #0]
			res = RES_OK;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001aec:	e13e      	b.n	8001d6c <disk_ioctl+0x2f0>
		default:
			res = RES_PARERR;
 8001aee:	2304      	movs	r3, #4
 8001af0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001af4:	e13a      	b.n	8001d6c <disk_ioctl+0x2f0>
		}
	} else {
		if (Stat & STA_NOINIT)
 8001af6:	4ba0      	ldr	r3, [pc, #640]	; (8001d78 <disk_ioctl+0x2fc>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	f003 0301 	and.w	r3, r3, #1
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <disk_ioctl+0x8c>
			return RES_NOTRDY;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e133      	b.n	8001d70 <disk_ioctl+0x2f4>

		SELECT(); /* CS = L */
 8001b08:	f7ff fc18 	bl	800133c <SELECT>

		switch (ctrl) {
 8001b0c:	79bb      	ldrb	r3, [r7, #6]
 8001b0e:	2b35      	cmp	r3, #53	; 0x35
 8001b10:	f200 811d 	bhi.w	8001d4e <disk_ioctl+0x2d2>
 8001b14:	a201      	add	r2, pc, #4	; (adr r2, 8001b1c <disk_ioctl+0xa0>)
 8001b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b1a:	bf00      	nop
 8001b1c:	08001cb7 	.word	0x08001cb7
 8001b20:	08001bf5 	.word	0x08001bf5
 8001b24:	08001ca7 	.word	0x08001ca7
 8001b28:	08001d4f 	.word	0x08001d4f
 8001b2c:	08001d4f 	.word	0x08001d4f
 8001b30:	08001d4f 	.word	0x08001d4f
 8001b34:	08001d4f 	.word	0x08001d4f
 8001b38:	08001d4f 	.word	0x08001d4f
 8001b3c:	08001d4f 	.word	0x08001d4f
 8001b40:	08001d4f 	.word	0x08001d4f
 8001b44:	08001d4f 	.word	0x08001d4f
 8001b48:	08001d4f 	.word	0x08001d4f
 8001b4c:	08001d4f 	.word	0x08001d4f
 8001b50:	08001d4f 	.word	0x08001d4f
 8001b54:	08001d4f 	.word	0x08001d4f
 8001b58:	08001d4f 	.word	0x08001d4f
 8001b5c:	08001d4f 	.word	0x08001d4f
 8001b60:	08001d4f 	.word	0x08001d4f
 8001b64:	08001d4f 	.word	0x08001d4f
 8001b68:	08001d4f 	.word	0x08001d4f
 8001b6c:	08001d4f 	.word	0x08001d4f
 8001b70:	08001d4f 	.word	0x08001d4f
 8001b74:	08001d4f 	.word	0x08001d4f
 8001b78:	08001d4f 	.word	0x08001d4f
 8001b7c:	08001d4f 	.word	0x08001d4f
 8001b80:	08001d4f 	.word	0x08001d4f
 8001b84:	08001d4f 	.word	0x08001d4f
 8001b88:	08001d4f 	.word	0x08001d4f
 8001b8c:	08001d4f 	.word	0x08001d4f
 8001b90:	08001d4f 	.word	0x08001d4f
 8001b94:	08001d4f 	.word	0x08001d4f
 8001b98:	08001d4f 	.word	0x08001d4f
 8001b9c:	08001d4f 	.word	0x08001d4f
 8001ba0:	08001d4f 	.word	0x08001d4f
 8001ba4:	08001d4f 	.word	0x08001d4f
 8001ba8:	08001d4f 	.word	0x08001d4f
 8001bac:	08001d4f 	.word	0x08001d4f
 8001bb0:	08001d4f 	.word	0x08001d4f
 8001bb4:	08001d4f 	.word	0x08001d4f
 8001bb8:	08001d4f 	.word	0x08001d4f
 8001bbc:	08001d4f 	.word	0x08001d4f
 8001bc0:	08001d4f 	.word	0x08001d4f
 8001bc4:	08001d4f 	.word	0x08001d4f
 8001bc8:	08001d4f 	.word	0x08001d4f
 8001bcc:	08001d4f 	.word	0x08001d4f
 8001bd0:	08001d4f 	.word	0x08001d4f
 8001bd4:	08001d4f 	.word	0x08001d4f
 8001bd8:	08001d4f 	.word	0x08001d4f
 8001bdc:	08001d4f 	.word	0x08001d4f
 8001be0:	08001d4f 	.word	0x08001d4f
 8001be4:	08001d4f 	.word	0x08001d4f
 8001be8:	08001cc9 	.word	0x08001cc9
 8001bec:	08001ced 	.word	0x08001ced
 8001bf0:	08001d11 	.word	0x08001d11
		case GET_SECTOR_COUNT: /* Get number of sectors on the disk (DWORD) */
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	2049      	movs	r0, #73	; 0x49
 8001bf8:	f7ff fd00 	bl	80015fc <send_cmd>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	f040 80a9 	bne.w	8001d56 <disk_ioctl+0x2da>
 8001c04:	f107 030c 	add.w	r3, r7, #12
 8001c08:	2110      	movs	r1, #16
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fc6c 	bl	80014e8 <rcvr_datablock>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f000 809f 	beq.w	8001d56 <disk_ioctl+0x2da>
				if ((csd[0] >> 6) == 1) { /* SDC ver 2.00 */
 8001c18:	7b3b      	ldrb	r3, [r7, #12]
 8001c1a:	099b      	lsrs	r3, r3, #6
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d10e      	bne.n	8001c40 <disk_ioctl+0x1c4>
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001c22:	7d7b      	ldrb	r3, [r7, #21]
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	7d3b      	ldrb	r3, [r7, #20]
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	021b      	lsls	r3, r3, #8
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	4413      	add	r3, r2
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	3301      	adds	r3, #1
 8001c34:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8001c36:	8bfb      	ldrh	r3, [r7, #30]
 8001c38:	029a      	lsls	r2, r3, #10
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	e02e      	b.n	8001c9e <disk_ioctl+0x222>
				} else { /* MMC or SDC ver 1.XX */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7)
 8001c40:	7c7b      	ldrb	r3, [r7, #17]
 8001c42:	f003 030f 	and.w	r3, r3, #15
 8001c46:	b2da      	uxtb	r2, r3
 8001c48:	7dbb      	ldrb	r3, [r7, #22]
 8001c4a:	09db      	lsrs	r3, r3, #7
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	4413      	add	r3, r2
 8001c50:	b2da      	uxtb	r2, r3
							+ ((csd[9] & 3) << 1) + 2;
 8001c52:	7d7b      	ldrb	r3, [r7, #21]
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	f003 0306 	and.w	r3, r3, #6
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	4413      	add	r3, r2
 8001c60:	b2db      	uxtb	r3, r3
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7)
 8001c62:	3302      	adds	r3, #2
 8001c64:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2)
 8001c68:	7d3b      	ldrb	r3, [r7, #20]
 8001c6a:	099b      	lsrs	r3, r3, #6
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	7cfb      	ldrb	r3, [r7, #19]
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	4413      	add	r3, r2
 8001c7a:	b29a      	uxth	r2, r3
							+ ((WORD) (csd[6] & 3) << 10) + 1;
 8001c7c:	7cbb      	ldrb	r3, [r7, #18]
 8001c7e:	029b      	lsls	r3, r3, #10
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	4413      	add	r3, r2
 8001c8a:	b29b      	uxth	r3, r3
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2)
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8001c90:	8bfa      	ldrh	r2, [r7, #30]
 8001c92:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c96:	3b09      	subs	r3, #9
 8001c98:	409a      	lsls	r2, r3
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001ca4:	e057      	b.n	8001d56 <disk_ioctl+0x2da>

		case GET_SECTOR_SIZE: /* Get sectors on the disk (WORD) */
			*(WORD*) buff = 512;
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cac:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001cb4:	e056      	b.n	8001d64 <disk_ioctl+0x2e8>

		case CTRL_SYNC: /* Make sure that data has been written */
			if (wait_ready() == 0xFF)
 8001cb6:	f7ff fb95 	bl	80013e4 <wait_ready>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2bff      	cmp	r3, #255	; 0xff
 8001cbe:	d14c      	bne.n	8001d5a <disk_ioctl+0x2de>
				res = RES_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001cc6:	e048      	b.n	8001d5a <disk_ioctl+0x2de>

		case MMC_GET_CSD: /* Receive CSD as a data block (16 bytes) */
			if (send_cmd(CMD9, 0) == 0 /* READ_CSD */
 8001cc8:	2100      	movs	r1, #0
 8001cca:	2049      	movs	r0, #73	; 0x49
 8001ccc:	f7ff fc96 	bl	80015fc <send_cmd>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d143      	bne.n	8001d5e <disk_ioctl+0x2e2>
			&& rcvr_datablock(ptr, 16))
 8001cd6:	2110      	movs	r1, #16
 8001cd8:	6a38      	ldr	r0, [r7, #32]
 8001cda:	f7ff fc05 	bl	80014e8 <rcvr_datablock>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d03c      	beq.n	8001d5e <disk_ioctl+0x2e2>
				res = RES_OK;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001cea:	e038      	b.n	8001d5e <disk_ioctl+0x2e2>

		case MMC_GET_CID: /* Receive CID as a data block (16 bytes) */
			if (send_cmd(CMD10, 0) == 0 /* READ_CID */
 8001cec:	2100      	movs	r1, #0
 8001cee:	204a      	movs	r0, #74	; 0x4a
 8001cf0:	f7ff fc84 	bl	80015fc <send_cmd>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d133      	bne.n	8001d62 <disk_ioctl+0x2e6>
			&& rcvr_datablock(ptr, 16))
 8001cfa:	2110      	movs	r1, #16
 8001cfc:	6a38      	ldr	r0, [r7, #32]
 8001cfe:	f7ff fbf3 	bl	80014e8 <rcvr_datablock>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d02c      	beq.n	8001d62 <disk_ioctl+0x2e6>
				res = RES_OK;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001d0e:	e028      	b.n	8001d62 <disk_ioctl+0x2e6>

		case MMC_GET_OCR: /* Receive OCR as an R3 resp (4 bytes) */
			if (send_cmd(CMD58, 0) == 0) { /* READ_OCR */
 8001d10:	2100      	movs	r1, #0
 8001d12:	207a      	movs	r0, #122	; 0x7a
 8001d14:	f7ff fc72 	bl	80015fc <send_cmd>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d117      	bne.n	8001d4e <disk_ioctl+0x2d2>
				for (n = 0; n < 4; n++)
 8001d1e:	2300      	movs	r3, #0
 8001d20:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001d24:	e00b      	b.n	8001d3e <disk_ioctl+0x2c2>
					*ptr++ = rcvr_spi();
 8001d26:	6a3c      	ldr	r4, [r7, #32]
 8001d28:	1c63      	adds	r3, r4, #1
 8001d2a:	623b      	str	r3, [r7, #32]
 8001d2c:	f7ff fb2e 	bl	800138c <rcvr_spi>
 8001d30:	4603      	mov	r3, r0
 8001d32:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8001d34:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001d38:	3301      	adds	r3, #1
 8001d3a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001d3e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001d42:	2b03      	cmp	r3, #3
 8001d44:	d9ef      	bls.n	8001d26 <disk_ioctl+0x2aa>
				res = RES_OK;
 8001d46:	2300      	movs	r3, #0
 8001d48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
 8001d4c:	e00a      	b.n	8001d64 <disk_ioctl+0x2e8>
//            *ptr = CardType;
//            res = RES_OK;
//            break;

		default:
			res = RES_PARERR;
 8001d4e:	2304      	movs	r3, #4
 8001d50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001d54:	e006      	b.n	8001d64 <disk_ioctl+0x2e8>
			break;
 8001d56:	bf00      	nop
 8001d58:	e004      	b.n	8001d64 <disk_ioctl+0x2e8>
			break;
 8001d5a:	bf00      	nop
 8001d5c:	e002      	b.n	8001d64 <disk_ioctl+0x2e8>
			break;
 8001d5e:	bf00      	nop
 8001d60:	e000      	b.n	8001d64 <disk_ioctl+0x2e8>
			break;
 8001d62:	bf00      	nop
		}

		DESELECT(); /* CS = H */
 8001d64:	f7ff faf1 	bl	800134a <DESELECT>
		rcvr_spi(); /* Idle (Release DO) */
 8001d68:	f7ff fb10 	bl	800138c <rcvr_spi>
	}

	return res;
 8001d6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	372c      	adds	r7, #44	; 0x2c
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd90      	pop	{r4, r7, pc}
 8001d78:	20000002 	.word	0x20000002

08001d7c <disk_timerproc>:
/*-----------------------------------------------------------------------*/
/* Device Timer Interrupt Procedure  (Platform dependent)                */
/*-----------------------------------------------------------------------*/
/* This function must be called in period of 10ms                        */

void disk_timerproc(void) {
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
//    BYTE n, s;
	BYTE n;

	n = Timer1; /* 100Hz decrement timer */
 8001d82:	4b0f      	ldr	r3, [pc, #60]	; (8001dc0 <disk_timerproc+0x44>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	71fb      	strb	r3, [r7, #7]
	if (n)
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d005      	beq.n	8001d9a <disk_timerproc+0x1e>
		Timer1 = --n;
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	3b01      	subs	r3, #1
 8001d92:	71fb      	strb	r3, [r7, #7]
 8001d94:	4a0a      	ldr	r2, [pc, #40]	; (8001dc0 <disk_timerproc+0x44>)
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	7013      	strb	r3, [r2, #0]
	n = Timer2;
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <disk_timerproc+0x48>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	71fb      	strb	r3, [r7, #7]
	if (n)
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d005      	beq.n	8001db2 <disk_timerproc+0x36>
		Timer2 = --n;
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	3b01      	subs	r3, #1
 8001daa:	71fb      	strb	r3, [r7, #7]
 8001dac:	4a05      	ldr	r2, [pc, #20]	; (8001dc4 <disk_timerproc+0x48>)
 8001dae:	79fb      	ldrb	r3, [r7, #7]
 8001db0:	7013      	strb	r3, [r2, #0]

}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	20000224 	.word	0x20000224
 8001dc4:	20000225 	.word	0x20000225

08001dc8 <sdcard_systick_timerproc>:

volatile unsigned short int sdcard_timer;

void sdcard_systick_timerproc(void) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
	++sdcard_timer;
 8001dcc:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <sdcard_systick_timerproc+0x2c>)
 8001dce:	881b      	ldrh	r3, [r3, #0]
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	4b07      	ldr	r3, [pc, #28]	; (8001df4 <sdcard_systick_timerproc+0x2c>)
 8001dd8:	801a      	strh	r2, [r3, #0]
	if (sdcard_timer >= 10) {
 8001dda:	4b06      	ldr	r3, [pc, #24]	; (8001df4 <sdcard_systick_timerproc+0x2c>)
 8001ddc:	881b      	ldrh	r3, [r3, #0]
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	2b09      	cmp	r3, #9
 8001de2:	d904      	bls.n	8001dee <sdcard_systick_timerproc+0x26>
		sdcard_timer = 0;
 8001de4:	4b03      	ldr	r3, [pc, #12]	; (8001df4 <sdcard_systick_timerproc+0x2c>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	801a      	strh	r2, [r3, #0]
		disk_timerproc();
 8001dea:	f7ff ffc7 	bl	8001d7c <disk_timerproc>
	}
}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000298 	.word	0x20000298

08001df8 <get_fattime>:
/*---------------------------------------------------------*/
/* This is a real time clock service to be called from     */
/* FatFs module. Any valid time must be returned even if   */
/* the system does not support a real time clock.          */

DWORD get_fattime(void) {
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0

	return ((2007UL - 1980) << 25) // Year = 2007
 8001dfc:	4b02      	ldr	r3, [pc, #8]	; (8001e08 <get_fattime+0x10>)
			| (11U << 11) // Hour = 11
			| (38U << 5) // Min = 38
			| (0U >> 1) // Sec = 0
	;

}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	36c55cc0 	.word	0x36c55cc0

08001e0c <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3301      	adds	r3, #1
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8001e1c:	89fb      	ldrh	r3, [r7, #14]
 8001e1e:	021b      	lsls	r3, r3, #8
 8001e20:	b21a      	sxth	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	b21b      	sxth	r3, r3
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	b21b      	sxth	r3, r3
 8001e2c:	81fb      	strh	r3, [r7, #14]
	return rv;
 8001e2e:	89fb      	ldrh	r3, [r7, #14]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3714      	adds	r7, #20
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	3303      	adds	r3, #3
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	021b      	lsls	r3, r3, #8
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	3202      	adds	r2, #2
 8001e54:	7812      	ldrb	r2, [r2, #0]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	021b      	lsls	r3, r3, #8
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	3201      	adds	r2, #1
 8001e62:	7812      	ldrb	r2, [r2, #0]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	021b      	lsls	r3, r3, #8
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	7812      	ldrb	r2, [r2, #0]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	60fb      	str	r3, [r7, #12]
	return rv;
 8001e74:	68fb      	ldr	r3, [r7, #12]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <st_word>:
}
#endif

#if !FF_FS_READONLY
static void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	1c5a      	adds	r2, r3, #1
 8001e92:	607a      	str	r2, [r7, #4]
 8001e94:	887a      	ldrh	r2, [r7, #2]
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	701a      	strb	r2, [r3, #0]
 8001e9a:	887b      	ldrh	r3, [r7, #2]
 8001e9c:	0a1b      	lsrs	r3, r3, #8
 8001e9e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	1c5a      	adds	r2, r3, #1
 8001ea4:	607a      	str	r2, [r7, #4]
 8001ea6:	887a      	ldrh	r2, [r7, #2]
 8001ea8:	b2d2      	uxtb	r2, r2
 8001eaa:	701a      	strb	r2, [r3, #0]
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <st_dword>:

static void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	1c5a      	adds	r2, r3, #1
 8001ec6:	607a      	str	r2, [r7, #4]
 8001ec8:	683a      	ldr	r2, [r7, #0]
 8001eca:	b2d2      	uxtb	r2, r2
 8001ecc:	701a      	strb	r2, [r3, #0]
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	0a1b      	lsrs	r3, r3, #8
 8001ed2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	1c5a      	adds	r2, r3, #1
 8001ed8:	607a      	str	r2, [r7, #4]
 8001eda:	683a      	ldr	r2, [r7, #0]
 8001edc:	b2d2      	uxtb	r2, r2
 8001ede:	701a      	strb	r2, [r3, #0]
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	0a1b      	lsrs	r3, r3, #8
 8001ee4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	1c5a      	adds	r2, r3, #1
 8001eea:	607a      	str	r2, [r7, #4]
 8001eec:	683a      	ldr	r2, [r7, #0]
 8001eee:	b2d2      	uxtb	r2, r2
 8001ef0:	701a      	strb	r2, [r3, #0]
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	0a1b      	lsrs	r3, r3, #8
 8001ef6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	1c5a      	adds	r2, r3, #1
 8001efc:	607a      	str	r2, [r7, #4]
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	701a      	strb	r2, [r3, #0]
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static void mem_cpy (void* dst, const void* src, UINT cnt)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b087      	sub	sp, #28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	613b      	str	r3, [r7, #16]

	if (cnt != 0) {
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d00d      	beq.n	8001f46 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	1c53      	adds	r3, r2, #1
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	1c59      	adds	r1, r3, #1
 8001f34:	6179      	str	r1, [r7, #20]
 8001f36:	7812      	ldrb	r2, [r2, #0]
 8001f38:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	3b01      	subs	r3, #1
 8001f3e:	607b      	str	r3, [r7, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1f1      	bne.n	8001f2a <mem_cpy+0x1a>
	}
}
 8001f46:	bf00      	nop
 8001f48:	371c      	adds	r7, #28
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <mem_set>:


/* Fill memory block */
static void mem_set (void* dst, int val, UINT cnt)
{
 8001f52:	b480      	push	{r7}
 8001f54:	b087      	sub	sp, #28
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	60f8      	str	r0, [r7, #12]
 8001f5a:	60b9      	str	r1, [r7, #8]
 8001f5c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	1c5a      	adds	r2, r3, #1
 8001f66:	617a      	str	r2, [r7, #20]
 8001f68:	68ba      	ldr	r2, [r7, #8]
 8001f6a:	b2d2      	uxtb	r2, r2
 8001f6c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	3b01      	subs	r3, #1
 8001f72:	607b      	str	r3, [r7, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d1f3      	bne.n	8001f62 <mem_set+0x10>
}
 8001f7a:	bf00      	nop
 8001f7c:	371c      	adds	r7, #28
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr

08001f86 <mem_cmp>:


/* Compare memory block */
static int mem_cmp (const void* dst, const void* src, UINT cnt)	/* ZR:same, NZ:different */
{
 8001f86:	b480      	push	{r7}
 8001f88:	b089      	sub	sp, #36	; 0x24
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	60f8      	str	r0, [r7, #12]
 8001f8e:	60b9      	str	r1, [r7, #8]
 8001f90:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	61fb      	str	r3, [r7, #28]
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	1c5a      	adds	r2, r3, #1
 8001fa2:	61fa      	str	r2, [r7, #28]
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	1c5a      	adds	r2, r3, #1
 8001fac:	61ba      	str	r2, [r7, #24]
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	1acb      	subs	r3, r1, r3
 8001fb2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	607b      	str	r3, [r7, #4]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d002      	beq.n	8001fc6 <mem_cmp+0x40>
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0eb      	beq.n	8001f9e <mem_cmp+0x18>

	return r;
 8001fc6:	697b      	ldr	r3, [r7, #20]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3724      	adds	r7, #36	; 0x24
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <chk_chr>:


/* Check if chr is contained in the string */
static int chk_chr (const char* str, int chr)	/* NZ:contained, ZR:not contained */
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8001fde:	e002      	b.n	8001fe6 <chk_chr+0x12>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	607b      	str	r3, [r7, #4]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d005      	beq.n	8001ffa <chk_chr+0x26>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d1f2      	bne.n	8001fe0 <chk_chr+0xc>
	return *str;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	781b      	ldrb	r3, [r3, #0]
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <dbc_1st>:


/* Test if the character is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 800200a:	b480      	push	{r7}
 800200c:	b083      	sub	sp, #12
 800200e:	af00      	add	r7, sp, #0
 8002010:	4603      	mov	r3, r0
 8002012:	71fb      	strb	r3, [r7, #7]
	if (DbcTbl && c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;					/* 1st byte range 1 */
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;	/* 1st byte range 2 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[0]) {
 8002014:	2281      	movs	r2, #129	; 0x81
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	4293      	cmp	r3, r2
 800201a:	d30f      	bcc.n	800203c <dbc_1st+0x32>
		if (c <= DbcTbl[1]) return 1;
 800201c:	229f      	movs	r2, #159	; 0x9f
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	4293      	cmp	r3, r2
 8002022:	d801      	bhi.n	8002028 <dbc_1st+0x1e>
 8002024:	2301      	movs	r3, #1
 8002026:	e00a      	b.n	800203e <dbc_1st+0x34>
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
 8002028:	22e0      	movs	r2, #224	; 0xe0
 800202a:	79fb      	ldrb	r3, [r7, #7]
 800202c:	4293      	cmp	r3, r2
 800202e:	d305      	bcc.n	800203c <dbc_1st+0x32>
 8002030:	22fc      	movs	r2, #252	; 0xfc
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	4293      	cmp	r3, r2
 8002036:	d801      	bhi.n	800203c <dbc_1st+0x32>
 8002038:	2301      	movs	r3, #1
 800203a:	e000      	b.n	800203e <dbc_1st+0x34>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <dbc_2nd>:


/* Test if the character is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 800204a:	b480      	push	{r7}
 800204c:	b083      	sub	sp, #12
 800204e:	af00      	add	r7, sp, #0
 8002050:	4603      	mov	r3, r0
 8002052:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;					/* 2nd byte range 1 */
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;	/* 2nd byte range 2 */
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;	/* 2nd byte range 3 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[4]) {
 8002054:	2240      	movs	r2, #64	; 0x40
 8002056:	79fb      	ldrb	r3, [r7, #7]
 8002058:	4293      	cmp	r3, r2
 800205a:	d319      	bcc.n	8002090 <dbc_2nd+0x46>
		if (c <= DbcTbl[5]) return 1;
 800205c:	227e      	movs	r2, #126	; 0x7e
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	4293      	cmp	r3, r2
 8002062:	d801      	bhi.n	8002068 <dbc_2nd+0x1e>
 8002064:	2301      	movs	r3, #1
 8002066:	e014      	b.n	8002092 <dbc_2nd+0x48>
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
 8002068:	2280      	movs	r2, #128	; 0x80
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	4293      	cmp	r3, r2
 800206e:	d305      	bcc.n	800207c <dbc_2nd+0x32>
 8002070:	22fc      	movs	r2, #252	; 0xfc
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	4293      	cmp	r3, r2
 8002076:	d801      	bhi.n	800207c <dbc_2nd+0x32>
 8002078:	2301      	movs	r3, #1
 800207a:	e00a      	b.n	8002092 <dbc_2nd+0x48>
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
 800207c:	2200      	movs	r2, #0
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	4293      	cmp	r3, r2
 8002082:	d305      	bcc.n	8002090 <dbc_2nd+0x46>
 8002084:	2200      	movs	r2, #0
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	4293      	cmp	r3, r2
 800208a:	d801      	bhi.n	8002090 <dbc_2nd+0x46>
 800208c:	2301      	movs	r3, #1
 800208e:	e000      	b.n	8002092 <dbc_2nd+0x48>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b084      	sub	sp, #16
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 80020a6:	2300      	movs	r3, #0
 80020a8:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty */
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	78db      	ldrb	r3, [r3, #3]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d02c      	beq.n	800210c <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write back the window */
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	7858      	ldrb	r0, [r3, #1]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020c0:	2301      	movs	r3, #1
 80020c2:	f7ff fc57 	bl	8001974 <disk_write>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d11d      	bne.n	8002108 <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	70da      	strb	r2, [r3, #3]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	1ad2      	subs	r2, r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d213      	bcs.n	800210c <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	789b      	ldrb	r3, [r3, #2]
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d10f      	bne.n	800210c <sync_window+0x6e>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	7858      	ldrb	r0, [r3, #1]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	441a      	add	r2, r3
 8002100:	2301      	movs	r3, #1
 8002102:	f7ff fc37 	bl	8001974 <disk_write>
 8002106:	e001      	b.n	800210c <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 8002108:	2301      	movs	r3, #1
 800210a:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 800210c:	7bfb      	ldrb	r3, [r7, #15]
}
 800210e:	4618      	mov	r0, r3
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}

08002116 <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,			/* Filesystem object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8002116:	b580      	push	{r7, lr}
 8002118:	b084      	sub	sp, #16
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
 800211e:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8002120:	2300      	movs	r3, #0
 8002122:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002128:	683a      	ldr	r2, [r7, #0]
 800212a:	429a      	cmp	r2, r3
 800212c:	d01b      	beq.n	8002166 <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7ff ffb5 	bl	800209e <sync_window>
 8002134:	4603      	mov	r3, r0
 8002136:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8002138:	7bfb      	ldrb	r3, [r7, #15]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d113      	bne.n	8002166 <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sector, 1) != RES_OK) {
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	7858      	ldrb	r0, [r3, #1]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002148:	2301      	movs	r3, #1
 800214a:	683a      	ldr	r2, [r7, #0]
 800214c:	f7ff fba8 	bl	80018a0 <disk_read>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d004      	beq.n	8002160 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if read data is not valid */
 8002156:	f04f 33ff 	mov.w	r3, #4294967295
 800215a:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800215c:	2301      	movs	r3, #1
 800215e:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	683a      	ldr	r2, [r7, #0]
 8002164:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8002166:	7bfb      	ldrb	r3, [r7, #15]
}
 8002168:	4618      	mov	r0, r3
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f7ff ff90 	bl	800209e <sync_window>
 800217e:	4603      	mov	r3, r0
 8002180:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d158      	bne.n	800223a <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {	/* FAT32: Update FSInfo sector if needed */
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	2b03      	cmp	r3, #3
 800218e:	d148      	bne.n	8002222 <sync_fs+0xb2>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	791b      	ldrb	r3, [r3, #4]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d144      	bne.n	8002222 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, sizeof fs->win);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3330      	adds	r3, #48	; 0x30
 800219c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021a0:	2100      	movs	r1, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff fed5 	bl	8001f52 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	3330      	adds	r3, #48	; 0x30
 80021ac:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80021b0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff fe64 	bl	8001e82 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	3330      	adds	r3, #48	; 0x30
 80021be:	4921      	ldr	r1, [pc, #132]	; (8002244 <sync_fs+0xd4>)
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff fe79 	bl	8001eb8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	3330      	adds	r3, #48	; 0x30
 80021ca:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80021ce:	491e      	ldr	r1, [pc, #120]	; (8002248 <sync_fs+0xd8>)
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff fe71 	bl	8001eb8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	3330      	adds	r3, #48	; 0x30
 80021da:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	4619      	mov	r1, r3
 80021e4:	4610      	mov	r0, r2
 80021e6:	f7ff fe67 	bl	8001eb8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	3330      	adds	r3, #48	; 0x30
 80021ee:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	4619      	mov	r1, r3
 80021f8:	4610      	mov	r0, r2
 80021fa:	f7ff fe5d 	bl	8001eb8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	69db      	ldr	r3, [r3, #28]
 8002202:	1c5a      	adds	r2, r3, #1
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->pdrv, fs->win, fs->winsect, 1);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	7858      	ldrb	r0, [r3, #1]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002216:	2301      	movs	r3, #1
 8002218:	f7ff fbac 	bl	8001974 <disk_write>
			fs->fsi_flag = 0;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	785b      	ldrb	r3, [r3, #1]
 8002226:	2200      	movs	r2, #0
 8002228:	2100      	movs	r1, #0
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff fc26 	bl	8001a7c <disk_ioctl>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <sync_fs+0xca>
 8002236:	2301      	movs	r3, #1
 8002238:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800223a:	7bfb      	ldrb	r3, [r7, #15]
}
 800223c:	4618      	mov	r0, r3
 800223e:	3710      	adds	r7, #16
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	41615252 	.word	0x41615252
 8002248:	61417272 	.word	0x61417272

0800224c <clst2sect>:

static DWORD clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	3b02      	subs	r3, #2
 800225a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	695b      	ldr	r3, [r3, #20]
 8002260:	3b02      	subs	r3, #2
 8002262:	683a      	ldr	r2, [r7, #0]
 8002264:	429a      	cmp	r2, r3
 8002266:	d301      	bcc.n	800226c <clst2sect+0x20>
 8002268:	2300      	movs	r3, #0
 800226a:	e008      	b.n	800227e <clst2sect+0x32>
	return fs->database + fs->csize * clst;		/* Start sector number of the cluster */
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	895b      	ldrh	r3, [r3, #10]
 8002274:	4619      	mov	r1, r3
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	fb03 f301 	mul.w	r3, r3, r1
 800227c:	4413      	add	r3, r2
}
 800227e:	4618      	mov	r0, r3
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b086      	sub	sp, #24
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
 8002292:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	2b01      	cmp	r3, #1
 800229e:	d904      	bls.n	80022aa <get_fat+0x20>
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	695b      	ldr	r3, [r3, #20]
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d302      	bcc.n	80022b0 <get_fat+0x26>
		val = 1;	/* Internal error */
 80022aa:	2301      	movs	r3, #1
 80022ac:	617b      	str	r3, [r7, #20]
 80022ae:	e08c      	b.n	80023ca <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80022b0:	f04f 33ff 	mov.w	r3, #4294967295
 80022b4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d045      	beq.n	800234a <get_fat+0xc0>
 80022be:	2b03      	cmp	r3, #3
 80022c0:	d05d      	beq.n	800237e <get_fat+0xf4>
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d177      	bne.n	80023b6 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	085b      	lsrs	r3, r3, #1
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	4413      	add	r3, r2
 80022d2:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	6a1a      	ldr	r2, [r3, #32]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	0a5b      	lsrs	r3, r3, #9
 80022dc:	4413      	add	r3, r2
 80022de:	4619      	mov	r1, r3
 80022e0:	6938      	ldr	r0, [r7, #16]
 80022e2:	f7ff ff18 	bl	8002116 <move_window>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d167      	bne.n	80023bc <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	1c5a      	adds	r2, r3, #1
 80022f0:	60fa      	str	r2, [r7, #12]
 80022f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	4413      	add	r3, r2
 80022fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022fe:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	6a1a      	ldr	r2, [r3, #32]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	0a5b      	lsrs	r3, r3, #9
 8002308:	4413      	add	r3, r2
 800230a:	4619      	mov	r1, r3
 800230c:	6938      	ldr	r0, [r7, #16]
 800230e:	f7ff ff02 	bl	8002116 <move_window>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d153      	bne.n	80023c0 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	4413      	add	r3, r2
 8002322:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002326:	021b      	lsls	r3, r3, #8
 8002328:	461a      	mov	r2, r3
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	4313      	orrs	r3, r2
 800232e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	2b00      	cmp	r3, #0
 8002338:	d002      	beq.n	8002340 <get_fat+0xb6>
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	091b      	lsrs	r3, r3, #4
 800233e:	e002      	b.n	8002346 <get_fat+0xbc>
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002346:	617b      	str	r3, [r7, #20]
			break;
 8002348:	e03f      	b.n	80023ca <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	6a1a      	ldr	r2, [r3, #32]
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	0a1b      	lsrs	r3, r3, #8
 8002352:	4413      	add	r3, r2
 8002354:	4619      	mov	r1, r3
 8002356:	6938      	ldr	r0, [r7, #16]
 8002358:	f7ff fedd 	bl	8002116 <move_window>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d130      	bne.n	80023c4 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8002370:	4413      	add	r3, r2
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff fd4a 	bl	8001e0c <ld_word>
 8002378:	4603      	mov	r3, r0
 800237a:	617b      	str	r3, [r7, #20]
			break;
 800237c:	e025      	b.n	80023ca <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	6a1a      	ldr	r2, [r3, #32]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	09db      	lsrs	r3, r3, #7
 8002386:	4413      	add	r3, r2
 8002388:	4619      	mov	r1, r3
 800238a:	6938      	ldr	r0, [r7, #16]
 800238c:	f7ff fec3 	bl	8002116 <move_window>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d118      	bne.n	80023c8 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80023a4:	4413      	add	r3, r2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff fd48 	bl	8001e3c <ld_dword>
 80023ac:	4603      	mov	r3, r0
 80023ae:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80023b2:	617b      	str	r3, [r7, #20]
			break;
 80023b4:	e009      	b.n	80023ca <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80023b6:	2301      	movs	r3, #1
 80023b8:	617b      	str	r3, [r7, #20]
 80023ba:	e006      	b.n	80023ca <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80023bc:	bf00      	nop
 80023be:	e004      	b.n	80023ca <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80023c0:	bf00      	nop
 80023c2:	e002      	b.n	80023ca <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80023c4:	bf00      	nop
 80023c6:	e000      	b.n	80023ca <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80023c8:	bf00      	nop
		}
	}

	return val;
 80023ca:	697b      	ldr	r3, [r7, #20]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3718      	adds	r7, #24
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80023d4:	b590      	push	{r4, r7, lr}
 80023d6:	b089      	sub	sp, #36	; 0x24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	60f8      	str	r0, [r7, #12]
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80023e0:	2302      	movs	r3, #2
 80023e2:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	f240 80d6 	bls.w	8002598 <put_fat+0x1c4>
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	695b      	ldr	r3, [r3, #20]
 80023f0:	68ba      	ldr	r2, [r7, #8]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	f080 80d0 	bcs.w	8002598 <put_fat+0x1c4>
		switch (fs->fs_type) {
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d073      	beq.n	80024e8 <put_fat+0x114>
 8002400:	2b03      	cmp	r3, #3
 8002402:	f000 8091 	beq.w	8002528 <put_fat+0x154>
 8002406:	2b01      	cmp	r3, #1
 8002408:	f040 80c6 	bne.w	8002598 <put_fat+0x1c4>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	61bb      	str	r3, [r7, #24]
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	085b      	lsrs	r3, r3, #1
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	4413      	add	r3, r2
 8002418:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6a1a      	ldr	r2, [r3, #32]
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	0a5b      	lsrs	r3, r3, #9
 8002422:	4413      	add	r3, r2
 8002424:	4619      	mov	r1, r3
 8002426:	68f8      	ldr	r0, [r7, #12]
 8002428:	f7ff fe75 	bl	8002116 <move_window>
 800242c:	4603      	mov	r3, r0
 800242e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8002430:	7ffb      	ldrb	r3, [r7, #31]
 8002432:	2b00      	cmp	r3, #0
 8002434:	f040 80a9 	bne.w	800258a <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	1c59      	adds	r1, r3, #1
 8002442:	61b9      	str	r1, [r7, #24]
 8002444:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002448:	4413      	add	r3, r2
 800244a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;		/* Put 1st byte */
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	f003 0301 	and.w	r3, r3, #1
 8002452:	2b00      	cmp	r3, #0
 8002454:	d00d      	beq.n	8002472 <put_fat+0x9e>
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	b25b      	sxtb	r3, r3
 800245c:	f003 030f 	and.w	r3, r3, #15
 8002460:	b25a      	sxtb	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	b2db      	uxtb	r3, r3
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	b25b      	sxtb	r3, r3
 800246a:	4313      	orrs	r3, r2
 800246c:	b25b      	sxtb	r3, r3
 800246e:	b2db      	uxtb	r3, r3
 8002470:	e001      	b.n	8002476 <put_fat+0xa2>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2201      	movs	r2, #1
 800247e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6a1a      	ldr	r2, [r3, #32]
 8002484:	69bb      	ldr	r3, [r7, #24]
 8002486:	0a5b      	lsrs	r3, r3, #9
 8002488:	4413      	add	r3, r2
 800248a:	4619      	mov	r1, r3
 800248c:	68f8      	ldr	r0, [r7, #12]
 800248e:	f7ff fe42 	bl	8002116 <move_window>
 8002492:	4603      	mov	r3, r0
 8002494:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8002496:	7ffb      	ldrb	r3, [r7, #31]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d178      	bne.n	800258e <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024a8:	4413      	add	r3, r2
 80024aa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Put 2nd byte */
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <put_fat+0xea>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	091b      	lsrs	r3, r3, #4
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	e00e      	b.n	80024dc <put_fat+0x108>
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	b25b      	sxtb	r3, r3
 80024c4:	f023 030f 	bic.w	r3, r3, #15
 80024c8:	b25a      	sxtb	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	0a1b      	lsrs	r3, r3, #8
 80024ce:	b25b      	sxtb	r3, r3
 80024d0:	f003 030f 	and.w	r3, r3, #15
 80024d4:	b25b      	sxtb	r3, r3
 80024d6:	4313      	orrs	r3, r2
 80024d8:	b25b      	sxtb	r3, r3
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	697a      	ldr	r2, [r7, #20]
 80024de:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2201      	movs	r2, #1
 80024e4:	70da      	strb	r2, [r3, #3]
			break;
 80024e6:	e057      	b.n	8002598 <put_fat+0x1c4>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	6a1a      	ldr	r2, [r3, #32]
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	0a1b      	lsrs	r3, r3, #8
 80024f0:	4413      	add	r3, r2
 80024f2:	4619      	mov	r1, r3
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f7ff fe0e 	bl	8002116 <move_window>
 80024fa:	4603      	mov	r3, r0
 80024fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80024fe:	7ffb      	ldrb	r3, [r7, #31]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d146      	bne.n	8002592 <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8002512:	4413      	add	r3, r2
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	b292      	uxth	r2, r2
 8002518:	4611      	mov	r1, r2
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff fcb1 	bl	8001e82 <st_word>
			fs->wflag = 1;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2201      	movs	r2, #1
 8002524:	70da      	strb	r2, [r3, #3]
			break;
 8002526:	e037      	b.n	8002598 <put_fat+0x1c4>

		case FS_FAT32 :
#if FF_FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6a1a      	ldr	r2, [r3, #32]
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	09db      	lsrs	r3, r3, #7
 8002530:	4413      	add	r3, r2
 8002532:	4619      	mov	r1, r3
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f7ff fdee 	bl	8002116 <move_window>
 800253a:	4603      	mov	r3, r0
 800253c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800253e:	7ffb      	ldrb	r3, [r7, #31]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d128      	bne.n	8002596 <put_fat+0x1c2>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8002558:	4413      	add	r3, r2
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff fc6e 	bl	8001e3c <ld_dword>
 8002560:	4603      	mov	r3, r0
 8002562:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8002566:	4323      	orrs	r3, r4
 8002568:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8002578:	4413      	add	r3, r2
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff fc9b 	bl	8001eb8 <st_dword>
			fs->wflag = 1;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2201      	movs	r2, #1
 8002586:	70da      	strb	r2, [r3, #3]
			break;
 8002588:	e006      	b.n	8002598 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800258a:	bf00      	nop
 800258c:	e004      	b.n	8002598 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800258e:	bf00      	nop
 8002590:	e002      	b.n	8002598 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8002592:	bf00      	nop
 8002594:	e000      	b.n	8002598 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8002596:	bf00      	nop
		}
	}
	return res;
 8002598:	7ffb      	ldrb	r3, [r7, #31]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3724      	adds	r7, #36	; 0x24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd90      	pop	{r4, r7, pc}

080025a2 <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b088      	sub	sp, #32
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	60f8      	str	r0, [r7, #12]
 80025aa:	60b9      	str	r1, [r7, #8]
 80025ac:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80025ae:	2300      	movs	r3, #0
 80025b0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	61bb      	str	r3, [r7, #24]
#endif
#if FF_USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d904      	bls.n	80025c8 <remove_chain+0x26>
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	68ba      	ldr	r2, [r7, #8]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d301      	bcc.n	80025cc <remove_chain+0x2a>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e04b      	b.n	8002664 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00c      	beq.n	80025ec <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80025d2:	f04f 32ff 	mov.w	r2, #4294967295
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	69b8      	ldr	r0, [r7, #24]
 80025da:	f7ff fefb 	bl	80023d4 <put_fat>
 80025de:	4603      	mov	r3, r0
 80025e0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80025e2:	7ffb      	ldrb	r3, [r7, #31]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <remove_chain+0x4a>
 80025e8:	7ffb      	ldrb	r3, [r7, #31]
 80025ea:	e03b      	b.n	8002664 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80025ec:	68b9      	ldr	r1, [r7, #8]
 80025ee:	68f8      	ldr	r0, [r7, #12]
 80025f0:	f7ff fe4b 	bl	800228a <get_fat>
 80025f4:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d031      	beq.n	8002660 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d101      	bne.n	8002606 <remove_chain+0x64>
 8002602:	2302      	movs	r3, #2
 8002604:	e02e      	b.n	8002664 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800260c:	d101      	bne.n	8002612 <remove_chain+0x70>
 800260e:	2301      	movs	r3, #1
 8002610:	e028      	b.n	8002664 <remove_chain+0xc2>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8002612:	2200      	movs	r2, #0
 8002614:	68b9      	ldr	r1, [r7, #8]
 8002616:	69b8      	ldr	r0, [r7, #24]
 8002618:	f7ff fedc 	bl	80023d4 <put_fat>
 800261c:	4603      	mov	r3, r0
 800261e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8002620:	7ffb      	ldrb	r3, [r7, #31]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <remove_chain+0x88>
 8002626:	7ffb      	ldrb	r3, [r7, #31]
 8002628:	e01c      	b.n	8002664 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	691a      	ldr	r2, [r3, #16]
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	695b      	ldr	r3, [r3, #20]
 8002632:	3b02      	subs	r3, #2
 8002634:	429a      	cmp	r2, r3
 8002636:	d20b      	bcs.n	8002650 <remove_chain+0xae>
			fs->free_clst++;
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	1c5a      	adds	r2, r3, #1
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	791b      	ldrb	r3, [r3, #4]
 8002646:	f043 0301 	orr.w	r3, r3, #1
 800264a:	b2da      	uxtb	r2, r3
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform device the data in the block is no longer needed */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	68ba      	ldr	r2, [r7, #8]
 800265a:	429a      	cmp	r2, r3
 800265c:	d3c6      	bcc.n	80025ec <remove_chain+0x4a>
 800265e:	e000      	b.n	8002662 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8002660:	bf00      	nop
				}
			}
		}
	}
#endif
	return FR_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3720      	adds	r7, #32
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b088      	sub	sp, #32
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d10d      	bne.n	800269e <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d004      	beq.n	8002698 <create_chain+0x2c>
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	695b      	ldr	r3, [r3, #20]
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	429a      	cmp	r2, r3
 8002696:	d31b      	bcc.n	80026d0 <create_chain+0x64>
 8002698:	2301      	movs	r3, #1
 800269a:	61bb      	str	r3, [r7, #24]
 800269c:	e018      	b.n	80026d0 <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800269e:	6839      	ldr	r1, [r7, #0]
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f7ff fdf2 	bl	800228a <get_fat>
 80026a6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d801      	bhi.n	80026b2 <create_chain+0x46>
 80026ae:	2301      	movs	r3, #1
 80026b0:	e0a9      	b.n	8002806 <create_chain+0x19a>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b8:	d101      	bne.n	80026be <create_chain+0x52>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	e0a3      	b.n	8002806 <create_chain+0x19a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	68fa      	ldr	r2, [r7, #12]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d201      	bcs.n	80026cc <create_chain+0x60>
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	e09c      	b.n	8002806 <create_chain+0x19a>
		scl = clst;							/* Cluster to start to find */
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d101      	bne.n	80026dc <create_chain+0x70>
 80026d8:	2300      	movs	r3, #0
 80026da:	e094      	b.n	8002806 <create_chain+0x19a>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 80026dc:	2300      	movs	r3, #0
 80026de:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d129      	bne.n	800273c <create_chain+0xd0>
			ncl = scl + 1;						/* Test if next cluster is free */
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	3301      	adds	r3, #1
 80026ec:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	695b      	ldr	r3, [r3, #20]
 80026f2:	69fa      	ldr	r2, [r7, #28]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d301      	bcc.n	80026fc <create_chain+0x90>
 80026f8:	2302      	movs	r3, #2
 80026fa:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 80026fc:	69f9      	ldr	r1, [r7, #28]
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7ff fdc3 	bl	800228a <get_fat>
 8002704:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d003      	beq.n	8002714 <create_chain+0xa8>
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002712:	d101      	bne.n	8002718 <create_chain+0xac>
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	e076      	b.n	8002806 <create_chain+0x19a>
			if (cs != 0) {						/* Not free? */
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00e      	beq.n	800273c <create_chain+0xd0>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d906      	bls.n	8002738 <create_chain+0xcc>
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	429a      	cmp	r2, r3
 8002732:	d201      	bcs.n	8002738 <create_chain+0xcc>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 8002738:	2300      	movs	r3, #0
 800273a:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d129      	bne.n	8002796 <create_chain+0x12a>
			ncl = scl;	/* Start cluster */
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	3301      	adds	r3, #1
 800274a:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	695b      	ldr	r3, [r3, #20]
 8002750:	69fa      	ldr	r2, [r7, #28]
 8002752:	429a      	cmp	r2, r3
 8002754:	d307      	bcc.n	8002766 <create_chain+0xfa>
					ncl = 2;
 8002756:	2302      	movs	r3, #2
 8002758:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 800275a:	69fa      	ldr	r2, [r7, #28]
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	429a      	cmp	r2, r3
 8002760:	d901      	bls.n	8002766 <create_chain+0xfa>
 8002762:	2300      	movs	r3, #0
 8002764:	e04f      	b.n	8002806 <create_chain+0x19a>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 8002766:	69f9      	ldr	r1, [r7, #28]
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f7ff fd8e 	bl	800228a <get_fat>
 800276e:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00e      	beq.n	8002794 <create_chain+0x128>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2b01      	cmp	r3, #1
 800277a:	d003      	beq.n	8002784 <create_chain+0x118>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002782:	d101      	bne.n	8002788 <create_chain+0x11c>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	e03e      	b.n	8002806 <create_chain+0x19a>
				if (ncl == scl) return 0;		/* No free cluster found? */
 8002788:	69fa      	ldr	r2, [r7, #28]
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	429a      	cmp	r2, r3
 800278e:	d1da      	bne.n	8002746 <create_chain+0xda>
 8002790:	2300      	movs	r3, #0
 8002792:	e038      	b.n	8002806 <create_chain+0x19a>
				if (cs == 0) break;				/* Found a free cluster? */
 8002794:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 8002796:	f04f 32ff 	mov.w	r2, #4294967295
 800279a:	69f9      	ldr	r1, [r7, #28]
 800279c:	6938      	ldr	r0, [r7, #16]
 800279e:	f7ff fe19 	bl	80023d4 <put_fat>
 80027a2:	4603      	mov	r3, r0
 80027a4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80027a6:	7dfb      	ldrb	r3, [r7, #23]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d109      	bne.n	80027c0 <create_chain+0x154>
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d006      	beq.n	80027c0 <create_chain+0x154>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 80027b2:	69fa      	ldr	r2, [r7, #28]
 80027b4:	6839      	ldr	r1, [r7, #0]
 80027b6:	6938      	ldr	r0, [r7, #16]
 80027b8:	f7ff fe0c 	bl	80023d4 <put_fat>
 80027bc:	4603      	mov	r3, r0
 80027be:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80027c0:	7dfb      	ldrb	r3, [r7, #23]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d116      	bne.n	80027f4 <create_chain+0x188>
		fs->last_clst = ncl;
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	69fa      	ldr	r2, [r7, #28]
 80027ca:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	691a      	ldr	r2, [r3, #16]
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	695b      	ldr	r3, [r3, #20]
 80027d4:	3b02      	subs	r3, #2
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d804      	bhi.n	80027e4 <create_chain+0x178>
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	1e5a      	subs	r2, r3, #1
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	791b      	ldrb	r3, [r3, #4]
 80027e8:	f043 0301 	orr.w	r3, r3, #1
 80027ec:	b2da      	uxtb	r2, r3
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	711a      	strb	r2, [r3, #4]
 80027f2:	e007      	b.n	8002804 <create_chain+0x198>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80027f4:	7dfb      	ldrb	r3, [r7, #23]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d102      	bne.n	8002800 <create_chain+0x194>
 80027fa:	f04f 33ff 	mov.w	r3, #4294967295
 80027fe:	e000      	b.n	8002802 <create_chain+0x196>
 8002800:	2301      	movs	r3, #1
 8002802:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8002804:	69fb      	ldr	r3, [r7, #28]
}
 8002806:	4618      	mov	r0, r3
 8002808:	3720      	adds	r7, #32
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b086      	sub	sp, #24
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
 8002816:	6039      	str	r1, [r7, #0]
	DWORD sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7ff fc40 	bl	800209e <sync_window>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <dir_clear+0x1a>
 8002824:	2301      	movs	r3, #1
 8002826:	e036      	b.n	8002896 <dir_clear+0x88>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 8002828:	6839      	ldr	r1, [r7, #0]
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7ff fd0e 	bl	800224c <clst2sect>
 8002830:	6138      	str	r0, [r7, #16]
	fs->winsect = sect;				/* Set window to top of the cluster */
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	62da      	str	r2, [r3, #44]	; 0x2c
	mem_set(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	3330      	adds	r3, #48	; 0x30
 800283c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002840:	2100      	movs	r1, #0
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff fb85 	bl	8001f52 <mem_set>
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
		ff_memfree(ibuf);
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	3330      	adds	r3, #48	; 0x30
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	2301      	movs	r3, #1
 8002850:	60bb      	str	r3, [r7, #8]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 8002852:	2300      	movs	r3, #0
 8002854:	617b      	str	r3, [r7, #20]
 8002856:	e003      	b.n	8002860 <dir_clear+0x52>
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	4413      	add	r3, r2
 800285e:	617b      	str	r3, [r7, #20]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	895b      	ldrh	r3, [r3, #10]
 8002864:	461a      	mov	r2, r3
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	4293      	cmp	r3, r2
 800286a:	d20b      	bcs.n	8002884 <dir_clear+0x76>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	7858      	ldrb	r0, [r3, #1]
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	441a      	add	r2, r3
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	68f9      	ldr	r1, [r7, #12]
 800287a:	f7ff f87b 	bl	8001974 <disk_write>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d0e9      	beq.n	8002858 <dir_clear+0x4a>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	895b      	ldrh	r3, [r3, #10]
 8002888:	461a      	mov	r2, r3
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	4293      	cmp	r3, r2
 800288e:	bf14      	ite	ne
 8002890:	2301      	movne	r3, #1
 8002892:	2300      	moveq	r3, #0
 8002894:	b2db      	uxtb	r3, r3
}
 8002896:	4618      	mov	r0, r3
 8002898:	3718      	adds	r7, #24
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <dir_sdi>:

static FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	b086      	sub	sp, #24
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
 80028a6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80028b4:	d204      	bcs.n	80028c0 <dir_sdi+0x22>
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	f003 031f 	and.w	r3, r3, #31
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <dir_sdi+0x26>
		return FR_INT_ERR;
 80028c0:	2302      	movs	r3, #2
 80028c2:	e063      	b.n	800298c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	683a      	ldr	r2, [r7, #0]
 80028c8:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d106      	bne.n	80028e4 <dir_sdi+0x46>
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d902      	bls.n	80028e4 <dir_sdi+0x46>
		clst = fs->dirbase;
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e2:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10c      	bne.n	8002904 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	095b      	lsrs	r3, r3, #5
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	8912      	ldrh	r2, [r2, #8]
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d301      	bcc.n	80028fa <dir_sdi+0x5c>
 80028f6:	2302      	movs	r3, #2
 80028f8:	e048      	b.n	800298c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	619a      	str	r2, [r3, #24]
 8002902:	e029      	b.n	8002958 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	895b      	ldrh	r3, [r3, #10]
 8002908:	025b      	lsls	r3, r3, #9
 800290a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800290c:	e019      	b.n	8002942 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6979      	ldr	r1, [r7, #20]
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff fcb9 	bl	800228a <get_fat>
 8002918:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002920:	d101      	bne.n	8002926 <dir_sdi+0x88>
 8002922:	2301      	movs	r3, #1
 8002924:	e032      	b.n	800298c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d904      	bls.n	8002936 <dir_sdi+0x98>
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	429a      	cmp	r2, r3
 8002934:	d301      	bcc.n	800293a <dir_sdi+0x9c>
 8002936:	2302      	movs	r3, #2
 8002938:	e028      	b.n	800298c <dir_sdi+0xee>
			ofs -= csz;
 800293a:	683a      	ldr	r2, [r7, #0]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8002942:	683a      	ldr	r2, [r7, #0]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	429a      	cmp	r2, r3
 8002948:	d2e1      	bcs.n	800290e <dir_sdi+0x70>
		}
		dp->sect = clst2sect(fs, clst);
 800294a:	6979      	ldr	r1, [r7, #20]
 800294c:	6938      	ldr	r0, [r7, #16]
 800294e:	f7ff fc7d 	bl	800224c <clst2sect>
 8002952:	4602      	mov	r2, r0
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	615a      	str	r2, [r3, #20]
	if (dp->sect == 0) return FR_INT_ERR;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d101      	bne.n	800296a <dir_sdi+0xcc>
 8002966:	2302      	movs	r3, #2
 8002968:	e010      	b.n	800298c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	699a      	ldr	r2, [r3, #24]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	0a5b      	lsrs	r3, r3, #9
 8002972:	441a      	add	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002984:	441a      	add	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	61da      	str	r2, [r3, #28]

	return FR_OK;
 800298a:	2300      	movs	r3, #0
}
 800298c:	4618      	mov	r0, r3
 800298e:	3718      	adds	r7, #24
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	3320      	adds	r3, #32
 80029aa:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80029b2:	d302      	bcc.n	80029ba <dir_next+0x26>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	619a      	str	r2, [r3, #24]
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <dir_next+0x32>
 80029c2:	2304      	movs	r3, #4
 80029c4:	e078      	b.n	8002ab8 <dir_next+0x124>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d166      	bne.n	8002a9e <dir_next+0x10a>
		dp->sect++;				/* Next sector */
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	1c5a      	adds	r2, r3, #1
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	619a      	str	r2, [r3, #24]

		if (dp->clust == 0) {	/* Static table */
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	695b      	ldr	r3, [r3, #20]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10a      	bne.n	80029f8 <dir_next+0x64>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	095b      	lsrs	r3, r3, #5
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	8912      	ldrh	r2, [r2, #8]
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d357      	bcc.n	8002a9e <dir_next+0x10a>
				dp->sect = 0; return FR_NO_FILE;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	619a      	str	r2, [r3, #24]
 80029f4:	2304      	movs	r3, #4
 80029f6:	e05f      	b.n	8002ab8 <dir_next+0x124>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	0a5b      	lsrs	r3, r3, #9
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	8952      	ldrh	r2, [r2, #10]
 8002a00:	3a01      	subs	r2, #1
 8002a02:	4013      	ands	r3, r2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d14a      	bne.n	8002a9e <dir_next+0x10a>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4610      	mov	r0, r2
 8002a12:	f7ff fc3a 	bl	800228a <get_fat>
 8002a16:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d801      	bhi.n	8002a22 <dir_next+0x8e>
 8002a1e:	2302      	movs	r3, #2
 8002a20:	e04a      	b.n	8002ab8 <dir_next+0x124>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a28:	d101      	bne.n	8002a2e <dir_next+0x9a>
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e044      	b.n	8002ab8 <dir_next+0x124>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	695b      	ldr	r3, [r3, #20]
 8002a32:	697a      	ldr	r2, [r7, #20]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d328      	bcc.n	8002a8a <dir_next+0xf6>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d104      	bne.n	8002a48 <dir_next+0xb4>
						dp->sect = 0; return FR_NO_FILE;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	619a      	str	r2, [r3, #24]
 8002a44:	2304      	movs	r3, #4
 8002a46:	e037      	b.n	8002ab8 <dir_next+0x124>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	4619      	mov	r1, r3
 8002a50:	4610      	mov	r0, r2
 8002a52:	f7ff fe0b 	bl	800266c <create_chain>
 8002a56:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <dir_next+0xce>
 8002a5e:	2307      	movs	r3, #7
 8002a60:	e02a      	b.n	8002ab8 <dir_next+0x124>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d101      	bne.n	8002a6c <dir_next+0xd8>
 8002a68:	2302      	movs	r3, #2
 8002a6a:	e025      	b.n	8002ab8 <dir_next+0x124>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a72:	d101      	bne.n	8002a78 <dir_next+0xe4>
 8002a74:	2301      	movs	r3, #1
 8002a76:	e01f      	b.n	8002ab8 <dir_next+0x124>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 8002a78:	6979      	ldr	r1, [r7, #20]
 8002a7a:	6938      	ldr	r0, [r7, #16]
 8002a7c:	f7ff fec7 	bl	800280e <dir_clear>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <dir_next+0xf6>
 8002a86:	2301      	movs	r3, #1
 8002a88:	e016      	b.n	8002ab8 <dir_next+0x124>
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	697a      	ldr	r2, [r7, #20]
 8002a8e:	615a      	str	r2, [r3, #20]
				dp->sect = clst2sect(fs, clst);
 8002a90:	6979      	ldr	r1, [r7, #20]
 8002a92:	6938      	ldr	r0, [r7, #16]
 8002a94:	f7ff fbda 	bl	800224c <clst2sect>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68fa      	ldr	r2, [r7, #12]
 8002aa2:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ab0:	441a      	add	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3718      	adds	r7, #24
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT nent				/* Number of contiguous entries to allocate */
)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f7ff fee3 	bl	800289e <dir_sdi>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8002adc:	7dfb      	ldrb	r3, [r7, #23]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d12b      	bne.n	8002b3a <dir_alloc+0x7a>
		n = 0;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	4619      	mov	r1, r3
 8002aec:	68f8      	ldr	r0, [r7, #12]
 8002aee:	f7ff fb12 	bl	8002116 <move_window>
 8002af2:	4603      	mov	r3, r0
 8002af4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8002af6:	7dfb      	ldrb	r3, [r7, #23]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d11d      	bne.n	8002b38 <dir_alloc+0x78>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	2be5      	cmp	r3, #229	; 0xe5
 8002b04:	d004      	beq.n	8002b10 <dir_alloc+0x50>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69db      	ldr	r3, [r3, #28]
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d107      	bne.n	8002b20 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	3301      	adds	r3, #1
 8002b14:	613b      	str	r3, [r7, #16]
 8002b16:	693a      	ldr	r2, [r7, #16]
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d102      	bne.n	8002b24 <dir_alloc+0x64>
 8002b1e:	e00c      	b.n	8002b3a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8002b20:	2300      	movs	r3, #0
 8002b22:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8002b24:	2101      	movs	r1, #1
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f7ff ff34 	bl	8002994 <dir_next>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8002b30:	7dfb      	ldrb	r3, [r7, #23]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0d7      	beq.n	8002ae6 <dir_alloc+0x26>
 8002b36:	e000      	b.n	8002b3a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8002b38:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8002b3a:	7dfb      	ldrb	r3, [r7, #23]
 8002b3c:	2b04      	cmp	r3, #4
 8002b3e:	d101      	bne.n	8002b44 <dir_alloc+0x84>
 8002b40:	2307      	movs	r3, #7
 8002b42:	75fb      	strb	r3, [r7, #23]
	return res;
 8002b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b084      	sub	sp, #16
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
 8002b56:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	331a      	adds	r3, #26
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff f955 	bl	8001e0c <ld_word>
 8002b62:	4603      	mov	r3, r0
 8002b64:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	2b03      	cmp	r3, #3
 8002b6c:	d109      	bne.n	8002b82 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	3314      	adds	r3, #20
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff f94a 	bl	8001e0c <ld_word>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	041b      	lsls	r3, r3, #16
 8002b7c:	68fa      	ldr	r2, [r7, #12]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8002b82:	68fb      	ldr	r3, [r7, #12]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	331a      	adds	r3, #26
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	b292      	uxth	r2, r2
 8002ba0:	4611      	mov	r1, r2
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7ff f96d 	bl	8001e82 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b03      	cmp	r3, #3
 8002bae:	d109      	bne.n	8002bc4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	f103 0214 	add.w	r2, r3, #20
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	0c1b      	lsrs	r3, r3, #16
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	4610      	mov	r0, r2
 8002bc0:	f7ff f95f 	bl	8001e82 <st_word>
	}
}
 8002bc4:	bf00      	nop
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <dir_read>:

static FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8002bd6:	2304      	movs	r3, #4
 8002bd8:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	613b      	str	r3, [r7, #16]
	BYTE attr, b;
#if FF_USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8002be0:	e03c      	b.n	8002c5c <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	4619      	mov	r1, r3
 8002be8:	6938      	ldr	r0, [r7, #16]
 8002bea:	f7ff fa94 	bl	8002116 <move_window>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002bf2:	7dfb      	ldrb	r3, [r7, #23]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d136      	bne.n	8002c66 <dir_read+0x9a>
		b = dp->dir[DIR_Name];	/* Test for the entry type */
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	69db      	ldr	r3, [r3, #28]
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	73fb      	strb	r3, [r7, #15]
		if (b == 0) {
 8002c00:	7bfb      	ldrb	r3, [r7, #15]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d102      	bne.n	8002c0c <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8002c06:	2304      	movs	r3, #4
 8002c08:	75fb      	strb	r3, [r7, #23]
 8002c0a:	e031      	b.n	8002c70 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT/FAT32 volume */
			dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	330b      	adds	r3, #11
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c18:	73bb      	strb	r3, [r7, #14]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	7bba      	ldrb	r2, [r7, #14]
 8002c1e:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (b != DDEM && b != '.' && attr != AM_LFN && (int)((attr & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8002c20:	7bfb      	ldrb	r3, [r7, #15]
 8002c22:	2be5      	cmp	r3, #229	; 0xe5
 8002c24:	d011      	beq.n	8002c4a <dir_read+0x7e>
 8002c26:	7bfb      	ldrb	r3, [r7, #15]
 8002c28:	2b2e      	cmp	r3, #46	; 0x2e
 8002c2a:	d00e      	beq.n	8002c4a <dir_read+0x7e>
 8002c2c:	7bbb      	ldrb	r3, [r7, #14]
 8002c2e:	2b0f      	cmp	r3, #15
 8002c30:	d00b      	beq.n	8002c4a <dir_read+0x7e>
 8002c32:	7bbb      	ldrb	r3, [r7, #14]
 8002c34:	f023 0320 	bic.w	r3, r3, #32
 8002c38:	2b08      	cmp	r3, #8
 8002c3a:	bf0c      	ite	eq
 8002c3c:	2301      	moveq	r3, #1
 8002c3e:	2300      	movne	r3, #0
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	461a      	mov	r2, r3
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d00f      	beq.n	8002c6a <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8002c4a:	2100      	movs	r1, #0
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f7ff fea1 	bl	8002994 <dir_next>
 8002c52:	4603      	mov	r3, r0
 8002c54:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002c56:	7dfb      	ldrb	r3, [r7, #23]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d108      	bne.n	8002c6e <dir_read+0xa2>
	while (dp->sect) {
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1be      	bne.n	8002be2 <dir_read+0x16>
 8002c64:	e004      	b.n	8002c70 <dir_read+0xa4>
		if (res != FR_OK) break;
 8002c66:	bf00      	nop
 8002c68:	e002      	b.n	8002c70 <dir_read+0xa4>
				break;
 8002c6a:	bf00      	nop
 8002c6c:	e000      	b.n	8002c70 <dir_read+0xa4>
		if (res != FR_OK) break;
 8002c6e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8002c70:	7dfb      	ldrb	r3, [r7, #23]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d002      	beq.n	8002c7c <dir_read+0xb0>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	619a      	str	r2, [r3, #24]
	return res;
 8002c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3718      	adds	r7, #24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b086      	sub	sp, #24
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	613b      	str	r3, [r7, #16]
	BYTE c;
#if FF_USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8002c94:	2100      	movs	r1, #0
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7ff fe01 	bl	800289e <dir_sdi>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8002ca0:	7dfb      	ldrb	r3, [r7, #23]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <dir_find+0x24>
 8002ca6:	7dfb      	ldrb	r3, [r7, #23]
 8002ca8:	e03e      	b.n	8002d28 <dir_find+0xa2>
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	4619      	mov	r1, r3
 8002cb0:	6938      	ldr	r0, [r7, #16]
 8002cb2:	f7ff fa30 	bl	8002116 <move_window>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002cba:	7dfb      	ldrb	r3, [r7, #23]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d12f      	bne.n	8002d20 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	69db      	ldr	r3, [r3, #28]
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002cc8:	7bfb      	ldrb	r3, [r7, #15]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d102      	bne.n	8002cd4 <dir_find+0x4e>
 8002cce:	2304      	movs	r3, #4
 8002cd0:	75fb      	strb	r3, [r7, #23]
 8002cd2:	e028      	b.n	8002d26 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69db      	ldr	r3, [r3, #28]
 8002cd8:	330b      	adds	r3, #11
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ce0:	b2da      	uxtb	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	330b      	adds	r3, #11
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	f003 0308 	and.w	r3, r3, #8
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10a      	bne.n	8002d0c <dir_find+0x86>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	69d8      	ldr	r0, [r3, #28]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	3320      	adds	r3, #32
 8002cfe:	220b      	movs	r2, #11
 8002d00:	4619      	mov	r1, r3
 8002d02:	f7ff f940 	bl	8001f86 <mem_cmp>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d00b      	beq.n	8002d24 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f7ff fe40 	bl	8002994 <dir_next>
 8002d14:	4603      	mov	r3, r0
 8002d16:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8002d18:	7dfb      	ldrb	r3, [r7, #23]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d0c5      	beq.n	8002caa <dir_find+0x24>
 8002d1e:	e002      	b.n	8002d26 <dir_find+0xa0>
		if (res != FR_OK) break;
 8002d20:	bf00      	nop
 8002d22:	e000      	b.n	8002d26 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8002d24:	bf00      	nop

	return res;
 8002d26:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3718      	adds	r7, #24
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8002d3e:	2101      	movs	r1, #1
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f7ff febd 	bl	8002ac0 <dir_alloc>
 8002d46:	4603      	mov	r3, r0
 8002d48:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d11c      	bne.n	8002d8a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	4619      	mov	r1, r3
 8002d56:	68b8      	ldr	r0, [r7, #8]
 8002d58:	f7ff f9dd 	bl	8002116 <move_window>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d111      	bne.n	8002d8a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	69db      	ldr	r3, [r3, #28]
 8002d6a:	2220      	movs	r2, #32
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff f8ef 	bl	8001f52 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	69d8      	ldr	r0, [r3, #28]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	3320      	adds	r3, #32
 8002d7c:	220b      	movs	r2, #11
 8002d7e:	4619      	mov	r1, r3
 8002d80:	f7ff f8c6 	bl	8001f10 <mem_cpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	2201      	movs	r2, #1
 8002d88:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8002d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3710      	adds	r7, #16
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <get_fileinfo>:

static void get_fileinfo (
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno		/* Pointer to the file information to be filled */
)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
#else
	TCHAR c;
#endif


	fno->fname[0] = 0;			/* Invaidate file info */
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	2200      	movs	r2, #0
 8002da2:	725a      	strb	r2, [r3, #9]
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d052      	beq.n	8002e52 <get_fileinfo+0xbe>
		fno->fname[di] = 0;	/* Terminate the LFN */
		if (!dp->dir[DIR_NTres]) fno->altname[0] = 0;	/* Altname is not needed if neither LFN nor case info is exist. */
	}

#else	/* Non-LFN configuration */
	si = di = 0;
 8002dac:	2300      	movs	r3, #0
 8002dae:	613b      	str	r3, [r7, #16]
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	617b      	str	r3, [r7, #20]
	while (si < 11) {		/* Copy name body and extension */
 8002db4:	e021      	b.n	8002dfa <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[si++];
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	69da      	ldr	r2, [r3, #28]
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	1c59      	adds	r1, r3, #1
 8002dbe:	6179      	str	r1, [r7, #20]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;		/* Skip padding spaces */
 8002dc6:	7bfb      	ldrb	r3, [r7, #15]
 8002dc8:	2b20      	cmp	r3, #32
 8002dca:	d100      	bne.n	8002dce <get_fileinfo+0x3a>
 8002dcc:	e015      	b.n	8002dfa <get_fileinfo+0x66>
		if (c == RDDEM) c = DDEM;	/* Restore replaced DDEM character */
 8002dce:	7bfb      	ldrb	r3, [r7, #15]
 8002dd0:	2b05      	cmp	r3, #5
 8002dd2:	d101      	bne.n	8002dd8 <get_fileinfo+0x44>
 8002dd4:	23e5      	movs	r3, #229	; 0xe5
 8002dd6:	73fb      	strb	r3, [r7, #15]
		if (si == 9) fno->fname[di++] = '.';/* Insert a . if extension is exist */
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	2b09      	cmp	r3, #9
 8002ddc:	d106      	bne.n	8002dec <get_fileinfo+0x58>
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1c5a      	adds	r2, r3, #1
 8002de2:	613a      	str	r2, [r7, #16]
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	4413      	add	r3, r2
 8002de8:	222e      	movs	r2, #46	; 0x2e
 8002dea:	725a      	strb	r2, [r3, #9]
		fno->fname[di++] = c;
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	1c5a      	adds	r2, r3, #1
 8002df0:	613a      	str	r2, [r7, #16]
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	4413      	add	r3, r2
 8002df6:	7bfa      	ldrb	r2, [r7, #15]
 8002df8:	725a      	strb	r2, [r3, #9]
	while (si < 11) {		/* Copy name body and extension */
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	2b0a      	cmp	r3, #10
 8002dfe:	d9da      	bls.n	8002db6 <get_fileinfo+0x22>
	}
	fno->fname[di] = 0;
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	4413      	add	r3, r2
 8002e06:	3309      	adds	r3, #9
 8002e08:	2200      	movs	r2, #0
 8002e0a:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];					/* Attribute */
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	69db      	ldr	r3, [r3, #28]
 8002e10:	7ada      	ldrb	r2, [r3, #11]
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);		/* Size */
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	69db      	ldr	r3, [r3, #28]
 8002e1a:	331c      	adds	r3, #28
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff f80d 	bl	8001e3c <ld_dword>
 8002e22:	4602      	mov	r2, r0
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	601a      	str	r2, [r3, #0]
	fno->ftime = ld_word(dp->dir + DIR_ModTime + 0);	/* Time */
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	69db      	ldr	r3, [r3, #28]
 8002e2c:	3316      	adds	r3, #22
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7fe ffec 	bl	8001e0c <ld_word>
 8002e34:	4603      	mov	r3, r0
 8002e36:	461a      	mov	r2, r3
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	80da      	strh	r2, [r3, #6]
	fno->fdate = ld_word(dp->dir + DIR_ModTime + 2);	/* Date */
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	69db      	ldr	r3, [r3, #28]
 8002e40:	3318      	adds	r3, #24
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fe ffe2 	bl	8001e0c <ld_word>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	809a      	strh	r2, [r3, #4]
 8002e50:	e000      	b.n	8002e54 <get_fileinfo+0xc0>
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 8002e52:	bf00      	nop
}
 8002e54:	3718      	adds	r7, #24
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
	...

08002e5c <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b08a      	sub	sp, #40	; 0x28
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	617b      	str	r3, [r7, #20]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3320      	adds	r3, #32
 8002e70:	613b      	str	r3, [r7, #16]
	mem_set(sfn, ' ', 11);
 8002e72:	220b      	movs	r2, #11
 8002e74:	2120      	movs	r1, #32
 8002e76:	6938      	ldr	r0, [r7, #16]
 8002e78:	f7ff f86b 	bl	8001f52 <mem_set>
	si = i = 0; ni = 8;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	61bb      	str	r3, [r7, #24]
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	61fb      	str	r3, [r7, #28]
 8002e84:	2308      	movs	r3, #8
 8002e86:	623b      	str	r3, [r7, #32]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];				/* Get a byte */
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	1c5a      	adds	r2, r3, #1
 8002e8c:	61fa      	str	r2, [r7, #28]
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	4413      	add	r3, r2
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (c <= ' ') break; 			/* Break if end of the path name */
 8002e98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e9c:	2b20      	cmp	r3, #32
 8002e9e:	d97c      	bls.n	8002f9a <create_name+0x13e>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8002ea0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ea4:	2b2f      	cmp	r3, #47	; 0x2f
 8002ea6:	d007      	beq.n	8002eb8 <create_name+0x5c>
 8002ea8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002eac:	2b5c      	cmp	r3, #92	; 0x5c
 8002eae:	d110      	bne.n	8002ed2 <create_name+0x76>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8002eb0:	e002      	b.n	8002eb8 <create_name+0x5c>
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	61fb      	str	r3, [r7, #28]
 8002eb8:	697a      	ldr	r2, [r7, #20]
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	2b2f      	cmp	r3, #47	; 0x2f
 8002ec2:	d0f6      	beq.n	8002eb2 <create_name+0x56>
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	4413      	add	r3, r2
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	2b5c      	cmp	r3, #92	; 0x5c
 8002ece:	d0f0      	beq.n	8002eb2 <create_name+0x56>
			break;
 8002ed0:	e064      	b.n	8002f9c <create_name+0x140>
		}
		if (c == '.' || i >= ni) {		/* End of body or field overflow? */
 8002ed2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ed6:	2b2e      	cmp	r3, #46	; 0x2e
 8002ed8:	d003      	beq.n	8002ee2 <create_name+0x86>
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d30d      	bcc.n	8002efe <create_name+0xa2>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Field overflow or invalid dot? */
 8002ee2:	6a3b      	ldr	r3, [r7, #32]
 8002ee4:	2b0b      	cmp	r3, #11
 8002ee6:	d003      	beq.n	8002ef0 <create_name+0x94>
 8002ee8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002eec:	2b2e      	cmp	r3, #46	; 0x2e
 8002eee:	d001      	beq.n	8002ef4 <create_name+0x98>
 8002ef0:	2306      	movs	r3, #6
 8002ef2:	e06f      	b.n	8002fd4 <create_name+0x178>
			i = 8; ni = 11;				/* Enter file extension field */
 8002ef4:	2308      	movs	r3, #8
 8002ef6:	61bb      	str	r3, [r7, #24]
 8002ef8:	230b      	movs	r3, #11
 8002efa:	623b      	str	r3, [r7, #32]
			continue;
 8002efc:	e04c      	b.n	8002f98 <create_name+0x13c>
#elif FF_CODE_PAGE < 900
		if (c >= 0x80) {				/* Is SBC extended character? */
			c = ExCvt[c & 0x7F];		/* To upper SBC extended character */
		}
#endif
		if (dbc_1st(c)) {				/* Check if it is a DBC 1st byte */
 8002efe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7ff f881 	bl	800200a <dbc_1st>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d024      	beq.n	8002f58 <create_name+0xfc>
			d = (BYTE)p[si++];			/* Get 2nd byte */
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	1c5a      	adds	r2, r3, #1
 8002f12:	61fa      	str	r2, [r7, #28]
 8002f14:	697a      	ldr	r2, [r7, #20]
 8002f16:	4413      	add	r3, r2
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	73fb      	strb	r3, [r7, #15]
			if (!dbc_2nd(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
 8002f1c:	7bfb      	ldrb	r3, [r7, #15]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7ff f893 	bl	800204a <dbc_2nd>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d004      	beq.n	8002f34 <create_name+0xd8>
 8002f2a:	6a3b      	ldr	r3, [r7, #32]
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d301      	bcc.n	8002f38 <create_name+0xdc>
 8002f34:	2306      	movs	r3, #6
 8002f36:	e04d      	b.n	8002fd4 <create_name+0x178>
			sfn[i++] = c;
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	1c5a      	adds	r2, r3, #1
 8002f3c:	61ba      	str	r2, [r7, #24]
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	4413      	add	r3, r2
 8002f42:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002f46:	701a      	strb	r2, [r3, #0]
			sfn[i++] = d;
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	1c5a      	adds	r2, r3, #1
 8002f4c:	61ba      	str	r2, [r7, #24]
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	4413      	add	r3, r2
 8002f52:	7bfa      	ldrb	r2, [r7, #15]
 8002f54:	701a      	strb	r2, [r3, #0]
 8002f56:	e797      	b.n	8002e88 <create_name+0x2c>
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8002f58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	481f      	ldr	r0, [pc, #124]	; (8002fdc <create_name+0x180>)
 8002f60:	f7ff f838 	bl	8001fd4 <chk_chr>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <create_name+0x112>
 8002f6a:	2306      	movs	r3, #6
 8002f6c:	e032      	b.n	8002fd4 <create_name+0x178>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8002f6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f72:	2b60      	cmp	r3, #96	; 0x60
 8002f74:	d908      	bls.n	8002f88 <create_name+0x12c>
 8002f76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f7a:	2b7a      	cmp	r3, #122	; 0x7a
 8002f7c:	d804      	bhi.n	8002f88 <create_name+0x12c>
 8002f7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f82:	3b20      	subs	r3, #32
 8002f84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			sfn[i++] = c;
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	1c5a      	adds	r2, r3, #1
 8002f8c:	61ba      	str	r2, [r7, #24]
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	4413      	add	r3, r2
 8002f92:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002f96:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];				/* Get a byte */
 8002f98:	e776      	b.n	8002e88 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8002f9a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8002f9c:	697a      	ldr	r2, [r7, #20]
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	441a      	add	r2, r3
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d101      	bne.n	8002fb0 <create_name+0x154>
 8002fac:	2306      	movs	r3, #6
 8002fae:	e011      	b.n	8002fd4 <create_name+0x178>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	2be5      	cmp	r3, #229	; 0xe5
 8002fb6:	d102      	bne.n	8002fbe <create_name+0x162>
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	2205      	movs	r2, #5
 8002fbc:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8002fbe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fc2:	2b20      	cmp	r3, #32
 8002fc4:	d801      	bhi.n	8002fca <create_name+0x16e>
 8002fc6:	2204      	movs	r2, #4
 8002fc8:	e000      	b.n	8002fcc <create_name+0x170>
 8002fca:	2200      	movs	r2, #0
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	330b      	adds	r3, #11
 8002fd0:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8002fd2:	2300      	movs	r3, #0
#endif /* FF_USE_LFN */
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3728      	adds	r7, #40	; 0x28
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	080096a8 	.word	0x080096a8

08002fe0 <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	613b      	str	r3, [r7, #16]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		dp->obj.sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8002ff0:	e002      	b.n	8002ff8 <follow_path+0x18>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	603b      	str	r3, [r7, #0]
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	2b2f      	cmp	r3, #47	; 0x2f
 8002ffe:	d0f8      	beq.n	8002ff2 <follow_path+0x12>
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	2b5c      	cmp	r3, #92	; 0x5c
 8003006:	d0f4      	beq.n	8002ff2 <follow_path+0x12>
		dp->obj.sclust = 0;					/* Start from root directory */
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	609a      	str	r2, [r3, #8]
		dp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	2b1f      	cmp	r3, #31
 8003014:	d80a      	bhi.n	800302c <follow_path+0x4c>
		dp->fn[NSFLAG] = NS_NONAME;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2280      	movs	r2, #128	; 0x80
 800301a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		res = dir_sdi(dp, 0);
 800301e:	2100      	movs	r1, #0
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f7ff fc3c 	bl	800289e <dir_sdi>
 8003026:	4603      	mov	r3, r0
 8003028:	75fb      	strb	r3, [r7, #23]
 800302a:	e043      	b.n	80030b4 <follow_path+0xd4>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800302c:	463b      	mov	r3, r7
 800302e:	4619      	mov	r1, r3
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff ff13 	bl	8002e5c <create_name>
 8003036:	4603      	mov	r3, r0
 8003038:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800303a:	7dfb      	ldrb	r3, [r7, #23]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d134      	bne.n	80030aa <follow_path+0xca>
			res = dir_find(dp);				/* Find an object with the segment name */
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f7ff fe20 	bl	8002c86 <dir_find>
 8003046:	4603      	mov	r3, r0
 8003048:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003050:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) {				/* Failed to find the object */
 8003052:	7dfb      	ldrb	r3, [r7, #23]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d00a      	beq.n	800306e <follow_path+0x8e>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8003058:	7dfb      	ldrb	r3, [r7, #23]
 800305a:	2b04      	cmp	r3, #4
 800305c:	d127      	bne.n	80030ae <follow_path+0xce>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800305e:	7bfb      	ldrb	r3, [r7, #15]
 8003060:	f003 0304 	and.w	r3, r3, #4
 8003064:	2b00      	cmp	r3, #0
 8003066:	d122      	bne.n	80030ae <follow_path+0xce>
 8003068:	2305      	movs	r3, #5
 800306a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800306c:	e01f      	b.n	80030ae <follow_path+0xce>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800306e:	7bfb      	ldrb	r3, [r7, #15]
 8003070:	f003 0304 	and.w	r3, r3, #4
 8003074:	2b00      	cmp	r3, #0
 8003076:	d11c      	bne.n	80030b2 <follow_path+0xd2>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	799b      	ldrb	r3, [r3, #6]
 800307c:	f003 0310 	and.w	r3, r3, #16
 8003080:	2b00      	cmp	r3, #0
 8003082:	d102      	bne.n	800308a <follow_path+0xaa>
				res = FR_NO_PATH; break;
 8003084:	2305      	movs	r3, #5
 8003086:	75fb      	strb	r3, [r7, #23]
 8003088:	e014      	b.n	80030b4 <follow_path+0xd4>
				dp->obj.c_ofs = dp->blk_ofs;
				init_alloc_info(fs, &dp->obj);	/* Open next directory */
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003098:	4413      	add	r3, r2
 800309a:	4619      	mov	r1, r3
 800309c:	6938      	ldr	r0, [r7, #16]
 800309e:	f7ff fd56 	bl	8002b4e <ld_clust>
 80030a2:	4602      	mov	r2, r0
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80030a8:	e7c0      	b.n	800302c <follow_path+0x4c>
			if (res != FR_OK) break;
 80030aa:	bf00      	nop
 80030ac:	e002      	b.n	80030b4 <follow_path+0xd4>
				break;
 80030ae:	bf00      	nop
 80030b0:	e000      	b.n	80030b4 <follow_path+0xd4>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80030b2:	bf00      	nop
			}
		}
	}

	return res;
 80030b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3718      	adds	r7, #24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 80030be:	b480      	push	{r7}
 80030c0:	b089      	sub	sp, #36	; 0x24
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	TCHAR tc;
	int i, vol = -1;
 80030c6:	f04f 33ff 	mov.w	r3, #4294967295
 80030ca:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	613b      	str	r3, [r7, #16]
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	61fb      	str	r3, [r7, #28]
	if (!tp) return vol;	/* Invalid path name? */
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d101      	bne.n	80030e0 <get_ldnumber+0x22>
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	e02d      	b.n	800313c <get_ldnumber+0x7e>
	do tc = *tt++; while ((UINT)tc >= (FF_USE_LFN ? ' ' : '!') && tc != ':');	/* Find a colon in the path */
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	61fa      	str	r2, [r7, #28]
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	73fb      	strb	r3, [r7, #15]
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
 80030ec:	2b20      	cmp	r3, #32
 80030ee:	d902      	bls.n	80030f6 <get_ldnumber+0x38>
 80030f0:	7bfb      	ldrb	r3, [r7, #15]
 80030f2:	2b3a      	cmp	r3, #58	; 0x3a
 80030f4:	d1f4      	bne.n	80030e0 <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 80030f6:	7bfb      	ldrb	r3, [r7, #15]
 80030f8:	2b3a      	cmp	r3, #58	; 0x3a
 80030fa:	d11c      	bne.n	8003136 <get_ldnumber+0x78>
		i = FF_VOLUMES;
 80030fc:	2301      	movs	r3, #1
 80030fe:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	2b2f      	cmp	r3, #47	; 0x2f
 8003106:	d90c      	bls.n	8003122 <get_ldnumber+0x64>
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b39      	cmp	r3, #57	; 0x39
 800310e:	d808      	bhi.n	8003122 <get_ldnumber+0x64>
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	3302      	adds	r3, #2
 8003114:	69fa      	ldr	r2, [r7, #28]
 8003116:	429a      	cmp	r2, r3
 8003118:	d103      	bne.n	8003122 <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	3b30      	subs	r3, #48	; 0x30
 8003120:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	2b00      	cmp	r3, #0
 8003126:	dc04      	bgt.n	8003132 <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	69fa      	ldr	r2, [r7, #28]
 8003130:	601a      	str	r2, [r3, #0]
		}
		return vol;
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	e002      	b.n	800313c <get_ldnumber+0x7e>
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
#else
	vol = 0;		/* Default drive is 0 */
 8003136:	2300      	movs	r3, #0
 8003138:	617b      	str	r3, [r7, #20]
#endif
	return vol;		/* Return the default drive */
 800313a:	697b      	ldr	r3, [r7, #20]
}
 800313c:	4618      	mov	r0, r3
 800313e:	3724      	adds	r7, #36	; 0x24
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <check_fs>:

static BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	DWORD sect			/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	70da      	strb	r2, [r3, #3]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f04f 32ff 	mov.w	r2, #4294967295
 800315e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8003160:	6839      	ldr	r1, [r7, #0]
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7fe ffd7 	bl	8002116 <move_window>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <check_fs+0x2a>
 800316e:	2304      	movs	r3, #4
 8003170:	e038      	b.n	80031e4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always here regardless of the sector size) */
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	3330      	adds	r3, #48	; 0x30
 8003176:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800317a:	4618      	mov	r0, r3
 800317c:	f7fe fe46 	bl	8001e0c <ld_word>
 8003180:	4603      	mov	r3, r0
 8003182:	461a      	mov	r2, r3
 8003184:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8003188:	429a      	cmp	r2, r3
 800318a:	d001      	beq.n	8003190 <check_fs+0x48>
 800318c:	2303      	movs	r3, #3
 800318e:	e029      	b.n	80031e4 <check_fs+0x9c>

#if FF_FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* Check if exFAT VBR */
#endif
	if (fs->win[BS_JmpBoot] == 0xE9 || fs->win[BS_JmpBoot] == 0xEB || fs->win[BS_JmpBoot] == 0xE8) {	/* Valid JumpBoot code? */
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003196:	2be9      	cmp	r3, #233	; 0xe9
 8003198:	d009      	beq.n	80031ae <check_fs+0x66>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031a0:	2beb      	cmp	r3, #235	; 0xeb
 80031a2:	d004      	beq.n	80031ae <check_fs+0x66>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031aa:	2be8      	cmp	r3, #232	; 0xe8
 80031ac:	d119      	bne.n	80031e2 <check_fs+0x9a>
		if (!mem_cmp(fs->win + BS_FilSysType, "FAT", 3)) return 0;		/* Is it an FAT VBR? */
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	3330      	adds	r3, #48	; 0x30
 80031b2:	3336      	adds	r3, #54	; 0x36
 80031b4:	2203      	movs	r2, #3
 80031b6:	490d      	ldr	r1, [pc, #52]	; (80031ec <check_fs+0xa4>)
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7fe fee4 	bl	8001f86 <mem_cmp>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <check_fs+0x80>
 80031c4:	2300      	movs	r3, #0
 80031c6:	e00d      	b.n	80031e4 <check_fs+0x9c>
		if (!mem_cmp(fs->win + BS_FilSysType32, "FAT32", 5)) return 0;	/* Is it an FAT32 VBR? */
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3330      	adds	r3, #48	; 0x30
 80031cc:	3352      	adds	r3, #82	; 0x52
 80031ce:	2205      	movs	r2, #5
 80031d0:	4907      	ldr	r1, [pc, #28]	; (80031f0 <check_fs+0xa8>)
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7fe fed7 	bl	8001f86 <mem_cmp>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <check_fs+0x9a>
 80031de:	2300      	movs	r3, #0
 80031e0:	e000      	b.n	80031e4 <check_fs+0x9c>
	}
	return 2;	/* Valid BS but not FAT */
 80031e2:	2302      	movs	r3, #2
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3708      	adds	r7, #8
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	080096b8 	.word	0x080096b8
 80031f0:	080096bc 	.word	0x080096bc

080031f4 <find_volume>:
static FRESULT find_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* !=0: Check write protection for write access */
)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b096      	sub	sp, #88	; 0x58
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	4613      	mov	r3, r2
 8003200:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	2200      	movs	r2, #0
 8003206:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8003208:	68f8      	ldr	r0, [r7, #12]
 800320a:	f7ff ff58 	bl	80030be <get_ldnumber>
 800320e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8003210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003212:	2b00      	cmp	r3, #0
 8003214:	da01      	bge.n	800321a <find_volume+0x26>
 8003216:	230b      	movs	r3, #11
 8003218:	e238      	b.n	800368c <find_volume+0x498>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 800321a:	4aa8      	ldr	r2, [pc, #672]	; (80034bc <find_volume+0x2c8>)
 800321c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800321e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003222:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 8003224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <find_volume+0x3a>
 800322a:	230c      	movs	r3, #12
 800322c:	e22e      	b.n	800368c <find_volume+0x498>
#if FF_FS_REENTRANT
	if (!lock_fs(fs)) return FR_TIMEOUT;	/* Lock the volume */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003232:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	f023 0301 	bic.w	r3, r3, #1
 800323a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 800323c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d01a      	beq.n	800327a <find_volume+0x86>
		stat = disk_status(fs->pdrv);
 8003244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003246:	785b      	ldrb	r3, [r3, #1]
 8003248:	4618      	mov	r0, r3
 800324a:	f7fe fb13 	bl	8001874 <disk_status>
 800324e:	4603      	mov	r3, r0
 8003250:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8003254:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003258:	f003 0301 	and.w	r3, r3, #1
 800325c:	2b00      	cmp	r3, #0
 800325e:	d10c      	bne.n	800327a <find_volume+0x86>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8003260:	79fb      	ldrb	r3, [r7, #7]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d007      	beq.n	8003276 <find_volume+0x82>
 8003266:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800326a:	f003 0304 	and.w	r3, r3, #4
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8003272:	230a      	movs	r3, #10
 8003274:	e20a      	b.n	800368c <find_volume+0x498>
			}
			return FR_OK;				/* The filesystem object is valid */
 8003276:	2300      	movs	r3, #0
 8003278:	e208      	b.n	800368c <find_volume+0x498>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Clear the filesystem object */
 800327a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800327c:	2200      	movs	r2, #0
 800327e:	701a      	strb	r2, [r3, #0]
	fs->pdrv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8003280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003282:	b2da      	uxtb	r2, r3
 8003284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003286:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->pdrv);	/* Initialize the physical drive */
 8003288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800328a:	785b      	ldrb	r3, [r3, #1]
 800328c:	4618      	mov	r0, r3
 800328e:	f7fe fa07 	bl	80016a0 <disk_initialize>
 8003292:	4603      	mov	r3, r0
 8003294:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8003298:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800329c:	f003 0301 	and.w	r3, r3, #1
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80032a4:	2303      	movs	r3, #3
 80032a6:	e1f1      	b.n	800368c <find_volume+0x498>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d007      	beq.n	80032be <find_volume+0xca>
 80032ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80032b2:	f003 0304 	and.w	r3, r3, #4
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80032ba:	230a      	movs	r3, #10
 80032bc:	e1e6      	b.n	800368c <find_volume+0x498>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK (MBR) and SFD (w/o partition). */
	bsect = 0;
 80032be:	2300      	movs	r3, #0
 80032c0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80032c2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80032c4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80032c6:	f7ff ff3f 	bl	8003148 <check_fs>
 80032ca:	4603      	mov	r3, r0
 80032cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80032d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d14b      	bne.n	8003370 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80032d8:	2300      	movs	r3, #0
 80032da:	643b      	str	r3, [r7, #64]	; 0x40
 80032dc:	e01f      	b.n	800331e <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80032de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032e0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80032e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032e6:	011b      	lsls	r3, r3, #4
 80032e8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80032ec:	4413      	add	r3, r2
 80032ee:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80032f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f2:	3304      	adds	r3, #4
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d006      	beq.n	8003308 <find_volume+0x114>
 80032fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032fc:	3308      	adds	r3, #8
 80032fe:	4618      	mov	r0, r3
 8003300:	f7fe fd9c 	bl	8001e3c <ld_dword>
 8003304:	4602      	mov	r2, r0
 8003306:	e000      	b.n	800330a <find_volume+0x116>
 8003308:	2200      	movs	r2, #0
 800330a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8003312:	440b      	add	r3, r1
 8003314:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003318:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800331a:	3301      	adds	r3, #1
 800331c:	643b      	str	r3, [r7, #64]	; 0x40
 800331e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003320:	2b03      	cmp	r3, #3
 8003322:	d9dc      	bls.n	80032de <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8003324:	2300      	movs	r3, #0
 8003326:	643b      	str	r3, [r7, #64]	; 0x40
		if (i != 0) i--;
 8003328:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800332a:	2b00      	cmp	r3, #0
 800332c:	d002      	beq.n	8003334 <find_volume+0x140>
 800332e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003330:	3b01      	subs	r3, #1
 8003332:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8003334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800333c:	4413      	add	r3, r2
 800333e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8003342:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8003344:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003346:	2b00      	cmp	r3, #0
 8003348:	d005      	beq.n	8003356 <find_volume+0x162>
 800334a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800334c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800334e:	f7ff fefb 	bl	8003148 <check_fs>
 8003352:	4603      	mov	r3, r0
 8003354:	e000      	b.n	8003358 <find_volume+0x164>
 8003356:	2303      	movs	r3, #3
 8003358:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800335c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003360:	2b01      	cmp	r3, #1
 8003362:	d905      	bls.n	8003370 <find_volume+0x17c>
 8003364:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003366:	3301      	adds	r3, #1
 8003368:	643b      	str	r3, [r7, #64]	; 0x40
 800336a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800336c:	2b03      	cmp	r3, #3
 800336e:	d9e1      	bls.n	8003334 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8003370:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003374:	2b04      	cmp	r3, #4
 8003376:	d101      	bne.n	800337c <find_volume+0x188>
 8003378:	2301      	movs	r3, #1
 800337a:	e187      	b.n	800368c <find_volume+0x498>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800337c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003380:	2b01      	cmp	r3, #1
 8003382:	d901      	bls.n	8003388 <find_volume+0x194>
 8003384:	230d      	movs	r3, #13
 8003386:	e181      	b.n	800368c <find_volume+0x498>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8003388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800338a:	3330      	adds	r3, #48	; 0x30
 800338c:	330b      	adds	r3, #11
 800338e:	4618      	mov	r0, r3
 8003390:	f7fe fd3c 	bl	8001e0c <ld_word>
 8003394:	4603      	mov	r3, r0
 8003396:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800339a:	d001      	beq.n	80033a0 <find_volume+0x1ac>
 800339c:	230d      	movs	r3, #13
 800339e:	e175      	b.n	800368c <find_volume+0x498>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80033a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033a2:	3330      	adds	r3, #48	; 0x30
 80033a4:	3316      	adds	r3, #22
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7fe fd30 	bl	8001e0c <ld_word>
 80033ac:	4603      	mov	r3, r0
 80033ae:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80033b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d106      	bne.n	80033c4 <find_volume+0x1d0>
 80033b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033b8:	3330      	adds	r3, #48	; 0x30
 80033ba:	3324      	adds	r3, #36	; 0x24
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fe fd3d 	bl	8001e3c <ld_dword>
 80033c2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80033c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80033c8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80033ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033cc:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80033d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033d2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80033d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033d6:	789b      	ldrb	r3, [r3, #2]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d005      	beq.n	80033e8 <find_volume+0x1f4>
 80033dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033de:	789b      	ldrb	r3, [r3, #2]
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d001      	beq.n	80033e8 <find_volume+0x1f4>
 80033e4:	230d      	movs	r3, #13
 80033e6:	e151      	b.n	800368c <find_volume+0x498>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80033e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ea:	789b      	ldrb	r3, [r3, #2]
 80033ec:	461a      	mov	r2, r3
 80033ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033f0:	fb02 f303 	mul.w	r3, r2, r3
 80033f4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80033f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003400:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8003402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003404:	895b      	ldrh	r3, [r3, #10]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d008      	beq.n	800341c <find_volume+0x228>
 800340a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800340c:	895b      	ldrh	r3, [r3, #10]
 800340e:	461a      	mov	r2, r3
 8003410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003412:	895b      	ldrh	r3, [r3, #10]
 8003414:	3b01      	subs	r3, #1
 8003416:	4013      	ands	r3, r2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d001      	beq.n	8003420 <find_volume+0x22c>
 800341c:	230d      	movs	r3, #13
 800341e:	e135      	b.n	800368c <find_volume+0x498>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8003420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003422:	3330      	adds	r3, #48	; 0x30
 8003424:	3311      	adds	r3, #17
 8003426:	4618      	mov	r0, r3
 8003428:	f7fe fcf0 	bl	8001e0c <ld_word>
 800342c:	4603      	mov	r3, r0
 800342e:	461a      	mov	r2, r3
 8003430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003432:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8003434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003436:	891b      	ldrh	r3, [r3, #8]
 8003438:	f003 030f 	and.w	r3, r3, #15
 800343c:	b29b      	uxth	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <find_volume+0x252>
 8003442:	230d      	movs	r3, #13
 8003444:	e122      	b.n	800368c <find_volume+0x498>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8003446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003448:	3330      	adds	r3, #48	; 0x30
 800344a:	3313      	adds	r3, #19
 800344c:	4618      	mov	r0, r3
 800344e:	f7fe fcdd 	bl	8001e0c <ld_word>
 8003452:	4603      	mov	r3, r0
 8003454:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8003456:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003458:	2b00      	cmp	r3, #0
 800345a:	d106      	bne.n	800346a <find_volume+0x276>
 800345c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800345e:	3330      	adds	r3, #48	; 0x30
 8003460:	3320      	adds	r3, #32
 8003462:	4618      	mov	r0, r3
 8003464:	f7fe fcea 	bl	8001e3c <ld_dword>
 8003468:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800346a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800346c:	3330      	adds	r3, #48	; 0x30
 800346e:	330e      	adds	r3, #14
 8003470:	4618      	mov	r0, r3
 8003472:	f7fe fccb 	bl	8001e0c <ld_word>
 8003476:	4603      	mov	r3, r0
 8003478:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800347a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <find_volume+0x290>
 8003480:	230d      	movs	r3, #13
 8003482:	e103      	b.n	800368c <find_volume+0x498>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8003484:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003486:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003488:	4413      	add	r3, r2
 800348a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800348c:	8912      	ldrh	r2, [r2, #8]
 800348e:	0912      	lsrs	r2, r2, #4
 8003490:	b292      	uxth	r2, r2
 8003492:	4413      	add	r3, r2
 8003494:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8003496:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800349a:	429a      	cmp	r2, r3
 800349c:	d201      	bcs.n	80034a2 <find_volume+0x2ae>
 800349e:	230d      	movs	r3, #13
 80034a0:	e0f4      	b.n	800368c <find_volume+0x498>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80034a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80034a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80034aa:	8952      	ldrh	r2, [r2, #10]
 80034ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80034b0:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80034b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d103      	bne.n	80034c0 <find_volume+0x2cc>
 80034b8:	230d      	movs	r3, #13
 80034ba:	e0e7      	b.n	800368c <find_volume+0x498>
 80034bc:	20000228 	.word	0x20000228
		fmt = 0;
 80034c0:	2300      	movs	r3, #0
 80034c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 80034c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c8:	4a72      	ldr	r2, [pc, #456]	; (8003694 <find_volume+0x4a0>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d802      	bhi.n	80034d4 <find_volume+0x2e0>
 80034ce:	2303      	movs	r3, #3
 80034d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80034d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d6:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80034da:	4293      	cmp	r3, r2
 80034dc:	d802      	bhi.n	80034e4 <find_volume+0x2f0>
 80034de:	2302      	movs	r3, #2
 80034e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80034e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e6:	f640 72f5 	movw	r2, #4085	; 0xff5
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d802      	bhi.n	80034f4 <find_volume+0x300>
 80034ee:	2301      	movs	r3, #1
 80034f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (fmt == 0) return FR_NO_FILESYSTEM;
 80034f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d101      	bne.n	8003500 <find_volume+0x30c>
 80034fc:	230d      	movs	r3, #13
 80034fe:	e0c5      	b.n	800368c <find_volume+0x498>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8003500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003502:	1c9a      	adds	r2, r3, #2
 8003504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003506:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8003508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800350a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800350c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800350e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003510:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003512:	441a      	add	r2, r3
 8003514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003516:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8003518:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800351a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800351c:	441a      	add	r2, r3
 800351e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003520:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8003522:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003526:	2b03      	cmp	r3, #3
 8003528:	d11e      	bne.n	8003568 <find_volume+0x374>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800352a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800352c:	3330      	adds	r3, #48	; 0x30
 800352e:	332a      	adds	r3, #42	; 0x2a
 8003530:	4618      	mov	r0, r3
 8003532:	f7fe fc6b 	bl	8001e0c <ld_word>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <find_volume+0x34c>
 800353c:	230d      	movs	r3, #13
 800353e:	e0a5      	b.n	800368c <find_volume+0x498>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8003540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003542:	891b      	ldrh	r3, [r3, #8]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <find_volume+0x358>
 8003548:	230d      	movs	r3, #13
 800354a:	e09f      	b.n	800368c <find_volume+0x498>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800354c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800354e:	3330      	adds	r3, #48	; 0x30
 8003550:	332c      	adds	r3, #44	; 0x2c
 8003552:	4618      	mov	r0, r3
 8003554:	f7fe fc72 	bl	8001e3c <ld_dword>
 8003558:	4602      	mov	r2, r0
 800355a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800355c:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800355e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	647b      	str	r3, [r7, #68]	; 0x44
 8003566:	e01f      	b.n	80035a8 <find_volume+0x3b4>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8003568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800356a:	891b      	ldrh	r3, [r3, #8]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <find_volume+0x380>
 8003570:	230d      	movs	r3, #13
 8003572:	e08b      	b.n	800368c <find_volume+0x498>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8003574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003576:	6a1a      	ldr	r2, [r3, #32]
 8003578:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800357a:	441a      	add	r2, r3
 800357c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800357e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8003580:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003584:	2b02      	cmp	r3, #2
 8003586:	d103      	bne.n	8003590 <find_volume+0x39c>
 8003588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	e00a      	b.n	80035a6 <find_volume+0x3b2>
 8003590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003592:	695a      	ldr	r2, [r3, #20]
 8003594:	4613      	mov	r3, r2
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	4413      	add	r3, r2
 800359a:	085a      	lsrs	r2, r3, #1
 800359c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	f003 0301 	and.w	r3, r3, #1
 80035a4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80035a6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80035a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035aa:	699a      	ldr	r2, [r3, #24]
 80035ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035ae:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80035b2:	0a5b      	lsrs	r3, r3, #9
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d201      	bcs.n	80035bc <find_volume+0x3c8>
 80035b8:	230d      	movs	r3, #13
 80035ba:	e067      	b.n	800368c <find_volume+0x498>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80035bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035be:	f04f 32ff 	mov.w	r2, #4294967295
 80035c2:	611a      	str	r2, [r3, #16]
 80035c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035c6:	691a      	ldr	r2, [r3, #16]
 80035c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ca:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80035cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ce:	2280      	movs	r2, #128	; 0x80
 80035d0:	711a      	strb	r2, [r3, #4]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 80035d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80035d6:	2b03      	cmp	r3, #3
 80035d8:	d149      	bne.n	800366e <find_volume+0x47a>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80035da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035dc:	3330      	adds	r3, #48	; 0x30
 80035de:	3330      	adds	r3, #48	; 0x30
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7fe fc13 	bl	8001e0c <ld_word>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d140      	bne.n	800366e <find_volume+0x47a>
			&& move_window(fs, bsect + 1) == FR_OK)
 80035ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035ee:	3301      	adds	r3, #1
 80035f0:	4619      	mov	r1, r3
 80035f2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80035f4:	f7fe fd8f 	bl	8002116 <move_window>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d137      	bne.n	800366e <find_volume+0x47a>
		{
			fs->fsi_flag = 0;
 80035fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003600:	2200      	movs	r2, #0
 8003602:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 8003604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003606:	3330      	adds	r3, #48	; 0x30
 8003608:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800360c:	4618      	mov	r0, r3
 800360e:	f7fe fbfd 	bl	8001e0c <ld_word>
 8003612:	4603      	mov	r3, r0
 8003614:	461a      	mov	r2, r3
 8003616:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800361a:	429a      	cmp	r2, r3
 800361c:	d127      	bne.n	800366e <find_volume+0x47a>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800361e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003620:	3330      	adds	r3, #48	; 0x30
 8003622:	4618      	mov	r0, r3
 8003624:	f7fe fc0a 	bl	8001e3c <ld_dword>
 8003628:	4602      	mov	r2, r0
 800362a:	4b1b      	ldr	r3, [pc, #108]	; (8003698 <find_volume+0x4a4>)
 800362c:	429a      	cmp	r2, r3
 800362e:	d11e      	bne.n	800366e <find_volume+0x47a>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8003630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003632:	3330      	adds	r3, #48	; 0x30
 8003634:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8003638:	4618      	mov	r0, r3
 800363a:	f7fe fbff 	bl	8001e3c <ld_dword>
 800363e:	4602      	mov	r2, r0
 8003640:	4b16      	ldr	r3, [pc, #88]	; (800369c <find_volume+0x4a8>)
 8003642:	429a      	cmp	r2, r3
 8003644:	d113      	bne.n	800366e <find_volume+0x47a>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8003646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003648:	3330      	adds	r3, #48	; 0x30
 800364a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800364e:	4618      	mov	r0, r3
 8003650:	f7fe fbf4 	bl	8001e3c <ld_dword>
 8003654:	4602      	mov	r2, r0
 8003656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003658:	611a      	str	r2, [r3, #16]
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800365a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800365c:	3330      	adds	r3, #48	; 0x30
 800365e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8003662:	4618      	mov	r0, r3
 8003664:	f7fe fbea 	bl	8001e3c <ld_dword>
 8003668:	4602      	mov	r2, r0
 800366a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800366c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800366e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003670:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8003674:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 8003676:	4b0a      	ldr	r3, [pc, #40]	; (80036a0 <find_volume+0x4ac>)
 8003678:	881b      	ldrh	r3, [r3, #0]
 800367a:	3301      	adds	r3, #1
 800367c:	b29a      	uxth	r2, r3
 800367e:	4b08      	ldr	r3, [pc, #32]	; (80036a0 <find_volume+0x4ac>)
 8003680:	801a      	strh	r2, [r3, #0]
 8003682:	4b07      	ldr	r3, [pc, #28]	; (80036a0 <find_volume+0x4ac>)
 8003684:	881a      	ldrh	r2, [r3, #0]
 8003686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003688:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if FF_FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3758      	adds	r7, #88	; 0x58
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	0ffffff5 	.word	0x0ffffff5
 8003698:	41615252 	.word	0x41615252
 800369c:	61417272 	.word	0x61417272
 80036a0:	2000022c 	.word	0x2000022c

080036a4 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR object, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80036ae:	2309      	movs	r3, #9
 80036b0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d01c      	beq.n	80036f2 <validate+0x4e>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d018      	beq.n	80036f2 <validate+0x4e>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d013      	beq.n	80036f2 <validate+0x4e>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	889a      	ldrh	r2, [r3, #4]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	88db      	ldrh	r3, [r3, #6]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d10c      	bne.n	80036f2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	785b      	ldrb	r3, [r3, #1]
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fe f8c8 	bl	8001874 <disk_status>
 80036e4:	4603      	mov	r3, r0
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d101      	bne.n	80036f2 <validate+0x4e>
			res = FR_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80036f2:	7bfb      	ldrb	r3, [r7, #15]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d102      	bne.n	80036fe <validate+0x5a>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	e000      	b.n	8003700 <validate+0x5c>
 80036fe:	2300      	movs	r3, #0
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	6013      	str	r3, [r2, #0]
	return res;
 8003704:	7bfb      	ldrb	r3, [r7, #15]
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800370e:	b590      	push	{r4, r7, lr}
 8003710:	b099      	sub	sp, #100	; 0x64
 8003712:	af00      	add	r7, sp, #0
 8003714:	60f8      	str	r0, [r7, #12]
 8003716:	60b9      	str	r1, [r7, #8]
 8003718:	4613      	mov	r3, r2
 800371a:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <f_open+0x18>
 8003722:	2309      	movs	r3, #9
 8003724:	e172      	b.n	8003a0c <f_open+0x2fe>

	/* Get logical drive number */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 8003726:	79fb      	ldrb	r3, [r7, #7]
 8003728:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800372c:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800372e:	79fa      	ldrb	r2, [r7, #7]
 8003730:	f107 0114 	add.w	r1, r7, #20
 8003734:	f107 0308 	add.w	r3, r7, #8
 8003738:	4618      	mov	r0, r3
 800373a:	f7ff fd5b 	bl	80031f4 <find_volume>
 800373e:	4603      	mov	r3, r0
 8003740:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8003744:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003748:	2b00      	cmp	r3, #0
 800374a:	f040 8156 	bne.w	80039fa <f_open+0x2ec>
		dj.obj.fs = fs;
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8003752:	68ba      	ldr	r2, [r7, #8]
 8003754:	f107 0318 	add.w	r3, r7, #24
 8003758:	4611      	mov	r1, r2
 800375a:	4618      	mov	r0, r3
 800375c:	f7ff fc40 	bl	8002fe0 <follow_path>
 8003760:	4603      	mov	r3, r0
 8003762:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 8003766:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800376a:	2b00      	cmp	r3, #0
 800376c:	d107      	bne.n	800377e <f_open+0x70>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800376e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8003772:	b25b      	sxtb	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	da02      	bge.n	800377e <f_open+0x70>
				res = FR_INVALID_NAME;
 8003778:	2306      	movs	r3, #6
 800377a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);		/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800377e:	79fb      	ldrb	r3, [r7, #7]
 8003780:	f003 031c 	and.w	r3, r3, #28
 8003784:	2b00      	cmp	r3, #0
 8003786:	d073      	beq.n	8003870 <f_open+0x162>
			if (res != FR_OK) {					/* No file, create new */
 8003788:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800378c:	2b00      	cmp	r3, #0
 800378e:	d010      	beq.n	80037b2 <f_open+0xa4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8003790:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003794:	2b04      	cmp	r3, #4
 8003796:	d107      	bne.n	80037a8 <f_open+0x9a>
#if FF_FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8003798:	f107 0318 	add.w	r3, r7, #24
 800379c:	4618      	mov	r0, r3
 800379e:	f7ff fac7 	bl	8002d30 <dir_register>
 80037a2:	4603      	mov	r3, r0
 80037a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80037a8:	79fb      	ldrb	r3, [r7, #7]
 80037aa:	f043 0308 	orr.w	r3, r3, #8
 80037ae:	71fb      	strb	r3, [r7, #7]
 80037b0:	e010      	b.n	80037d4 <f_open+0xc6>
			}
			else {								/* Any object with the same name is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80037b2:	7fbb      	ldrb	r3, [r7, #30]
 80037b4:	f003 0311 	and.w	r3, r3, #17
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <f_open+0xb6>
					res = FR_DENIED;
 80037bc:	2307      	movs	r3, #7
 80037be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80037c2:	e007      	b.n	80037d4 <f_open+0xc6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80037c4:	79fb      	ldrb	r3, [r7, #7]
 80037c6:	f003 0304 	and.w	r3, r3, #4
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d002      	beq.n	80037d4 <f_open+0xc6>
 80037ce:	2308      	movs	r3, #8
 80037d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 80037d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d163      	bne.n	80038a4 <f_open+0x196>
 80037dc:	79fb      	ldrb	r3, [r7, #7]
 80037de:	f003 0308 	and.w	r3, r3, #8
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d05e      	beq.n	80038a4 <f_open+0x196>
					}
				} else
#endif
				{
					/* Set directory entry initial state */
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80037ea:	4611      	mov	r1, r2
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7ff f9ae 	bl	8002b4e <ld_clust>
 80037f2:	6538      	str	r0, [r7, #80]	; 0x50
					st_dword(dj.dir + DIR_CrtTime, GET_FATTIME());	/* Set created time */
 80037f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037f6:	f103 040e 	add.w	r4, r3, #14
 80037fa:	f7fe fafd 	bl	8001df8 <get_fattime>
 80037fe:	4603      	mov	r3, r0
 8003800:	4619      	mov	r1, r3
 8003802:	4620      	mov	r0, r4
 8003804:	f7fe fb58 	bl	8001eb8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8003808:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800380a:	330b      	adds	r3, #11
 800380c:	2220      	movs	r2, #32
 800380e:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003814:	2200      	movs	r2, #0
 8003816:	4618      	mov	r0, r3
 8003818:	f7ff f9b8 	bl	8002b8c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800381c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800381e:	331c      	adds	r3, #28
 8003820:	2100      	movs	r1, #0
 8003822:	4618      	mov	r0, r3
 8003824:	f7fe fb48 	bl	8001eb8 <st_dword>
					fs->wflag = 1;
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	2201      	movs	r2, #1
 800382c:	70da      	strb	r2, [r3, #3]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 800382e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003830:	2b00      	cmp	r3, #0
 8003832:	d037      	beq.n	80038a4 <f_open+0x196>
						dw = fs->winsect;
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003838:	64fb      	str	r3, [r7, #76]	; 0x4c
						res = remove_chain(&dj.obj, cl, 0);
 800383a:	f107 0318 	add.w	r3, r7, #24
 800383e:	2200      	movs	r2, #0
 8003840:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003842:	4618      	mov	r0, r3
 8003844:	f7fe fead 	bl	80025a2 <remove_chain>
 8003848:	4603      	mov	r3, r0
 800384a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800384e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003852:	2b00      	cmp	r3, #0
 8003854:	d126      	bne.n	80038a4 <f_open+0x196>
							res = move_window(fs, dw);
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800385a:	4618      	mov	r0, r3
 800385c:	f7fe fc5b 	bl	8002116 <move_window>
 8003860:	4603      	mov	r3, r0
 8003862:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800386a:	3a01      	subs	r2, #1
 800386c:	60da      	str	r2, [r3, #12]
 800386e:	e019      	b.n	80038a4 <f_open+0x196>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 8003870:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003874:	2b00      	cmp	r3, #0
 8003876:	d115      	bne.n	80038a4 <f_open+0x196>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 8003878:	7fbb      	ldrb	r3, [r7, #30]
 800387a:	f003 0310 	and.w	r3, r3, #16
 800387e:	2b00      	cmp	r3, #0
 8003880:	d003      	beq.n	800388a <f_open+0x17c>
					res = FR_NO_FILE;
 8003882:	2304      	movs	r3, #4
 8003884:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003888:	e00c      	b.n	80038a4 <f_open+0x196>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	f003 0302 	and.w	r3, r3, #2
 8003890:	2b00      	cmp	r3, #0
 8003892:	d007      	beq.n	80038a4 <f_open+0x196>
 8003894:	7fbb      	ldrb	r3, [r7, #30]
 8003896:	f003 0301 	and.w	r3, r3, #1
 800389a:	2b00      	cmp	r3, #0
 800389c:	d002      	beq.n	80038a4 <f_open+0x196>
						res = FR_DENIED;
 800389e:	2307      	movs	r3, #7
 80038a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80038a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d10f      	bne.n	80038cc <f_open+0x1be>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 80038ac:	79fb      	ldrb	r3, [r7, #7]
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d003      	beq.n	80038be <f_open+0x1b0>
 80038b6:	79fb      	ldrb	r3, [r7, #7]
 80038b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038bc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 80038c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	625a      	str	r2, [r3, #36]	; 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 80038cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f040 8092 	bne.w	80039fa <f_open+0x2ec>
				fp->obj.c_ofs = dj.blk_ofs;
				init_alloc_info(fs, &fp->obj);
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038da:	4611      	mov	r1, r2
 80038dc:	4618      	mov	r0, r3
 80038de:	f7ff f936 	bl	8002b4e <ld_clust>
 80038e2:	4602      	mov	r2, r0
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80038e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038ea:	331c      	adds	r3, #28
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7fe faa5 	bl	8001e3c <ld_dword>
 80038f2:	4602      	mov	r2, r0
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	60da      	str	r2, [r3, #12]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80038f8:	697a      	ldr	r2, [r7, #20]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	88da      	ldrh	r2, [r3, #6]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	79fa      	ldrb	r2, [r7, #7]
 800390a:	741a      	strb	r2, [r3, #16]
			fp->err = 0;			/* Clear error flag */
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;			/* Invalidate current data sector */
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	615a      	str	r2, [r3, #20]
#if !FF_FS_READONLY
#if !FF_FS_TINY
			mem_set(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	3328      	adds	r3, #40	; 0x28
 8003922:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003926:	2100      	movs	r1, #0
 8003928:	4618      	mov	r0, r3
 800392a:	f7fe fb12 	bl	8001f52 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800392e:	79fb      	ldrb	r3, [r7, #7]
 8003930:	f003 0320 	and.w	r3, r3, #32
 8003934:	2b00      	cmp	r3, #0
 8003936:	d060      	beq.n	80039fa <f_open+0x2ec>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d05c      	beq.n	80039fa <f_open+0x2ec>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	68da      	ldr	r2, [r3, #12]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	895b      	ldrh	r3, [r3, #10]
 800394c:	025b      	lsls	r3, r3, #9
 800394e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	657b      	str	r3, [r7, #84]	; 0x54
 800395c:	e016      	b.n	800398c <f_open+0x27e>
					clst = get_fat(&fp->obj, clst);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003962:	4618      	mov	r0, r3
 8003964:	f7fe fc91 	bl	800228a <get_fat>
 8003968:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800396a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800396c:	2b01      	cmp	r3, #1
 800396e:	d802      	bhi.n	8003976 <f_open+0x268>
 8003970:	2302      	movs	r3, #2
 8003972:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8003976:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800397c:	d102      	bne.n	8003984 <f_open+0x276>
 800397e:	2301      	movs	r3, #1
 8003980:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8003984:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003986:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	657b      	str	r3, [r7, #84]	; 0x54
 800398c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003990:	2b00      	cmp	r3, #0
 8003992:	d103      	bne.n	800399c <f_open+0x28e>
 8003994:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003996:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003998:	429a      	cmp	r2, r3
 800399a:	d8e0      	bhi.n	800395e <f_open+0x250>
				}
				fp->clust = clst;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80039a0:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80039a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d127      	bne.n	80039fa <f_open+0x2ec>
 80039aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d022      	beq.n	80039fa <f_open+0x2ec>
					if ((sc = clst2sect(fs, clst)) == 0) {
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fe fc47 	bl	800224c <clst2sect>
 80039be:	6478      	str	r0, [r7, #68]	; 0x44
 80039c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d103      	bne.n	80039ce <f_open+0x2c0>
						res = FR_INT_ERR;
 80039c6:	2302      	movs	r3, #2
 80039c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80039cc:	e015      	b.n	80039fa <f_open+0x2ec>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80039ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039d0:	0a5a      	lsrs	r2, r3, #9
 80039d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039d4:	441a      	add	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	61da      	str	r2, [r3, #28]
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	7858      	ldrb	r0, [r3, #1]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	69da      	ldr	r2, [r3, #28]
 80039e8:	2301      	movs	r3, #1
 80039ea:	f7fd ff59 	bl	80018a0 <disk_read>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d002      	beq.n	80039fa <f_open+0x2ec>
 80039f4:	2301      	movs	r3, #1
 80039f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80039fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d002      	beq.n	8003a08 <f_open+0x2fa>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8003a08:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3764      	adds	r7, #100	; 0x64
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd90      	pop	{r4, r7, pc}

08003a14 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b08c      	sub	sp, #48	; 0x30
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
 8003a20:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f107 0210 	add.w	r2, r7, #16
 8003a32:	4611      	mov	r1, r2
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7ff fe35 	bl	80036a4 <validate>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8003a40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d107      	bne.n	8003a58 <f_write+0x44>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	7c5b      	ldrb	r3, [r3, #17]
 8003a4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003a50:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d002      	beq.n	8003a5e <f_write+0x4a>
 8003a58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003a5c:	e13f      	b.n	8003cde <f_write+0x2ca>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	7c1b      	ldrb	r3, [r3, #16]
 8003a62:	f003 0302 	and.w	r3, r3, #2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d101      	bne.n	8003a6e <f_write+0x5a>
 8003a6a:	2307      	movs	r3, #7
 8003a6c:	e137      	b.n	8003cde <f_write+0x2ca>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	695a      	ldr	r2, [r3, #20]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	441a      	add	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	f080 8121 	bcs.w	8003cc2 <f_write+0x2ae>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	695b      	ldr	r3, [r3, #20]
 8003a84:	43db      	mvns	r3, r3
 8003a86:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8003a88:	e11b      	b.n	8003cc2 <f_write+0x2ae>
		btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f040 80d7 	bne.w	8003c46 <f_write+0x232>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	695b      	ldr	r3, [r3, #20]
 8003a9c:	0a5b      	lsrs	r3, r3, #9
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	8952      	ldrh	r2, [r2, #10]
 8003aa2:	3a01      	subs	r2, #1
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d137      	bne.n	8003b1e <f_write+0x10a>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10c      	bne.n	8003ad0 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8003abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d10e      	bne.n	8003ae0 <f_write+0xcc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7fe fdd0 	bl	800266c <create_chain>
 8003acc:	62b8      	str	r0, [r7, #40]	; 0x28
 8003ace:	e007      	b.n	8003ae0 <f_write+0xcc>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	699b      	ldr	r3, [r3, #24]
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	4610      	mov	r0, r2
 8003ada:	f7fe fdc7 	bl	800266c <create_chain>
 8003ade:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8003ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f000 80f2 	beq.w	8003ccc <f_write+0x2b8>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8003ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d104      	bne.n	8003af8 <f_write+0xe4>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2202      	movs	r2, #2
 8003af2:	745a      	strb	r2, [r3, #17]
 8003af4:	2302      	movs	r3, #2
 8003af6:	e0f2      	b.n	8003cde <f_write+0x2ca>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003afe:	d104      	bne.n	8003b0a <f_write+0xf6>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2201      	movs	r2, #1
 8003b04:	745a      	strb	r2, [r3, #17]
 8003b06:	2301      	movs	r3, #1
 8003b08:	e0e9      	b.n	8003cde <f_write+0x2ca>
				fp->clust = clst;			/* Update current cluster */
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b0e:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d102      	bne.n	8003b1e <f_write+0x10a>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b1c:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	7c1b      	ldrb	r3, [r3, #16]
 8003b22:	b25b      	sxtb	r3, r3
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	da18      	bge.n	8003b5a <f_write+0x146>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	7858      	ldrb	r0, [r3, #1]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	69da      	ldr	r2, [r3, #28]
 8003b36:	2301      	movs	r3, #1
 8003b38:	f7fd ff1c 	bl	8001974 <disk_write>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d004      	beq.n	8003b4c <f_write+0x138>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2201      	movs	r2, #1
 8003b46:	745a      	strb	r2, [r3, #17]
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e0c8      	b.n	8003cde <f_write+0x2ca>
				fp->flag &= (BYTE)~FA_DIRTY;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	7c1b      	ldrb	r3, [r3, #16]
 8003b50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 8003b5a:	693a      	ldr	r2, [r7, #16]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	4619      	mov	r1, r3
 8003b62:	4610      	mov	r0, r2
 8003b64:	f7fe fb72 	bl	800224c <clst2sect>
 8003b68:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d104      	bne.n	8003b7a <f_write+0x166>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2202      	movs	r2, #2
 8003b74:	745a      	strb	r2, [r3, #17]
 8003b76:	2302      	movs	r3, #2
 8003b78:	e0b1      	b.n	8003cde <f_write+0x2ca>
			sect += csect;
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	4413      	add	r3, r2
 8003b80:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	0a5b      	lsrs	r3, r3, #9
 8003b86:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 8003b88:	6a3b      	ldr	r3, [r7, #32]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d03c      	beq.n	8003c08 <f_write+0x1f4>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8003b8e:	69ba      	ldr	r2, [r7, #24]
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	4413      	add	r3, r2
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	8952      	ldrh	r2, [r2, #10]
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d905      	bls.n	8003ba8 <f_write+0x194>
					cc = fs->csize - csect;
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	895b      	ldrh	r3, [r3, #10]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	7858      	ldrb	r0, [r3, #1]
 8003bac:	6a3b      	ldr	r3, [r7, #32]
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	69f9      	ldr	r1, [r7, #28]
 8003bb2:	f7fd fedf 	bl	8001974 <disk_write>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d004      	beq.n	8003bc6 <f_write+0x1b2>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	745a      	strb	r2, [r3, #17]
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e08b      	b.n	8003cde <f_write+0x2ca>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	69da      	ldr	r2, [r3, #28]
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	6a3a      	ldr	r2, [r7, #32]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d915      	bls.n	8003c00 <f_write+0x1ec>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	69da      	ldr	r2, [r3, #28]
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	025b      	lsls	r3, r3, #9
 8003be4:	69fa      	ldr	r2, [r7, #28]
 8003be6:	4413      	add	r3, r2
 8003be8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bec:	4619      	mov	r1, r3
 8003bee:	f7fe f98f 	bl	8001f10 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	7c1b      	ldrb	r3, [r3, #16]
 8003bf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003bfa:	b2da      	uxtb	r2, r3
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8003c00:	6a3b      	ldr	r3, [r7, #32]
 8003c02:	025b      	lsls	r3, r3, #9
 8003c04:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8003c06:	e03f      	b.n	8003c88 <f_write+0x274>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	697a      	ldr	r2, [r7, #20]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d016      	beq.n	8003c40 <f_write+0x22c>
				fp->fptr < fp->obj.objsize &&
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	695a      	ldr	r2, [r3, #20]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d210      	bcs.n	8003c40 <f_write+0x22c>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	7858      	ldrb	r0, [r3, #1]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8003c28:	2301      	movs	r3, #1
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	f7fd fe38 	bl	80018a0 <disk_read>
 8003c30:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d004      	beq.n	8003c40 <f_write+0x22c>
					ABORT(fs, FR_DISK_ERR);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	745a      	strb	r2, [r3, #17]
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e04e      	b.n	8003cde <f_write+0x2ca>
			}
#endif
			fp->sect = sect;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c4e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8003c52:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8003c54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d901      	bls.n	8003c60 <f_write+0x24c>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	627b      	str	r3, [r7, #36]	; 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c6e:	4413      	add	r3, r2
 8003c70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c72:	69f9      	ldr	r1, [r7, #28]
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7fe f94b 	bl	8001f10 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	7c1b      	ldrb	r3, [r3, #16]
 8003c7e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	741a      	strb	r2, [r3, #16]
		btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	607b      	str	r3, [r7, #4]
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c96:	441a      	add	r2, r3
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	601a      	str	r2, [r3, #0]
 8003c9c:	69fa      	ldr	r2, [r7, #28]
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca0:	4413      	add	r3, r2
 8003ca2:	61fb      	str	r3, [r7, #28]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	695a      	ldr	r2, [r3, #20]
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003caa:	441a      	add	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	615a      	str	r2, [r3, #20]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	695b      	ldr	r3, [r3, #20]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	bf38      	it	cc
 8003cbc:	461a      	movcc	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	60da      	str	r2, [r3, #12]
	for ( ;  btw;							/* Repeat until all data written */
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	f47f aee0 	bne.w	8003a8a <f_write+0x76>
 8003cca:	e000      	b.n	8003cce <f_write+0x2ba>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8003ccc:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	7c1b      	ldrb	r3, [r3, #16]
 8003cd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cd6:	b2da      	uxtb	r2, r3
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3730      	adds	r7, #48	; 0x30
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b086      	sub	sp, #24
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD tm;
	BYTE *dir;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f107 0208 	add.w	r2, r7, #8
 8003cf4:	4611      	mov	r1, r2
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7ff fcd4 	bl	80036a4 <validate>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8003d00:	7dfb      	ldrb	r3, [r7, #23]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d168      	bne.n	8003dd8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	7c1b      	ldrb	r3, [r3, #16]
 8003d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d062      	beq.n	8003dd8 <f_sync+0xf2>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	7c1b      	ldrb	r3, [r3, #16]
 8003d16:	b25b      	sxtb	r3, r3
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	da15      	bge.n	8003d48 <f_sync+0x62>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	7858      	ldrb	r0, [r3, #1]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69da      	ldr	r2, [r3, #28]
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	f7fd fe22 	bl	8001974 <disk_write>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <f_sync+0x54>
 8003d36:	2301      	movs	r3, #1
 8003d38:	e04f      	b.n	8003dda <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	7c1b      	ldrb	r3, [r3, #16]
 8003d3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	741a      	strb	r2, [r3, #16]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8003d48:	f7fe f856 	bl	8001df8 <get_fattime>
 8003d4c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8003d4e:	68ba      	ldr	r2, [r7, #8]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a1b      	ldr	r3, [r3, #32]
 8003d54:	4619      	mov	r1, r3
 8003d56:	4610      	mov	r0, r2
 8003d58:	f7fe f9dd 	bl	8002116 <move_window>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8003d60:	7dfb      	ldrb	r3, [r7, #23]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d138      	bne.n	8003dd8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive attribute to indicate that the file has been changed */
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	330b      	adds	r3, #11
 8003d70:	781a      	ldrb	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	330b      	adds	r3, #11
 8003d76:	f042 0220 	orr.w	r2, r2, #32
 8003d7a:	b2d2      	uxtb	r2, r2
 8003d7c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation information  */
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6818      	ldr	r0, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	461a      	mov	r2, r3
 8003d88:	68f9      	ldr	r1, [r7, #12]
 8003d8a:	f7fe feff 	bl	8002b8c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f103 021c 	add.w	r2, r3, #28
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	4619      	mov	r1, r3
 8003d9a:	4610      	mov	r0, r2
 8003d9c:	f7fe f88c 	bl	8001eb8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	3316      	adds	r3, #22
 8003da4:	6939      	ldr	r1, [r7, #16]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7fe f886 	bl	8001eb8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	3312      	adds	r3, #18
 8003db0:	2100      	movs	r1, #0
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fe f865 	bl	8001e82 <st_word>
					fs->wflag = 1;
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7fe f9d5 	bl	8002170 <sync_fs>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	7c1b      	ldrb	r3, [r3, #16]
 8003dce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8003dd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b084      	sub	sp, #16
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f7ff ff7b 	bl	8003ce6 <f_sync>
 8003df0:	4603      	mov	r3, r0
 8003df2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8003df4:	7bfb      	ldrb	r3, [r7, #15]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10e      	bne.n	8003e18 <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f107 0208 	add.w	r2, r7, #8
 8003e00:	4611      	mov	r1, r2
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7ff fc4e 	bl	80036a4 <validate>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8003e0c:	7bfb      	ldrb	r3, [r7, #15]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d102      	bne.n	8003e18 <f_close+0x36>
#if FF_FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);		/* Decrement file open counter */
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
#else
			fp->obj.fs = 0;	/* Invalidate file object */
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	601a      	str	r2, [r3, #0]
#if FF_FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8003e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}

08003e22 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8003e22:	b580      	push	{r7, lr}
 8003e24:	b084      	sub	sp, #16
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
 8003e2a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <f_opendir+0x14>
 8003e32:	2309      	movs	r3, #9
 8003e34:	e04a      	b.n	8003ecc <f_opendir+0xaa>

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8003e36:	f107 0108 	add.w	r1, r7, #8
 8003e3a:	463b      	mov	r3, r7
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7ff f9d8 	bl	80031f4 <find_volume>
 8003e44:	4603      	mov	r3, r0
 8003e46:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d137      	bne.n	8003ebe <f_opendir+0x9c>
		dp->obj.fs = fs;
 8003e4e:	68ba      	ldr	r2, [r7, #8]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	4619      	mov	r1, r3
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7ff f8c1 	bl	8002fe0 <follow_path>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {						/* Follow completed */
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d125      	bne.n	8003eb4 <f_opendir+0x92>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003e6e:	b25b      	sxtb	r3, r3
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	db12      	blt.n	8003e9a <f_opendir+0x78>
				if (dp->obj.attr & AM_DIR) {		/* This object is a sub-directory */
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	799b      	ldrb	r3, [r3, #6]
 8003e78:	f003 0310 	and.w	r3, r3, #16
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00a      	beq.n	8003e96 <f_opendir+0x74>
						dp->obj.c_ofs = dp->blk_ofs;
						init_alloc_info(fs, &dp->obj);	/* Get object allocation info */
					} else
#endif
					{
						dp->obj.sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	4619      	mov	r1, r3
 8003e88:	4610      	mov	r0, r2
 8003e8a:	f7fe fe60 	bl	8002b4e <ld_clust>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	609a      	str	r2, [r3, #8]
 8003e94:	e001      	b.n	8003e9a <f_opendir+0x78>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8003e96:	2305      	movs	r3, #5
 8003e98:	73fb      	strb	r3, [r7, #15]
				}
			}
			if (res == FR_OK) {
 8003e9a:	7bfb      	ldrb	r3, [r7, #15]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d109      	bne.n	8003eb4 <f_opendir+0x92>
				dp->obj.id = fs->id;
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	88da      	ldrh	r2, [r3, #6]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f7fe fcf7 	bl	800289e <dir_sdi>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	73fb      	strb	r3, [r7, #15]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8003eb4:	7bfb      	ldrb	r3, [r7, #15]
 8003eb6:	2b04      	cmp	r3, #4
 8003eb8:	d101      	bne.n	8003ebe <f_opendir+0x9c>
 8003eba:	2305      	movs	r3, #5
 8003ebc:	73fb      	strb	r3, [r7, #15]
	}
	if (res != FR_OK) dp->obj.fs = 0;		/* Invalidate the directory object if function faild */
 8003ebe:	7bfb      	ldrb	r3, [r7, #15]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <f_opendir+0xa8>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3710      	adds	r7, #16
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);	/* Check validity of the file object */
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f107 0208 	add.w	r2, r7, #8
 8003ee2:	4611      	mov	r1, r2
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff fbdd 	bl	80036a4 <validate>
 8003eea:	4603      	mov	r3, r0
 8003eec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003eee:	7bfb      	ldrb	r3, [r7, #15]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d102      	bne.n	8003efa <f_closedir+0x26>
#if FF_FS_LOCK != 0
		if (dp->obj.lockid) res = dec_lock(dp->obj.lockid);	/* Decrement sub-directory open counter */
		if (res == FR_OK) dp->obj.fs = 0;	/* Invalidate directory object */
#else
		dp->obj.fs = 0;	/* Invalidate directory object */
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	601a      	str	r2, [r3, #0]
#endif
#if FF_FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8003efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3710      	adds	r7, #16
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f107 0208 	add.w	r2, r7, #8
 8003f14:	4611      	mov	r1, r2
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7ff fbc4 	bl	80036a4 <validate>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003f20:	7bfb      	ldrb	r3, [r7, #15]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d126      	bne.n	8003f74 <f_readdir+0x70>
		if (!fno) {
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d106      	bne.n	8003f3a <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7fe fcb5 	bl	800289e <dir_sdi>
 8003f34:	4603      	mov	r3, r0
 8003f36:	73fb      	strb	r3, [r7, #15]
 8003f38:	e01c      	b.n	8003f74 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = DIR_READ_FILE(dp);		/* Read an item */
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f7fe fe45 	bl	8002bcc <dir_read>
 8003f42:	4603      	mov	r3, r0
 8003f44:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8003f46:	7bfb      	ldrb	r3, [r7, #15]
 8003f48:	2b04      	cmp	r3, #4
 8003f4a:	d101      	bne.n	8003f50 <f_readdir+0x4c>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8003f50:	7bfb      	ldrb	r3, [r7, #15]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10e      	bne.n	8003f74 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8003f56:	6839      	ldr	r1, [r7, #0]
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f7fe ff1b 	bl	8002d94 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8003f5e:	2100      	movs	r1, #0
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7fe fd17 	bl	8002994 <dir_next>
 8003f66:	4603      	mov	r3, r0
 8003f68:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8003f6a:	7bfb      	ldrb	r3, [r7, #15]
 8003f6c:	2b04      	cmp	r3, #4
 8003f6e:	d101      	bne.n	8003f74 <f_readdir+0x70>
 8003f70:	2300      	movs	r3, #0
 8003f72:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8003f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
	...

08003f80 <GetNextFileName>:
#include "ff.h"
#include <stdlib.h>
#include <string.h>

char* GetNextFileName()
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b090      	sub	sp, #64	; 0x40
 8003f84:	af00      	add	r7, sp, #0
	 FRESULT res;
	 DIR dir;
	 static FILINFO fno;
	 char* path="/";
 8003f86:	4b26      	ldr	r3, [pc, #152]	; (8004020 <GetNextFileName+0xa0>)
 8003f88:	63bb      	str	r3, [r7, #56]	; 0x38

	 int ID=0;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	63fb      	str	r3, [r7, #60]	; 0x3c

	 res = f_opendir(&dir, path);                       /* Open the directory */
 8003f8e:	1d3b      	adds	r3, r7, #4
 8003f90:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7ff ff45 	bl	8003e22 <f_opendir>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	 if (res == FR_OK) {
 8003f9e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d11f      	bne.n	8003fe6 <GetNextFileName+0x66>
		 for (;;) {
			 res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8003fa6:	1d3b      	adds	r3, r7, #4
 8003fa8:	491e      	ldr	r1, [pc, #120]	; (8004024 <GetNextFileName+0xa4>)
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7ff ffaa 	bl	8003f04 <f_readdir>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			 if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 8003fb6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10f      	bne.n	8003fde <GetNextFileName+0x5e>
 8003fbe:	4b19      	ldr	r3, [pc, #100]	; (8004024 <GetNextFileName+0xa4>)
 8003fc0:	7a5b      	ldrb	r3, [r3, #9]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00b      	beq.n	8003fde <GetNextFileName+0x5e>
			 else {                                       /* It is a file. */
				 if (ID < atoi(fno.fname))
 8003fc6:	4818      	ldr	r0, [pc, #96]	; (8004028 <GetNextFileName+0xa8>)
 8003fc8:	f004 f9ce 	bl	8008368 <atoi>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	dae8      	bge.n	8003fa6 <GetNextFileName+0x26>
				 {
					 ID = atoi(fno.fname);
 8003fd4:	4814      	ldr	r0, [pc, #80]	; (8004028 <GetNextFileName+0xa8>)
 8003fd6:	f004 f9c7 	bl	8008368 <atoi>
 8003fda:	63f8      	str	r0, [r7, #60]	; 0x3c
			 res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8003fdc:	e7e3      	b.n	8003fa6 <GetNextFileName+0x26>
				 }
			 }
		 }
		 f_closedir(&dir);
 8003fde:	1d3b      	adds	r3, r7, #4
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7ff ff77 	bl	8003ed4 <f_closedir>
	 }

	 ID++;
 8003fe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fe8:	3301      	adds	r3, #1
 8003fea:	63fb      	str	r3, [r7, #60]	; 0x3c
	 char *c;
	   sprintf(c, "%d", ID);
 8003fec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003fee:	490f      	ldr	r1, [pc, #60]	; (800402c <GetNextFileName+0xac>)
 8003ff0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ff2:	f004 fa07 	bl	8008404 <siprintf>
	   strcat(c,".wav");
 8003ff6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ff8:	f7fc f8ea 	bl	80001d0 <strlen>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	461a      	mov	r2, r3
 8004000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004002:	4413      	add	r3, r2
 8004004:	4a0a      	ldr	r2, [pc, #40]	; (8004030 <GetNextFileName+0xb0>)
 8004006:	6810      	ldr	r0, [r2, #0]
 8004008:	6018      	str	r0, [r3, #0]
 800400a:	7912      	ldrb	r2, [r2, #4]
 800400c:	711a      	strb	r2, [r3, #4]
	   printf("%s",c);
 800400e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004010:	4808      	ldr	r0, [pc, #32]	; (8004034 <GetNextFileName+0xb4>)
 8004012:	f004 f9df 	bl	80083d4 <iprintf>
	 return c;
 8004016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004018:	4618      	mov	r0, r3
 800401a:	3740      	adds	r7, #64	; 0x40
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	080096c4 	.word	0x080096c4
 8004024:	20000230 	.word	0x20000230
 8004028:	20000239 	.word	0x20000239
 800402c:	080096c8 	.word	0x080096c8
 8004030:	080096cc 	.word	0x080096cc
 8004034:	080096d4 	.word	0x080096d4

08004038 <NextFile>:

char * NextFile(char* file_name)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b090      	sub	sp, #64	; 0x40
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dir;
	static FILINFO fno;
	char* path="/";
 8004040:	4b1c      	ldr	r3, [pc, #112]	; (80040b4 <NextFile+0x7c>)
 8004042:	63fb      	str	r3, [r7, #60]	; 0x3c

	res = f_opendir(&dir, path);                       /* Open the directory */
 8004044:	f107 030c 	add.w	r3, r7, #12
 8004048:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800404a:	4618      	mov	r0, r3
 800404c:	f7ff fee9 	bl	8003e22 <f_opendir>
 8004050:	4603      	mov	r3, r0
 8004052:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	if (res == FR_OK) {
 8004056:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800405a:	2b00      	cmp	r3, #0
 800405c:	d124      	bne.n	80040a8 <NextFile+0x70>
		 for (;;) {
			 res = f_readdir(&dir, &fno);                   /* Read a directory item */
 800405e:	f107 030c 	add.w	r3, r7, #12
 8004062:	4915      	ldr	r1, [pc, #84]	; (80040b8 <NextFile+0x80>)
 8004064:	4618      	mov	r0, r3
 8004066:	f7ff ff4d 	bl	8003f04 <f_readdir>
 800406a:	4603      	mov	r3, r0
 800406c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			 if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 8004070:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004074:	2b00      	cmp	r3, #0
 8004076:	d112      	bne.n	800409e <NextFile+0x66>
 8004078:	4b0f      	ldr	r3, [pc, #60]	; (80040b8 <NextFile+0x80>)
 800407a:	7a5b      	ldrb	r3, [r3, #9]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00e      	beq.n	800409e <NextFile+0x66>
			 if (file_name == fno.fname){
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4a0e      	ldr	r2, [pc, #56]	; (80040bc <NextFile+0x84>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d1ea      	bne.n	800405e <NextFile+0x26>
				 res = f_readdir(&dir, &fno);
 8004088:	f107 030c 	add.w	r3, r7, #12
 800408c:	490a      	ldr	r1, [pc, #40]	; (80040b8 <NextFile+0x80>)
 800408e:	4618      	mov	r0, r3
 8004090:	f7ff ff38 	bl	8003f04 <f_readdir>
 8004094:	4603      	mov	r3, r0
 8004096:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
				 return fno.fname;
 800409a:	4b08      	ldr	r3, [pc, #32]	; (80040bc <NextFile+0x84>)
 800409c:	e005      	b.n	80040aa <NextFile+0x72>
			 }
		 }
		 f_closedir(&dir);
 800409e:	f107 030c 	add.w	r3, r7, #12
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7ff ff16 	bl	8003ed4 <f_closedir>
	 }
	 return fno.fname;
 80040a8:	4b04      	ldr	r3, [pc, #16]	; (80040bc <NextFile+0x84>)
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3740      	adds	r7, #64	; 0x40
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	080096c4 	.word	0x080096c4
 80040b8:	20000248 	.word	0x20000248
 80040bc:	20000251 	.word	0x20000251

080040c0 <PreviousFile>:
char * PreviousFile(char* file_name)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b090      	sub	sp, #64	; 0x40
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dir;
	static FILINFO fno;
	char* path="/";
 80040c8:	4b1d      	ldr	r3, [pc, #116]	; (8004140 <PreviousFile+0x80>)
 80040ca:	63bb      	str	r3, [r7, #56]	; 0x38
	char* previous_name;

	res = f_opendir(&dir, path);                       /* Open the directory */
 80040cc:	f107 0308 	add.w	r3, r7, #8
 80040d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7ff fea5 	bl	8003e22 <f_opendir>
 80040d8:	4603      	mov	r3, r0
 80040da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res == FR_OK) {
 80040de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d127      	bne.n	8004136 <PreviousFile+0x76>
		 for (;;) {
			 res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80040e6:	f107 0308 	add.w	r3, r7, #8
 80040ea:	4916      	ldr	r1, [pc, #88]	; (8004144 <PreviousFile+0x84>)
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7ff ff09 	bl	8003f04 <f_readdir>
 80040f2:	4603      	mov	r3, r0
 80040f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			 if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 80040f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d115      	bne.n	800412c <PreviousFile+0x6c>
 8004100:	4b10      	ldr	r3, [pc, #64]	; (8004144 <PreviousFile+0x84>)
 8004102:	7a5b      	ldrb	r3, [r3, #9]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d011      	beq.n	800412c <PreviousFile+0x6c>
			 if (file_name == fno.fname){
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a0f      	ldr	r2, [pc, #60]	; (8004148 <PreviousFile+0x88>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d10a      	bne.n	8004126 <PreviousFile+0x66>
				 res = f_readdir(&dir, &fno);
 8004110:	f107 0308 	add.w	r3, r7, #8
 8004114:	490b      	ldr	r1, [pc, #44]	; (8004144 <PreviousFile+0x84>)
 8004116:	4618      	mov	r0, r3
 8004118:	f7ff fef4 	bl	8003f04 <f_readdir>
 800411c:	4603      	mov	r3, r0
 800411e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				 return previous_name;
 8004122:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004124:	e008      	b.n	8004138 <PreviousFile+0x78>
			 }
			 previous_name = fno.fname;
 8004126:	4b08      	ldr	r3, [pc, #32]	; (8004148 <PreviousFile+0x88>)
 8004128:	63fb      	str	r3, [r7, #60]	; 0x3c
			 res = f_readdir(&dir, &fno);                   /* Read a directory item */
 800412a:	e7dc      	b.n	80040e6 <PreviousFile+0x26>
		 }
		 f_closedir(&dir);
 800412c:	f107 0308 	add.w	r3, r7, #8
 8004130:	4618      	mov	r0, r3
 8004132:	f7ff fecf 	bl	8003ed4 <f_closedir>
	 }
	 return fno.fname;
 8004136:	4b04      	ldr	r3, [pc, #16]	; (8004148 <PreviousFile+0x88>)
}
 8004138:	4618      	mov	r0, r3
 800413a:	3740      	adds	r7, #64	; 0x40
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	080096c4 	.word	0x080096c4
 8004144:	20000260 	.word	0x20000260
 8004148:	20000269 	.word	0x20000269

0800414c <HAL_TIM_PeriodElapsedCallback>:



/*--------------------Odczyt z mikrofonu------------------*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef*htim)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
	if(htim->Instance== TIM4)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a1a      	ldr	r2, [pc, #104]	; (80041c4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d12e      	bne.n	80041bc <HAL_TIM_PeriodElapsedCallback+0x70>
	{
		if (recording)
 800415e:	4b1a      	ldr	r3, [pc, #104]	; (80041c8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d02a      	beq.n	80041bc <HAL_TIM_PeriodElapsedCallback+0x70>
		{
		HAL_ADC_Start(&hadc1);
 8004166:	4819      	ldr	r0, [pc, #100]	; (80041cc <HAL_TIM_PeriodElapsedCallback+0x80>)
 8004168:	f001 fac2 	bl	80056f0 <HAL_ADC_Start>
			  if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 800416c:	210a      	movs	r1, #10
 800416e:	4817      	ldr	r0, [pc, #92]	; (80041cc <HAL_TIM_PeriodElapsedCallback+0x80>)
 8004170:	f001 fb84 	bl	800587c <HAL_ADC_PollForConversion>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d120      	bne.n	80041bc <HAL_TIM_PeriodElapsedCallback+0x70>
			  {
				  adc_value = HAL_ADC_GetValue(&hadc1);
 800417a:	4814      	ldr	r0, [pc, #80]	; (80041cc <HAL_TIM_PeriodElapsedCallback+0x80>)
 800417c:	f001 fc02 	bl	8005984 <HAL_ADC_GetValue>
 8004180:	4603      	mov	r3, r0
 8004182:	b29a      	uxth	r2, r3
 8004184:	4b12      	ldr	r3, [pc, #72]	; (80041d0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8004186:	801a      	strh	r2, [r3, #0]
				  x = (int16_t)(2.95/(double)4096) * adc_value;
 8004188:	4b12      	ldr	r3, [pc, #72]	; (80041d4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800418a:	2200      	movs	r2, #0
 800418c:	801a      	strh	r2, [r3, #0]
				  data_chunk[data_iterator] = x;
 800418e:	4b12      	ldr	r3, [pc, #72]	; (80041d8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a10      	ldr	r2, [pc, #64]	; (80041d4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8004194:	8812      	ldrh	r2, [r2, #0]
 8004196:	b211      	sxth	r1, r2
 8004198:	4a10      	ldr	r2, [pc, #64]	; (80041dc <HAL_TIM_PeriodElapsedCallback+0x90>)
 800419a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  data_iterator++;
 800419e:	4b0e      	ldr	r3, [pc, #56]	; (80041d8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	3301      	adds	r3, #1
 80041a4:	4a0c      	ldr	r2, [pc, #48]	; (80041d8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80041a6:	6013      	str	r3, [r2, #0]
				  if (data_iterator == 250)
 80041a8:	4b0b      	ldr	r3, [pc, #44]	; (80041d8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2bfa      	cmp	r3, #250	; 0xfa
 80041ae:	d105      	bne.n	80041bc <HAL_TIM_PeriodElapsedCallback+0x70>
					  {
					  SaveChunk(file_name, data_chunk);
 80041b0:	4b0b      	ldr	r3, [pc, #44]	; (80041e0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4909      	ldr	r1, [pc, #36]	; (80041dc <HAL_TIM_PeriodElapsedCallback+0x90>)
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 fe66 	bl	8004e88 <SaveChunk>
					  }
			  }
		}
	}
}
 80041bc:	bf00      	nop
 80041be:	3708      	adds	r7, #8
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	40000800 	.word	0x40000800
 80041c8:	20000280 	.word	0x20000280
 80041cc:	20000588 	.word	0x20000588
 80041d0:	2000035c 	.word	0x2000035c
 80041d4:	20000288 	.word	0x20000288
 80041d8:	20000284 	.word	0x20000284
 80041dc:	200006e8 	.word	0x200006e8
 80041e0:	20000008 	.word	0x20000008

080041e4 <rgb1_set>:

}

/*-------------------Konfiguracja diody RGB1----------------------------*/
void rgb1_set(uint8_t red, uint8_t green, uint8_t blue)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	4603      	mov	r3, r0
 80041ec:	71fb      	strb	r3, [r7, #7]
 80041ee:	460b      	mov	r3, r1
 80041f0:	71bb      	strb	r3, [r7, #6]
 80041f2:	4613      	mov	r3, r2
 80041f4:	717b      	strb	r3, [r7, #5]
	htim3.Instance->CCR1=red*2000;
 80041f6:	79fb      	ldrb	r3, [r7, #7]
 80041f8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80041fc:	fb02 f203 	mul.w	r2, r2, r3
 8004200:	4b0c      	ldr	r3, [pc, #48]	; (8004234 <rgb1_set+0x50>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR2=green*2000;
 8004206:	79bb      	ldrb	r3, [r7, #6]
 8004208:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800420c:	fb02 f203 	mul.w	r2, r2, r3
 8004210:	4b08      	ldr	r3, [pc, #32]	; (8004234 <rgb1_set+0x50>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	639a      	str	r2, [r3, #56]	; 0x38
	htim3.Instance->CCR3=blue*2000;
 8004216:	797b      	ldrb	r3, [r7, #5]
 8004218:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800421c:	fb02 f203 	mul.w	r2, r2, r3
 8004220:	4b04      	ldr	r3, [pc, #16]	; (8004234 <rgb1_set+0x50>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004226:	bf00      	nop
 8004228:	370c      	adds	r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	2000031c 	.word	0x2000031c

08004238 <read_bottoms>:
		}
}

/*----------Czytanie z przyciskow---------------*/
void read_bottoms()
{
 8004238:	b598      	push	{r3, r4, r7, lr}
 800423a:	af00      	add	r7, sp, #0

	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_0)==GPIO_PIN_RESET)
 800423c:	2101      	movs	r1, #1
 800423e:	48b2      	ldr	r0, [pc, #712]	; (8004508 <read_bottoms+0x2d0>)
 8004240:	f002 f8e6 	bl	8006410 <HAL_GPIO_ReadPin>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d102      	bne.n	8004250 <read_bottoms+0x18>
	  	 	  	 			  	  	{selection=0;}
 800424a:	4bb0      	ldr	r3, [pc, #704]	; (800450c <read_bottoms+0x2d4>)
 800424c:	2200      	movs	r2, #0
 800424e:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_1)==GPIO_PIN_RESET)
 8004250:	2102      	movs	r1, #2
 8004252:	48ad      	ldr	r0, [pc, #692]	; (8004508 <read_bottoms+0x2d0>)
 8004254:	f002 f8dc 	bl	8006410 <HAL_GPIO_ReadPin>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d102      	bne.n	8004264 <read_bottoms+0x2c>
	  	 	  	  	 			  	{selection=1;}
 800425e:	4bab      	ldr	r3, [pc, #684]	; (800450c <read_bottoms+0x2d4>)
 8004260:	2201      	movs	r2, #1
 8004262:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_2)==GPIO_PIN_RESET)
 8004264:	2104      	movs	r1, #4
 8004266:	48a8      	ldr	r0, [pc, #672]	; (8004508 <read_bottoms+0x2d0>)
 8004268:	f002 f8d2 	bl	8006410 <HAL_GPIO_ReadPin>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d102      	bne.n	8004278 <read_bottoms+0x40>
	  		  	  	  	  	 		{selection=2;}
 8004272:	4ba6      	ldr	r3, [pc, #664]	; (800450c <read_bottoms+0x2d4>)
 8004274:	2202      	movs	r2, #2
 8004276:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3)==GPIO_PIN_RESET)
 8004278:	2108      	movs	r1, #8
 800427a:	48a3      	ldr	r0, [pc, #652]	; (8004508 <read_bottoms+0x2d0>)
 800427c:	f002 f8c8 	bl	8006410 <HAL_GPIO_ReadPin>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d102      	bne.n	800428c <read_bottoms+0x54>
	  		  	  	 	  	  	 	{selection=3;}
 8004286:	4ba1      	ldr	r3, [pc, #644]	; (800450c <read_bottoms+0x2d4>)
 8004288:	2203      	movs	r2, #3
 800428a:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4)==GPIO_PIN_RESET)
 800428c:	2110      	movs	r1, #16
 800428e:	489e      	ldr	r0, [pc, #632]	; (8004508 <read_bottoms+0x2d0>)
 8004290:	f002 f8be 	bl	8006410 <HAL_GPIO_ReadPin>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d102      	bne.n	80042a0 <read_bottoms+0x68>
	  	  	  	  	  	 			{selection=4;}
 800429a:	4b9c      	ldr	r3, [pc, #624]	; (800450c <read_bottoms+0x2d4>)
 800429c:	2204      	movs	r2, #4
 800429e:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_5)==GPIO_PIN_RESET)
 80042a0:	2120      	movs	r1, #32
 80042a2:	4899      	ldr	r0, [pc, #612]	; (8004508 <read_bottoms+0x2d0>)
 80042a4:	f002 f8b4 	bl	8006410 <HAL_GPIO_ReadPin>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d102      	bne.n	80042b4 <read_bottoms+0x7c>
	  	  	  	 	  	  	 		{selection=5;}
 80042ae:	4b97      	ldr	r3, [pc, #604]	; (800450c <read_bottoms+0x2d4>)
 80042b0:	2205      	movs	r2, #5
 80042b2:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_6)==GPIO_PIN_RESET)
 80042b4:	2140      	movs	r1, #64	; 0x40
 80042b6:	4894      	ldr	r0, [pc, #592]	; (8004508 <read_bottoms+0x2d0>)
 80042b8:	f002 f8aa 	bl	8006410 <HAL_GPIO_ReadPin>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d102      	bne.n	80042c8 <read_bottoms+0x90>
	  	  	  		  	  	  	  	 {selection=6;}
 80042c2:	4b92      	ldr	r3, [pc, #584]	; (800450c <read_bottoms+0x2d4>)
 80042c4:	2206      	movs	r2, #6
 80042c6:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_7)==GPIO_PIN_RESET)
 80042c8:	2180      	movs	r1, #128	; 0x80
 80042ca:	488f      	ldr	r0, [pc, #572]	; (8004508 <read_bottoms+0x2d0>)
 80042cc:	f002 f8a0 	bl	8006410 <HAL_GPIO_ReadPin>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d102      	bne.n	80042dc <read_bottoms+0xa4>
	  	  	  		  	  	 	  	 {selection=7;}
 80042d6:	4b8d      	ldr	r3, [pc, #564]	; (800450c <read_bottoms+0x2d4>)
 80042d8:	2207      	movs	r2, #7
 80042da:	601a      	str	r2, [r3, #0]

	  switch(selection)
 80042dc:	4b8b      	ldr	r3, [pc, #556]	; (800450c <read_bottoms+0x2d4>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2b07      	cmp	r3, #7
 80042e2:	f200 8143 	bhi.w	800456c <read_bottoms+0x334>
 80042e6:	a201      	add	r2, pc, #4	; (adr r2, 80042ec <read_bottoms+0xb4>)
 80042e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ec:	0800430d 	.word	0x0800430d
 80042f0:	0800438b 	.word	0x0800438b
 80042f4:	080043bf 	.word	0x080043bf
 80042f8:	080043f1 	.word	0x080043f1
 80042fc:	08004451 	.word	0x08004451
 8004300:	0800449d 	.word	0x0800449d
 8004304:	080044b5 	.word	0x080044b5
 8004308:	08004539 	.word	0x08004539
	  	  {
				 case 0: {
					  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);
 800430c:	2201      	movs	r2, #1
 800430e:	2180      	movs	r1, #128	; 0x80
 8004310:	487f      	ldr	r0, [pc, #508]	; (8004510 <read_bottoms+0x2d8>)
 8004312:	f002 f895 	bl	8006440 <HAL_GPIO_WritePin>
					  if ((sample<10)&&(sample>0))
 8004316:	4b7f      	ldr	r3, [pc, #508]	; (8004514 <read_bottoms+0x2dc>)
 8004318:	e9d3 0100 	ldrd	r0, r1, [r3]
 800431c:	f04f 0200 	mov.w	r2, #0
 8004320:	4b7d      	ldr	r3, [pc, #500]	; (8004518 <read_bottoms+0x2e0>)
 8004322:	f7fc fbdb 	bl	8000adc <__aeabi_dcmplt>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d013      	beq.n	8004354 <read_bottoms+0x11c>
 800432c:	4b79      	ldr	r3, [pc, #484]	; (8004514 <read_bottoms+0x2dc>)
 800432e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004332:	f04f 0200 	mov.w	r2, #0
 8004336:	f04f 0300 	mov.w	r3, #0
 800433a:	f7fc fbed 	bl	8000b18 <__aeabi_dcmpgt>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d007      	beq.n	8004354 <read_bottoms+0x11c>
						  {
							  sample=0;
 8004344:	4a73      	ldr	r2, [pc, #460]	; (8004514 <read_bottoms+0x2dc>)
 8004346:	f04f 0300 	mov.w	r3, #0
 800434a:	f04f 0400 	mov.w	r4, #0
 800434e:	e9c2 3400 	strd	r3, r4, [r2]
					  else
						  {
						  sample=sample-10;
						  }

					  break;
 8004352:	e112      	b.n	800457a <read_bottoms+0x342>
					  else if (sample==0)
 8004354:	4b6f      	ldr	r3, [pc, #444]	; (8004514 <read_bottoms+0x2dc>)
 8004356:	e9d3 0100 	ldrd	r0, r1, [r3]
 800435a:	f04f 0200 	mov.w	r2, #0
 800435e:	f04f 0300 	mov.w	r3, #0
 8004362:	f7fc fbb1 	bl	8000ac8 <__aeabi_dcmpeq>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	f040 8106 	bne.w	800457a <read_bottoms+0x342>
						  sample=sample-10;
 800436e:	4b69      	ldr	r3, [pc, #420]	; (8004514 <read_bottoms+0x2dc>)
 8004370:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004374:	f04f 0200 	mov.w	r2, #0
 8004378:	4b67      	ldr	r3, [pc, #412]	; (8004518 <read_bottoms+0x2e0>)
 800437a:	f7fb ff85 	bl	8000288 <__aeabi_dsub>
 800437e:	4603      	mov	r3, r0
 8004380:	460c      	mov	r4, r1
 8004382:	4a64      	ldr	r2, [pc, #400]	; (8004514 <read_bottoms+0x2dc>)
 8004384:	e9c2 3400 	strd	r3, r4, [r2]
					  break;
 8004388:	e0f7      	b.n	800457a <read_bottoms+0x342>
						}
				case 1: {
					  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);
 800438a:	2200      	movs	r2, #0
 800438c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004390:	485f      	ldr	r0, [pc, #380]	; (8004510 <read_bottoms+0x2d8>)
 8004392:	f002 f855 	bl	8006440 <HAL_GPIO_WritePin>
					  sample=sample+0;
 8004396:	4b5f      	ldr	r3, [pc, #380]	; (8004514 <read_bottoms+0x2dc>)
 8004398:	e9d3 0100 	ldrd	r0, r1, [r3]
 800439c:	f04f 0200 	mov.w	r2, #0
 80043a0:	f04f 0300 	mov.w	r3, #0
 80043a4:	f7fb ff72 	bl	800028c <__adddf3>
 80043a8:	4603      	mov	r3, r0
 80043aa:	460c      	mov	r4, r1
 80043ac:	4a59      	ldr	r2, [pc, #356]	; (8004514 <read_bottoms+0x2dc>)
 80043ae:	e9c2 3400 	strd	r3, r4, [r2]
					  rgb1_set(255, 255, 0); //pomaranczowy
 80043b2:	2200      	movs	r2, #0
 80043b4:	21ff      	movs	r1, #255	; 0xff
 80043b6:	20ff      	movs	r0, #255	; 0xff
 80043b8:	f7ff ff14 	bl	80041e4 <rgb1_set>
					  break;
 80043bc:	e0e0      	b.n	8004580 <read_bottoms+0x348>
						}
				case 2: {
					  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, SET);
 80043be:	2201      	movs	r2, #1
 80043c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80043c4:	4855      	ldr	r0, [pc, #340]	; (800451c <read_bottoms+0x2e4>)
 80043c6:	f002 f83b 	bl	8006440 <HAL_GPIO_WritePin>
					  sample++;
 80043ca:	4b52      	ldr	r3, [pc, #328]	; (8004514 <read_bottoms+0x2dc>)
 80043cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80043d0:	f04f 0200 	mov.w	r2, #0
 80043d4:	4b52      	ldr	r3, [pc, #328]	; (8004520 <read_bottoms+0x2e8>)
 80043d6:	f7fb ff59 	bl	800028c <__adddf3>
 80043da:	4603      	mov	r3, r0
 80043dc:	460c      	mov	r4, r1
 80043de:	4a4d      	ldr	r2, [pc, #308]	; (8004514 <read_bottoms+0x2dc>)
 80043e0:	e9c2 3400 	strd	r3, r4, [r2]
					  rgb1_set(0, 255, 0); //zielony
 80043e4:	2200      	movs	r2, #0
 80043e6:	21ff      	movs	r1, #255	; 0xff
 80043e8:	2000      	movs	r0, #0
 80043ea:	f7ff fefb 	bl	80041e4 <rgb1_set>
					  break;
 80043ee:	e0c7      	b.n	8004580 <read_bottoms+0x348>
						}
				case 3: {
					 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, RESET);
 80043f0:	2200      	movs	r2, #0
 80043f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80043f6:	4849      	ldr	r0, [pc, #292]	; (800451c <read_bottoms+0x2e4>)
 80043f8:	f002 f822 	bl	8006440 <HAL_GPIO_WritePin>
					 if (sample+10>123200/*utwor.size()*/)
 80043fc:	4b45      	ldr	r3, [pc, #276]	; (8004514 <read_bottoms+0x2dc>)
 80043fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004402:	f04f 0200 	mov.w	r2, #0
 8004406:	4b44      	ldr	r3, [pc, #272]	; (8004518 <read_bottoms+0x2e0>)
 8004408:	f7fb ff40 	bl	800028c <__adddf3>
 800440c:	4603      	mov	r3, r0
 800440e:	460c      	mov	r4, r1
 8004410:	4618      	mov	r0, r3
 8004412:	4621      	mov	r1, r4
 8004414:	f04f 0200 	mov.w	r2, #0
 8004418:	4b42      	ldr	r3, [pc, #264]	; (8004524 <read_bottoms+0x2ec>)
 800441a:	f7fc fb7d 	bl	8000b18 <__aeabi_dcmpgt>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d007      	beq.n	8004434 <read_bottoms+0x1fc>
					 {
						 sample=0;
 8004424:	4a3b      	ldr	r2, [pc, #236]	; (8004514 <read_bottoms+0x2dc>)
 8004426:	f04f 0300 	mov.w	r3, #0
 800442a:	f04f 0400 	mov.w	r4, #0
 800442e:	e9c2 3400 	strd	r3, r4, [r2]
					 }
					 else
					 {
						sample=sample+10;
					 }
					break;
 8004432:	e0a5      	b.n	8004580 <read_bottoms+0x348>
						sample=sample+10;
 8004434:	4b37      	ldr	r3, [pc, #220]	; (8004514 <read_bottoms+0x2dc>)
 8004436:	e9d3 0100 	ldrd	r0, r1, [r3]
 800443a:	f04f 0200 	mov.w	r2, #0
 800443e:	4b36      	ldr	r3, [pc, #216]	; (8004518 <read_bottoms+0x2e0>)
 8004440:	f7fb ff24 	bl	800028c <__adddf3>
 8004444:	4603      	mov	r3, r0
 8004446:	460c      	mov	r4, r1
 8004448:	4a32      	ldr	r2, [pc, #200]	; (8004514 <read_bottoms+0x2dc>)
 800444a:	e9c2 3400 	strd	r3, r4, [r2]
					break;
 800444e:	e097      	b.n	8004580 <read_bottoms+0x348>
						}
				case 4: {
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, SET);
 8004450:	2201      	movs	r2, #1
 8004452:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004456:	4831      	ldr	r0, [pc, #196]	; (800451c <read_bottoms+0x2e4>)
 8004458:	f001 fff2 	bl	8006440 <HAL_GPIO_WritePin>
					rgb1_set(255, 0, 0);//czerwony
 800445c:	2200      	movs	r2, #0
 800445e:	2100      	movs	r1, #0
 8004460:	20ff      	movs	r0, #255	; 0xff
 8004462:	f7ff febf 	bl	80041e4 <rgb1_set>
					if (recording)
 8004466:	4b30      	ldr	r3, [pc, #192]	; (8004528 <read_bottoms+0x2f0>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d008      	beq.n	8004480 <read_bottoms+0x248>
						{
						recording = 0;
 800446e:	4b2e      	ldr	r3, [pc, #184]	; (8004528 <read_bottoms+0x2f0>)
 8004470:	2200      	movs	r2, #0
 8004472:	601a      	str	r2, [r3, #0]
						AddWaveHeader(file_name); // nadpisuje nagłówek
 8004474:	4b2d      	ldr	r3, [pc, #180]	; (800452c <read_bottoms+0x2f4>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4618      	mov	r0, r3
 800447a:	f000 fc34 	bl	8004ce6 <AddWaveHeader>
					{
						file_name = GetNextFileName();
						AddWaveHeader(file_name); // dodaje  nagłówek
						recording = 1;
					}
					break;
 800447e:	e07f      	b.n	8004580 <read_bottoms+0x348>
						file_name = GetNextFileName();
 8004480:	f7ff fd7e 	bl	8003f80 <GetNextFileName>
 8004484:	4602      	mov	r2, r0
 8004486:	4b29      	ldr	r3, [pc, #164]	; (800452c <read_bottoms+0x2f4>)
 8004488:	601a      	str	r2, [r3, #0]
						AddWaveHeader(file_name); // dodaje  nagłówek
 800448a:	4b28      	ldr	r3, [pc, #160]	; (800452c <read_bottoms+0x2f4>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4618      	mov	r0, r3
 8004490:	f000 fc29 	bl	8004ce6 <AddWaveHeader>
						recording = 1;
 8004494:	4b24      	ldr	r3, [pc, #144]	; (8004528 <read_bottoms+0x2f0>)
 8004496:	2201      	movs	r2, #1
 8004498:	601a      	str	r2, [r3, #0]
					break;
 800449a:	e071      	b.n	8004580 <read_bottoms+0x348>
					}
				case 5: {
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, RESET);
 800449c:	2200      	movs	r2, #0
 800449e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80044a2:	481e      	ldr	r0, [pc, #120]	; (800451c <read_bottoms+0x2e4>)
 80044a4:	f001 ffcc 	bl	8006440 <HAL_GPIO_WritePin>
					rgb1_set(0, 0, 255);//niebieski
 80044a8:	22ff      	movs	r2, #255	; 0xff
 80044aa:	2100      	movs	r1, #0
 80044ac:	2000      	movs	r0, #0
 80044ae:	f7ff fe99 	bl	80041e4 <rgb1_set>
					break;
 80044b2:	e065      	b.n	8004580 <read_bottoms+0x348>
				}
				case 6: {
					if (atoi(file_name)>0)
 80044b4:	4b1d      	ldr	r3, [pc, #116]	; (800452c <read_bottoms+0x2f4>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f003 ff55 	bl	8008368 <atoi>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	dd5c      	ble.n	800457e <read_bottoms+0x346>
					{
						file_name = PreviousFile(file_name);
 80044c4:	4b19      	ldr	r3, [pc, #100]	; (800452c <read_bottoms+0x2f4>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7ff fdf9 	bl	80040c0 <PreviousFile>
 80044ce:	4602      	mov	r2, r0
 80044d0:	4b16      	ldr	r3, [pc, #88]	; (800452c <read_bottoms+0x2f4>)
 80044d2:	601a      	str	r2, [r3, #0]
						fresult = f_close (&file);
 80044d4:	4816      	ldr	r0, [pc, #88]	; (8004530 <read_bottoms+0x2f8>)
 80044d6:	f7ff fc84 	bl	8003de2 <f_close>
 80044da:	4603      	mov	r3, r0
 80044dc:	461a      	mov	r2, r3
 80044de:	4b15      	ldr	r3, [pc, #84]	; (8004534 <read_bottoms+0x2fc>)
 80044e0:	701a      	strb	r2, [r3, #0]
						fresult = f_open(&file, file_name, FA_READ);
 80044e2:	4b12      	ldr	r3, [pc, #72]	; (800452c <read_bottoms+0x2f4>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2201      	movs	r2, #1
 80044e8:	4619      	mov	r1, r3
 80044ea:	4811      	ldr	r0, [pc, #68]	; (8004530 <read_bottoms+0x2f8>)
 80044ec:	f7ff f90f 	bl	800370e <f_open>
 80044f0:	4603      	mov	r3, r0
 80044f2:	461a      	mov	r2, r3
 80044f4:	4b0f      	ldr	r3, [pc, #60]	; (8004534 <read_bottoms+0x2fc>)
 80044f6:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, SET);
 80044f8:	2201      	movs	r2, #1
 80044fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80044fe:	4807      	ldr	r0, [pc, #28]	; (800451c <read_bottoms+0x2e4>)
 8004500:	f001 ff9e 	bl	8006440 <HAL_GPIO_WritePin>
					}
					break;
 8004504:	e03b      	b.n	800457e <read_bottoms+0x346>
 8004506:	bf00      	nop
 8004508:	40021000 	.word	0x40021000
 800450c:	20000004 	.word	0x20000004
 8004510:	40020400 	.word	0x40020400
 8004514:	20000278 	.word	0x20000278
 8004518:	40240000 	.word	0x40240000
 800451c:	40020c00 	.word	0x40020c00
 8004520:	3ff00000 	.word	0x3ff00000
 8004524:	40fe1400 	.word	0x40fe1400
 8004528:	20000280 	.word	0x20000280
 800452c:	20000008 	.word	0x20000008
 8004530:	20000360 	.word	0x20000360
 8004534:	200008dc 	.word	0x200008dc
				}
				case 7: {
					file_name = NextFile(file_name);
 8004538:	4b12      	ldr	r3, [pc, #72]	; (8004584 <read_bottoms+0x34c>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4618      	mov	r0, r3
 800453e:	f7ff fd7b 	bl	8004038 <NextFile>
 8004542:	4602      	mov	r2, r0
 8004544:	4b0f      	ldr	r3, [pc, #60]	; (8004584 <read_bottoms+0x34c>)
 8004546:	601a      	str	r2, [r3, #0]
					fresult = f_open(&file, file_name, FA_READ);
 8004548:	4b0e      	ldr	r3, [pc, #56]	; (8004584 <read_bottoms+0x34c>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2201      	movs	r2, #1
 800454e:	4619      	mov	r1, r3
 8004550:	480d      	ldr	r0, [pc, #52]	; (8004588 <read_bottoms+0x350>)
 8004552:	f7ff f8dc 	bl	800370e <f_open>
 8004556:	4603      	mov	r3, r0
 8004558:	461a      	mov	r2, r3
 800455a:	4b0c      	ldr	r3, [pc, #48]	; (800458c <read_bottoms+0x354>)
 800455c:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, RESET);
 800455e:	2200      	movs	r2, #0
 8004560:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004564:	480a      	ldr	r0, [pc, #40]	; (8004590 <read_bottoms+0x358>)
 8004566:	f001 ff6b 	bl	8006440 <HAL_GPIO_WritePin>
					break;
 800456a:	e009      	b.n	8004580 <read_bottoms+0x348>
				}
				default: {HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, RESET);
 800456c:	2200      	movs	r2, #0
 800456e:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8004572:	4807      	ldr	r0, [pc, #28]	; (8004590 <read_bottoms+0x358>)
 8004574:	f001 ff64 	bl	8006440 <HAL_GPIO_WritePin>
							break;}
 8004578:	e002      	b.n	8004580 <read_bottoms+0x348>
					  break;
 800457a:	bf00      	nop
 800457c:	e000      	b.n	8004580 <read_bottoms+0x348>
					break;
 800457e:	bf00      	nop
	    7 - wybranie utworu w przod

	   */


}
 8004580:	bf00      	nop
 8004582:	bd98      	pop	{r3, r4, r7, pc}
 8004584:	20000008 	.word	0x20000008
 8004588:	20000360 	.word	0x20000360
 800458c:	200008dc 	.word	0x200008dc
 8004590:	40020c00 	.word	0x40020c00

08004594 <petla>:

void petla()
	{
 8004594:	b580      	push	{r7, lr}
 8004596:	b08a      	sub	sp, #40	; 0x28
 8004598:	af0a      	add	r7, sp, #40	; 0x28
		//HAL_DAC_SetValue(&hdac,DAC_CHANNEL_1,DAC_ALIGN_12B_R,2048);
			 	// writeSD();
			 	// readSD();
					//LCD1602_1stLine();

			 	LCD1602_Begin8BIT(RS_GPIO_Port, RS_Pin, E_Pin, D0_GPIO_Port, D0_Pin, D1_Pin, D2_Pin, D3_Pin, D4_GPIO_Port, D4_Pin, D5_Pin, D6_Pin, D7_Pin);
 800459a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800459e:	9308      	str	r3, [sp, #32]
 80045a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045a4:	9307      	str	r3, [sp, #28]
 80045a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80045aa:	9306      	str	r3, [sp, #24]
 80045ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045b0:	9305      	str	r3, [sp, #20]
 80045b2:	4b0d      	ldr	r3, [pc, #52]	; (80045e8 <petla+0x54>)
 80045b4:	9304      	str	r3, [sp, #16]
 80045b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045ba:	9303      	str	r3, [sp, #12]
 80045bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80045c0:	9302      	str	r3, [sp, #8]
 80045c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80045c6:	9301      	str	r3, [sp, #4]
 80045c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045cc:	9300      	str	r3, [sp, #0]
 80045ce:	4b07      	ldr	r3, [pc, #28]	; (80045ec <petla+0x58>)
 80045d0:	2202      	movs	r2, #2
 80045d2:	2101      	movs	r1, #1
 80045d4:	4806      	ldr	r0, [pc, #24]	; (80045f0 <petla+0x5c>)
 80045d6:	f7fc fe07 	bl	80011e8 <LCD1602_Begin8BIT>
				LCD1602_1stLine();
 80045da:	f7fc fea7 	bl	800132c <LCD1602_1stLine>



			 	  read_bottoms();
 80045de:	f7ff fe2b 	bl	8004238 <read_bottoms>
	}
 80045e2:	bf00      	nop
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	40020c00 	.word	0x40020c00
 80045ec:	40020400 	.word	0x40020400
 80045f0:	40021000 	.word	0x40021000

080045f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80045f8:	f000 ffa2 	bl	8005540 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80045fc:	f000 f82c 	bl	8004658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004600:	f000 faa8 	bl	8004b54 <MX_GPIO_Init>
  MX_TIM2_Init();
 8004604:	f000 f944 	bl	8004890 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004608:	f000 f99c 	bl	8004944 <MX_TIM3_Init>
  MX_SPI1_Init();
 800460c:	f000 f90a 	bl	8004824 <MX_SPI1_Init>
  MX_DAC_Init();
 8004610:	f000 f8de 	bl	80047d0 <MX_DAC_Init>
  MX_TIM5_Init();
 8004614:	f000 fa52 	bl	8004abc <MX_TIM5_Init>
  MX_ADC1_Init();
 8004618:	f000 f888 	bl	800472c <MX_ADC1_Init>
  MX_TIM4_Init();
 800461c:	f000 fa02 	bl	8004a24 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8004620:	2100      	movs	r1, #0
 8004622:	480a      	ldr	r0, [pc, #40]	; (800464c <main+0x58>)
 8004624:	f003 f814 	bl	8007650 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8004628:	2104      	movs	r1, #4
 800462a:	4808      	ldr	r0, [pc, #32]	; (800464c <main+0x58>)
 800462c:	f003 f810 	bl	8007650 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8004630:	2108      	movs	r1, #8
 8004632:	4806      	ldr	r0, [pc, #24]	; (800464c <main+0x58>)
 8004634:	f003 f80c 	bl	8007650 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8004638:	2100      	movs	r1, #0
 800463a:	4805      	ldr	r0, [pc, #20]	; (8004650 <main+0x5c>)
 800463c:	f003 f808 	bl	8007650 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim5);
 8004640:	4804      	ldr	r0, [pc, #16]	; (8004654 <main+0x60>)
 8004642:	f002 ffb6 	bl	80075b2 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	// set_volume();
	 petla();
 8004646:	f7ff ffa5 	bl	8004594 <petla>
 800464a:	e7fc      	b.n	8004646 <main+0x52>
 800464c:	2000031c 	.word	0x2000031c
 8004650:	20000938 	.word	0x20000938
 8004654:	200002dc 	.word	0x200002dc

08004658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b094      	sub	sp, #80	; 0x50
 800465c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800465e:	f107 0320 	add.w	r3, r7, #32
 8004662:	2230      	movs	r2, #48	; 0x30
 8004664:	2100      	movs	r1, #0
 8004666:	4618      	mov	r0, r3
 8004668:	f003 feac 	bl	80083c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800466c:	f107 030c 	add.w	r3, r7, #12
 8004670:	2200      	movs	r2, #0
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	605a      	str	r2, [r3, #4]
 8004676:	609a      	str	r2, [r3, #8]
 8004678:	60da      	str	r2, [r3, #12]
 800467a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800467c:	2300      	movs	r3, #0
 800467e:	60bb      	str	r3, [r7, #8]
 8004680:	4b28      	ldr	r3, [pc, #160]	; (8004724 <SystemClock_Config+0xcc>)
 8004682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004684:	4a27      	ldr	r2, [pc, #156]	; (8004724 <SystemClock_Config+0xcc>)
 8004686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800468a:	6413      	str	r3, [r2, #64]	; 0x40
 800468c:	4b25      	ldr	r3, [pc, #148]	; (8004724 <SystemClock_Config+0xcc>)
 800468e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004694:	60bb      	str	r3, [r7, #8]
 8004696:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004698:	2300      	movs	r3, #0
 800469a:	607b      	str	r3, [r7, #4]
 800469c:	4b22      	ldr	r3, [pc, #136]	; (8004728 <SystemClock_Config+0xd0>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a21      	ldr	r2, [pc, #132]	; (8004728 <SystemClock_Config+0xd0>)
 80046a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046a6:	6013      	str	r3, [r2, #0]
 80046a8:	4b1f      	ldr	r3, [pc, #124]	; (8004728 <SystemClock_Config+0xd0>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046b0:	607b      	str	r3, [r7, #4]
 80046b2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80046b4:	2301      	movs	r3, #1
 80046b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80046b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046be:	2302      	movs	r3, #2
 80046c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80046c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80046c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80046c8:	2304      	movs	r3, #4
 80046ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80046cc:	23a8      	movs	r3, #168	; 0xa8
 80046ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80046d0:	2302      	movs	r3, #2
 80046d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80046d4:	2304      	movs	r3, #4
 80046d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80046d8:	f107 0320 	add.w	r3, r7, #32
 80046dc:	4618      	mov	r0, r3
 80046de:	f001 fec9 	bl	8006474 <HAL_RCC_OscConfig>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d001      	beq.n	80046ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80046e8:	f000 faf6 	bl	8004cd8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80046ec:	230f      	movs	r3, #15
 80046ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80046f0:	2302      	movs	r3, #2
 80046f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80046f4:	2300      	movs	r3, #0
 80046f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80046f8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80046fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80046fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004702:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004704:	f107 030c 	add.w	r3, r7, #12
 8004708:	2105      	movs	r1, #5
 800470a:	4618      	mov	r0, r3
 800470c:	f002 f922 	bl	8006954 <HAL_RCC_ClockConfig>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d001      	beq.n	800471a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8004716:	f000 fadf 	bl	8004cd8 <Error_Handler>
  }
}
 800471a:	bf00      	nop
 800471c:	3750      	adds	r7, #80	; 0x50
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	40023800 	.word	0x40023800
 8004728:	40007000 	.word	0x40007000

0800472c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004732:	463b      	mov	r3, r7
 8004734:	2200      	movs	r2, #0
 8004736:	601a      	str	r2, [r3, #0]
 8004738:	605a      	str	r2, [r3, #4]
 800473a:	609a      	str	r2, [r3, #8]
 800473c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800473e:	4b21      	ldr	r3, [pc, #132]	; (80047c4 <MX_ADC1_Init+0x98>)
 8004740:	4a21      	ldr	r2, [pc, #132]	; (80047c8 <MX_ADC1_Init+0x9c>)
 8004742:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004744:	4b1f      	ldr	r3, [pc, #124]	; (80047c4 <MX_ADC1_Init+0x98>)
 8004746:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800474a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800474c:	4b1d      	ldr	r3, [pc, #116]	; (80047c4 <MX_ADC1_Init+0x98>)
 800474e:	2200      	movs	r2, #0
 8004750:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8004752:	4b1c      	ldr	r3, [pc, #112]	; (80047c4 <MX_ADC1_Init+0x98>)
 8004754:	2200      	movs	r2, #0
 8004756:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004758:	4b1a      	ldr	r3, [pc, #104]	; (80047c4 <MX_ADC1_Init+0x98>)
 800475a:	2200      	movs	r2, #0
 800475c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800475e:	4b19      	ldr	r3, [pc, #100]	; (80047c4 <MX_ADC1_Init+0x98>)
 8004760:	2200      	movs	r2, #0
 8004762:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004766:	4b17      	ldr	r3, [pc, #92]	; (80047c4 <MX_ADC1_Init+0x98>)
 8004768:	2200      	movs	r2, #0
 800476a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800476c:	4b15      	ldr	r3, [pc, #84]	; (80047c4 <MX_ADC1_Init+0x98>)
 800476e:	4a17      	ldr	r2, [pc, #92]	; (80047cc <MX_ADC1_Init+0xa0>)
 8004770:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004772:	4b14      	ldr	r3, [pc, #80]	; (80047c4 <MX_ADC1_Init+0x98>)
 8004774:	2200      	movs	r2, #0
 8004776:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8004778:	4b12      	ldr	r3, [pc, #72]	; (80047c4 <MX_ADC1_Init+0x98>)
 800477a:	2201      	movs	r2, #1
 800477c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800477e:	4b11      	ldr	r3, [pc, #68]	; (80047c4 <MX_ADC1_Init+0x98>)
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004786:	4b0f      	ldr	r3, [pc, #60]	; (80047c4 <MX_ADC1_Init+0x98>)
 8004788:	2201      	movs	r2, #1
 800478a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800478c:	480d      	ldr	r0, [pc, #52]	; (80047c4 <MX_ADC1_Init+0x98>)
 800478e:	f000 ff6b 	bl	8005668 <HAL_ADC_Init>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d001      	beq.n	800479c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8004798:	f000 fa9e 	bl	8004cd8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800479c:	230f      	movs	r3, #15
 800479e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80047a0:	2301      	movs	r3, #1
 80047a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80047a4:	2300      	movs	r3, #0
 80047a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80047a8:	463b      	mov	r3, r7
 80047aa:	4619      	mov	r1, r3
 80047ac:	4805      	ldr	r0, [pc, #20]	; (80047c4 <MX_ADC1_Init+0x98>)
 80047ae:	f001 f8f7 	bl	80059a0 <HAL_ADC_ConfigChannel>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80047b8:	f000 fa8e 	bl	8004cd8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80047bc:	bf00      	nop
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	20000588 	.word	0x20000588
 80047c8:	40012000 	.word	0x40012000
 80047cc:	0f000001 	.word	0x0f000001

080047d0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80047d6:	463b      	mov	r3, r7
 80047d8:	2200      	movs	r2, #0
 80047da:	601a      	str	r2, [r3, #0]
 80047dc:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 80047de:	4b0f      	ldr	r3, [pc, #60]	; (800481c <MX_DAC_Init+0x4c>)
 80047e0:	4a0f      	ldr	r2, [pc, #60]	; (8004820 <MX_DAC_Init+0x50>)
 80047e2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80047e4:	480d      	ldr	r0, [pc, #52]	; (800481c <MX_DAC_Init+0x4c>)
 80047e6:	f001 fc0a 	bl	8005ffe <HAL_DAC_Init>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d001      	beq.n	80047f4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80047f0:	f000 fa72 	bl	8004cd8 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80047f4:	2300      	movs	r3, #0
 80047f6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80047f8:	2300      	movs	r3, #0
 80047fa:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80047fc:	463b      	mov	r3, r7
 80047fe:	2200      	movs	r2, #0
 8004800:	4619      	mov	r1, r3
 8004802:	4806      	ldr	r0, [pc, #24]	; (800481c <MX_DAC_Init+0x4c>)
 8004804:	f001 fc1d 	bl	8006042 <HAL_DAC_ConfigChannel>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800480e:	f000 fa63 	bl	8004cd8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8004812:	bf00      	nop
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	200005d4 	.word	0x200005d4
 8004820:	40007400 	.word	0x40007400

08004824 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004828:	4b17      	ldr	r3, [pc, #92]	; (8004888 <MX_SPI1_Init+0x64>)
 800482a:	4a18      	ldr	r2, [pc, #96]	; (800488c <MX_SPI1_Init+0x68>)
 800482c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800482e:	4b16      	ldr	r3, [pc, #88]	; (8004888 <MX_SPI1_Init+0x64>)
 8004830:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004834:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004836:	4b14      	ldr	r3, [pc, #80]	; (8004888 <MX_SPI1_Init+0x64>)
 8004838:	2200      	movs	r2, #0
 800483a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800483c:	4b12      	ldr	r3, [pc, #72]	; (8004888 <MX_SPI1_Init+0x64>)
 800483e:	2200      	movs	r2, #0
 8004840:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004842:	4b11      	ldr	r3, [pc, #68]	; (8004888 <MX_SPI1_Init+0x64>)
 8004844:	2200      	movs	r2, #0
 8004846:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004848:	4b0f      	ldr	r3, [pc, #60]	; (8004888 <MX_SPI1_Init+0x64>)
 800484a:	2200      	movs	r2, #0
 800484c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800484e:	4b0e      	ldr	r3, [pc, #56]	; (8004888 <MX_SPI1_Init+0x64>)
 8004850:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004854:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004856:	4b0c      	ldr	r3, [pc, #48]	; (8004888 <MX_SPI1_Init+0x64>)
 8004858:	2218      	movs	r2, #24
 800485a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800485c:	4b0a      	ldr	r3, [pc, #40]	; (8004888 <MX_SPI1_Init+0x64>)
 800485e:	2200      	movs	r2, #0
 8004860:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004862:	4b09      	ldr	r3, [pc, #36]	; (8004888 <MX_SPI1_Init+0x64>)
 8004864:	2200      	movs	r2, #0
 8004866:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004868:	4b07      	ldr	r3, [pc, #28]	; (8004888 <MX_SPI1_Init+0x64>)
 800486a:	2200      	movs	r2, #0
 800486c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800486e:	4b06      	ldr	r3, [pc, #24]	; (8004888 <MX_SPI1_Init+0x64>)
 8004870:	220a      	movs	r2, #10
 8004872:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004874:	4804      	ldr	r0, [pc, #16]	; (8004888 <MX_SPI1_Init+0x64>)
 8004876:	f002 fa7d 	bl	8006d74 <HAL_SPI_Init>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004880:	f000 fa2a 	bl	8004cd8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004884:	bf00      	nop
 8004886:	bd80      	pop	{r7, pc}
 8004888:	200008e0 	.word	0x200008e0
 800488c:	40013000 	.word	0x40013000

08004890 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b08a      	sub	sp, #40	; 0x28
 8004894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004896:	f107 0320 	add.w	r3, r7, #32
 800489a:	2200      	movs	r2, #0
 800489c:	601a      	str	r2, [r3, #0]
 800489e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80048a0:	1d3b      	adds	r3, r7, #4
 80048a2:	2200      	movs	r2, #0
 80048a4:	601a      	str	r2, [r3, #0]
 80048a6:	605a      	str	r2, [r3, #4]
 80048a8:	609a      	str	r2, [r3, #8]
 80048aa:	60da      	str	r2, [r3, #12]
 80048ac:	611a      	str	r2, [r3, #16]
 80048ae:	615a      	str	r2, [r3, #20]
 80048b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80048b2:	4b23      	ldr	r3, [pc, #140]	; (8004940 <MX_TIM2_Init+0xb0>)
 80048b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80048b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20999;
 80048ba:	4b21      	ldr	r3, [pc, #132]	; (8004940 <MX_TIM2_Init+0xb0>)
 80048bc:	f245 2207 	movw	r2, #20999	; 0x5207
 80048c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048c2:	4b1f      	ldr	r3, [pc, #124]	; (8004940 <MX_TIM2_Init+0xb0>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3999;
 80048c8:	4b1d      	ldr	r3, [pc, #116]	; (8004940 <MX_TIM2_Init+0xb0>)
 80048ca:	f640 729f 	movw	r2, #3999	; 0xf9f
 80048ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048d0:	4b1b      	ldr	r3, [pc, #108]	; (8004940 <MX_TIM2_Init+0xb0>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048d6:	4b1a      	ldr	r3, [pc, #104]	; (8004940 <MX_TIM2_Init+0xb0>)
 80048d8:	2200      	movs	r2, #0
 80048da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80048dc:	4818      	ldr	r0, [pc, #96]	; (8004940 <MX_TIM2_Init+0xb0>)
 80048de:	f002 fe8c 	bl	80075fa <HAL_TIM_PWM_Init>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d001      	beq.n	80048ec <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80048e8:	f000 f9f6 	bl	8004cd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80048ec:	2300      	movs	r3, #0
 80048ee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048f0:	2300      	movs	r3, #0
 80048f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80048f4:	f107 0320 	add.w	r3, r7, #32
 80048f8:	4619      	mov	r1, r3
 80048fa:	4811      	ldr	r0, [pc, #68]	; (8004940 <MX_TIM2_Init+0xb0>)
 80048fc:	f003 fca4 	bl	8008248 <HAL_TIMEx_MasterConfigSynchronization>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8004906:	f000 f9e7 	bl	8004cd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800490a:	2360      	movs	r3, #96	; 0x60
 800490c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800490e:	2300      	movs	r3, #0
 8004910:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004912:	2300      	movs	r3, #0
 8004914:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004916:	2300      	movs	r3, #0
 8004918:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800491a:	1d3b      	adds	r3, r7, #4
 800491c:	2200      	movs	r2, #0
 800491e:	4619      	mov	r1, r3
 8004920:	4807      	ldr	r0, [pc, #28]	; (8004940 <MX_TIM2_Init+0xb0>)
 8004922:	f002 ffdb 	bl	80078dc <HAL_TIM_PWM_ConfigChannel>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d001      	beq.n	8004930 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800492c:	f000 f9d4 	bl	8004cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004930:	4803      	ldr	r0, [pc, #12]	; (8004940 <MX_TIM2_Init+0xb0>)
 8004932:	f000 fc5d 	bl	80051f0 <HAL_TIM_MspPostInit>

}
 8004936:	bf00      	nop
 8004938:	3728      	adds	r7, #40	; 0x28
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	20000938 	.word	0x20000938

08004944 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b08a      	sub	sp, #40	; 0x28
 8004948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800494a:	f107 0320 	add.w	r3, r7, #32
 800494e:	2200      	movs	r2, #0
 8004950:	601a      	str	r2, [r3, #0]
 8004952:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004954:	1d3b      	adds	r3, r7, #4
 8004956:	2200      	movs	r2, #0
 8004958:	601a      	str	r2, [r3, #0]
 800495a:	605a      	str	r2, [r3, #4]
 800495c:	609a      	str	r2, [r3, #8]
 800495e:	60da      	str	r2, [r3, #12]
 8004960:	611a      	str	r2, [r3, #16]
 8004962:	615a      	str	r2, [r3, #20]
 8004964:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004966:	4b2d      	ldr	r3, [pc, #180]	; (8004a1c <MX_TIM3_Init+0xd8>)
 8004968:	4a2d      	ldr	r2, [pc, #180]	; (8004a20 <MX_TIM3_Init+0xdc>)
 800496a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 49999;
 800496c:	4b2b      	ldr	r3, [pc, #172]	; (8004a1c <MX_TIM3_Init+0xd8>)
 800496e:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8004972:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004974:	4b29      	ldr	r3, [pc, #164]	; (8004a1c <MX_TIM3_Init+0xd8>)
 8004976:	2200      	movs	r2, #0
 8004978:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 800497a:	4b28      	ldr	r3, [pc, #160]	; (8004a1c <MX_TIM3_Init+0xd8>)
 800497c:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8004980:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004982:	4b26      	ldr	r3, [pc, #152]	; (8004a1c <MX_TIM3_Init+0xd8>)
 8004984:	2200      	movs	r2, #0
 8004986:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004988:	4b24      	ldr	r3, [pc, #144]	; (8004a1c <MX_TIM3_Init+0xd8>)
 800498a:	2200      	movs	r2, #0
 800498c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800498e:	4823      	ldr	r0, [pc, #140]	; (8004a1c <MX_TIM3_Init+0xd8>)
 8004990:	f002 fe33 	bl	80075fa <HAL_TIM_PWM_Init>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800499a:	f000 f99d 	bl	8004cd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800499e:	2300      	movs	r3, #0
 80049a0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049a2:	2300      	movs	r3, #0
 80049a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80049a6:	f107 0320 	add.w	r3, r7, #32
 80049aa:	4619      	mov	r1, r3
 80049ac:	481b      	ldr	r0, [pc, #108]	; (8004a1c <MX_TIM3_Init+0xd8>)
 80049ae:	f003 fc4b 	bl	8008248 <HAL_TIMEx_MasterConfigSynchronization>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d001      	beq.n	80049bc <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80049b8:	f000 f98e 	bl	8004cd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80049bc:	2360      	movs	r3, #96	; 0x60
 80049be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80049c0:	2300      	movs	r3, #0
 80049c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80049c8:	2300      	movs	r3, #0
 80049ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80049cc:	1d3b      	adds	r3, r7, #4
 80049ce:	2200      	movs	r2, #0
 80049d0:	4619      	mov	r1, r3
 80049d2:	4812      	ldr	r0, [pc, #72]	; (8004a1c <MX_TIM3_Init+0xd8>)
 80049d4:	f002 ff82 	bl	80078dc <HAL_TIM_PWM_ConfigChannel>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80049de:	f000 f97b 	bl	8004cd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80049e2:	1d3b      	adds	r3, r7, #4
 80049e4:	2204      	movs	r2, #4
 80049e6:	4619      	mov	r1, r3
 80049e8:	480c      	ldr	r0, [pc, #48]	; (8004a1c <MX_TIM3_Init+0xd8>)
 80049ea:	f002 ff77 	bl	80078dc <HAL_TIM_PWM_ConfigChannel>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d001      	beq.n	80049f8 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80049f4:	f000 f970 	bl	8004cd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80049f8:	1d3b      	adds	r3, r7, #4
 80049fa:	2208      	movs	r2, #8
 80049fc:	4619      	mov	r1, r3
 80049fe:	4807      	ldr	r0, [pc, #28]	; (8004a1c <MX_TIM3_Init+0xd8>)
 8004a00:	f002 ff6c 	bl	80078dc <HAL_TIM_PWM_ConfigChannel>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d001      	beq.n	8004a0e <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8004a0a:	f000 f965 	bl	8004cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004a0e:	4803      	ldr	r0, [pc, #12]	; (8004a1c <MX_TIM3_Init+0xd8>)
 8004a10:	f000 fbee 	bl	80051f0 <HAL_TIM_MspPostInit>

}
 8004a14:	bf00      	nop
 8004a16:	3728      	adds	r7, #40	; 0x28
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	2000031c 	.word	0x2000031c
 8004a20:	40000400 	.word	0x40000400

08004a24 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b086      	sub	sp, #24
 8004a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a2a:	f107 0308 	add.w	r3, r7, #8
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]
 8004a32:	605a      	str	r2, [r3, #4]
 8004a34:	609a      	str	r2, [r3, #8]
 8004a36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a38:	463b      	mov	r3, r7
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004a40:	4b1c      	ldr	r3, [pc, #112]	; (8004ab4 <MX_TIM4_Init+0x90>)
 8004a42:	4a1d      	ldr	r2, [pc, #116]	; (8004ab8 <MX_TIM4_Init+0x94>)
 8004a44:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 49;
 8004a46:	4b1b      	ldr	r3, [pc, #108]	; (8004ab4 <MX_TIM4_Init+0x90>)
 8004a48:	2231      	movs	r2, #49	; 0x31
 8004a4a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a4c:	4b19      	ldr	r3, [pc, #100]	; (8004ab4 <MX_TIM4_Init+0x90>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 209;
 8004a52:	4b18      	ldr	r3, [pc, #96]	; (8004ab4 <MX_TIM4_Init+0x90>)
 8004a54:	22d1      	movs	r2, #209	; 0xd1
 8004a56:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a58:	4b16      	ldr	r3, [pc, #88]	; (8004ab4 <MX_TIM4_Init+0x90>)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a5e:	4b15      	ldr	r3, [pc, #84]	; (8004ab4 <MX_TIM4_Init+0x90>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004a64:	4813      	ldr	r0, [pc, #76]	; (8004ab4 <MX_TIM4_Init+0x90>)
 8004a66:	f002 fd79 	bl	800755c <HAL_TIM_Base_Init>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d001      	beq.n	8004a74 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8004a70:	f000 f932 	bl	8004cd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004a7a:	f107 0308 	add.w	r3, r7, #8
 8004a7e:	4619      	mov	r1, r3
 8004a80:	480c      	ldr	r0, [pc, #48]	; (8004ab4 <MX_TIM4_Init+0x90>)
 8004a82:	f002 fff1 	bl	8007a68 <HAL_TIM_ConfigClockSource>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d001      	beq.n	8004a90 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8004a8c:	f000 f924 	bl	8004cd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a90:	2300      	movs	r3, #0
 8004a92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a94:	2300      	movs	r3, #0
 8004a96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004a98:	463b      	mov	r3, r7
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	4805      	ldr	r0, [pc, #20]	; (8004ab4 <MX_TIM4_Init+0x90>)
 8004a9e:	f003 fbd3 	bl	8008248 <HAL_TIMEx_MasterConfigSynchronization>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8004aa8:	f000 f916 	bl	8004cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004aac:	bf00      	nop
 8004aae:	3718      	adds	r7, #24
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	2000029c 	.word	0x2000029c
 8004ab8:	40000800 	.word	0x40000800

08004abc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b086      	sub	sp, #24
 8004ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ac2:	f107 0308 	add.w	r3, r7, #8
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	601a      	str	r2, [r3, #0]
 8004aca:	605a      	str	r2, [r3, #4]
 8004acc:	609a      	str	r2, [r3, #8]
 8004ace:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ad0:	463b      	mov	r3, r7
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	601a      	str	r2, [r3, #0]
 8004ad6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8004ad8:	4b1c      	ldr	r3, [pc, #112]	; (8004b4c <MX_TIM5_Init+0x90>)
 8004ada:	4a1d      	ldr	r2, [pc, #116]	; (8004b50 <MX_TIM5_Init+0x94>)
 8004adc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 49;
 8004ade:	4b1b      	ldr	r3, [pc, #108]	; (8004b4c <MX_TIM5_Init+0x90>)
 8004ae0:	2231      	movs	r2, #49	; 0x31
 8004ae2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ae4:	4b19      	ldr	r3, [pc, #100]	; (8004b4c <MX_TIM5_Init+0x90>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 104;
 8004aea:	4b18      	ldr	r3, [pc, #96]	; (8004b4c <MX_TIM5_Init+0x90>)
 8004aec:	2268      	movs	r2, #104	; 0x68
 8004aee:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004af0:	4b16      	ldr	r3, [pc, #88]	; (8004b4c <MX_TIM5_Init+0x90>)
 8004af2:	2200      	movs	r2, #0
 8004af4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004af6:	4b15      	ldr	r3, [pc, #84]	; (8004b4c <MX_TIM5_Init+0x90>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004afc:	4813      	ldr	r0, [pc, #76]	; (8004b4c <MX_TIM5_Init+0x90>)
 8004afe:	f002 fd2d 	bl	800755c <HAL_TIM_Base_Init>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d001      	beq.n	8004b0c <MX_TIM5_Init+0x50>
  {
    Error_Handler();
 8004b08:	f000 f8e6 	bl	8004cd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004b12:	f107 0308 	add.w	r3, r7, #8
 8004b16:	4619      	mov	r1, r3
 8004b18:	480c      	ldr	r0, [pc, #48]	; (8004b4c <MX_TIM5_Init+0x90>)
 8004b1a:	f002 ffa5 	bl	8007a68 <HAL_TIM_ConfigClockSource>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d001      	beq.n	8004b28 <MX_TIM5_Init+0x6c>
  {
    Error_Handler();
 8004b24:	f000 f8d8 	bl	8004cd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004b30:	463b      	mov	r3, r7
 8004b32:	4619      	mov	r1, r3
 8004b34:	4805      	ldr	r0, [pc, #20]	; (8004b4c <MX_TIM5_Init+0x90>)
 8004b36:	f003 fb87 	bl	8008248 <HAL_TIMEx_MasterConfigSynchronization>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d001      	beq.n	8004b44 <MX_TIM5_Init+0x88>
  {
    Error_Handler();
 8004b40:	f000 f8ca 	bl	8004cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8004b44:	bf00      	nop
 8004b46:	3718      	adds	r7, #24
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	200002dc 	.word	0x200002dc
 8004b50:	40000c00 	.word	0x40000c00

08004b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b08c      	sub	sp, #48	; 0x30
 8004b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b5a:	f107 031c 	add.w	r3, r7, #28
 8004b5e:	2200      	movs	r2, #0
 8004b60:	601a      	str	r2, [r3, #0]
 8004b62:	605a      	str	r2, [r3, #4]
 8004b64:	609a      	str	r2, [r3, #8]
 8004b66:	60da      	str	r2, [r3, #12]
 8004b68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	61bb      	str	r3, [r7, #24]
 8004b6e:	4b56      	ldr	r3, [pc, #344]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b72:	4a55      	ldr	r2, [pc, #340]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004b74:	f043 0310 	orr.w	r3, r3, #16
 8004b78:	6313      	str	r3, [r2, #48]	; 0x30
 8004b7a:	4b53      	ldr	r3, [pc, #332]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7e:	f003 0310 	and.w	r3, r3, #16
 8004b82:	61bb      	str	r3, [r7, #24]
 8004b84:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004b86:	2300      	movs	r3, #0
 8004b88:	617b      	str	r3, [r7, #20]
 8004b8a:	4b4f      	ldr	r3, [pc, #316]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8e:	4a4e      	ldr	r2, [pc, #312]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b94:	6313      	str	r3, [r2, #48]	; 0x30
 8004b96:	4b4c      	ldr	r3, [pc, #304]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b9e:	617b      	str	r3, [r7, #20]
 8004ba0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	613b      	str	r3, [r7, #16]
 8004ba6:	4b48      	ldr	r3, [pc, #288]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004baa:	4a47      	ldr	r2, [pc, #284]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004bac:	f043 0301 	orr.w	r3, r3, #1
 8004bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8004bb2:	4b45      	ldr	r3, [pc, #276]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	613b      	str	r3, [r7, #16]
 8004bbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	60fb      	str	r3, [r7, #12]
 8004bc2:	4b41      	ldr	r3, [pc, #260]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc6:	4a40      	ldr	r2, [pc, #256]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004bc8:	f043 0304 	orr.w	r3, r3, #4
 8004bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8004bce:	4b3e      	ldr	r3, [pc, #248]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd2:	f003 0304 	and.w	r3, r3, #4
 8004bd6:	60fb      	str	r3, [r7, #12]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bda:	2300      	movs	r3, #0
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	4b3a      	ldr	r3, [pc, #232]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be2:	4a39      	ldr	r2, [pc, #228]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004be4:	f043 0302 	orr.w	r3, r3, #2
 8004be8:	6313      	str	r3, [r2, #48]	; 0x30
 8004bea:	4b37      	ldr	r3, [pc, #220]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	60bb      	str	r3, [r7, #8]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	607b      	str	r3, [r7, #4]
 8004bfa:	4b33      	ldr	r3, [pc, #204]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bfe:	4a32      	ldr	r2, [pc, #200]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004c00:	f043 0308 	orr.w	r3, r3, #8
 8004c04:	6313      	str	r3, [r2, #48]	; 0x30
 8004c06:	4b30      	ldr	r3, [pc, #192]	; (8004cc8 <MX_GPIO_Init+0x174>)
 8004c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0a:	f003 0308 	and.w	r3, r3, #8
 8004c0e:	607b      	str	r3, [r7, #4]
 8004c10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D0_Pin|D1_Pin|D2_Pin|D3_Pin 
 8004c12:	2200      	movs	r2, #0
 8004c14:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 8004c18:	482c      	ldr	r0, [pc, #176]	; (8004ccc <MX_GPIO_Init+0x178>)
 8004c1a:	f001 fc11 	bl	8006440 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D4_Pin|D5_Pin|D6_Pin|D7_Pin 
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f64f 7180 	movw	r1, #65408	; 0xff80
 8004c24:	482a      	ldr	r0, [pc, #168]	; (8004cd0 <MX_GPIO_Init+0x17c>)
 8004c26:	f001 fc0b 	bl	8006440 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RS_Pin|E_Pin, GPIO_PIN_RESET);
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	2103      	movs	r1, #3
 8004c2e:	4829      	ldr	r0, [pc, #164]	; (8004cd4 <MX_GPIO_Init+0x180>)
 8004c30:	f001 fc06 	bl	8006440 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 
                           PE6 PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8004c34:	23fc      	movs	r3, #252	; 0xfc
 8004c36:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004c40:	f107 031c 	add.w	r3, r7, #28
 8004c44:	4619      	mov	r1, r3
 8004c46:	4823      	ldr	r0, [pc, #140]	; (8004cd4 <MX_GPIO_Init+0x180>)
 8004c48:	f001 fa48 	bl	80060dc <HAL_GPIO_Init>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin 
                           PB8 */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin 
 8004c4c:	f44f 4371 	mov.w	r3, #61696	; 0xf100
 8004c50:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c52:	2301      	movs	r3, #1
 8004c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c56:	2300      	movs	r3, #0
 8004c58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c5e:	f107 031c 	add.w	r3, r7, #28
 8004c62:	4619      	mov	r1, r3
 8004c64:	4819      	ldr	r0, [pc, #100]	; (8004ccc <MX_GPIO_Init+0x178>)
 8004c66:	f001 fa39 	bl	80060dc <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin 
                           PD12 PD13 PD14 PD15 
                           PD7 */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin 
 8004c6a:	f64f 7380 	movw	r3, #65408	; 0xff80
 8004c6e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c70:	2301      	movs	r3, #1
 8004c72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c74:	2300      	movs	r3, #0
 8004c76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c7c:	f107 031c 	add.w	r3, r7, #28
 8004c80:	4619      	mov	r1, r3
 8004c82:	4813      	ldr	r0, [pc, #76]	; (8004cd0 <MX_GPIO_Init+0x17c>)
 8004c84:	f001 fa2a 	bl	80060dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB7 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8004c88:	f44f 7320 	mov.w	r3, #640	; 0x280
 8004c8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c92:	2301      	movs	r3, #1
 8004c94:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c96:	f107 031c 	add.w	r3, r7, #28
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	480b      	ldr	r0, [pc, #44]	; (8004ccc <MX_GPIO_Init+0x178>)
 8004c9e:	f001 fa1d 	bl	80060dc <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004caa:	2300      	movs	r3, #0
 8004cac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004cb2:	f107 031c 	add.w	r3, r7, #28
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	4806      	ldr	r0, [pc, #24]	; (8004cd4 <MX_GPIO_Init+0x180>)
 8004cba:	f001 fa0f 	bl	80060dc <HAL_GPIO_Init>

}
 8004cbe:	bf00      	nop
 8004cc0:	3730      	adds	r7, #48	; 0x30
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	40023800 	.word	0x40023800
 8004ccc:	40020400 	.word	0x40020400
 8004cd0:	40020c00 	.word	0x40020c00
 8004cd4:	40021000 	.word	0x40021000

08004cd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004cdc:	bf00      	nop
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr

08004ce6 <AddWaveHeader>:
const uint16_t SAMPLE_RATE = 8000;
const uint16_t BITS_PER_SAMPLE = 16;


int AddWaveHeader(char* file_path)
{
 8004ce6:	b580      	push	{r7, lr}
 8004ce8:	b0b4      	sub	sp, #208	; 0xd0
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
	FIL *f;
	char* wave_header[44];

	f_open(f, file_path, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8004cee:	2213      	movs	r2, #19
 8004cf0:	6879      	ldr	r1, [r7, #4]
 8004cf2:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8004cf6:	f7fe fd0a 	bl	800370e <f_open>
	if (!f)
 8004cfa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <AddWaveHeader+0x20>
	{
		// błąd otwarcia pliku
		return 1;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e0bc      	b.n	8004e80 <AddWaveHeader+0x19a>
	}
	// sprawdzenie rozmiaru pliku
	int data_size = f_size(f);
 8004d06:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	/* write chunkID, must be 'RIFF'  ------------------------------------------*/
	  wave_header[0] = 'R';
 8004d10:	2352      	movs	r3, #82	; 0x52
 8004d12:	613b      	str	r3, [r7, #16]
	  wave_header[1] = 'I';
 8004d14:	2349      	movs	r3, #73	; 0x49
 8004d16:	617b      	str	r3, [r7, #20]
	  wave_header[2] = 'F';
 8004d18:	2346      	movs	r3, #70	; 0x46
 8004d1a:	61bb      	str	r3, [r7, #24]
	  wave_header[3] = 'F';
 8004d1c:	2346      	movs	r3, #70	; 0x46
 8004d1e:	61fb      	str	r3, [r7, #28]

	  /*CHUNK_SIZE - Write the file length */
	  int file_size = data_size + 36;
 8004d20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004d24:	3324      	adds	r3, #36	; 0x24
 8004d26:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	  wave_header[4]  = (uint8_t)((file_size & 0xFF));
 8004d2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	623b      	str	r3, [r7, #32]
	  wave_header[5]  = (uint8_t)((file_size >> 8) & 0xFF);
 8004d32:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d36:	121b      	asrs	r3, r3, #8
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	627b      	str	r3, [r7, #36]	; 0x24
	  wave_header[6]  = (uint8_t)((file_size >> 16) & 0xFF);
 8004d3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d40:	141b      	asrs	r3, r3, #16
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	62bb      	str	r3, [r7, #40]	; 0x28
	  wave_header[7]  = (uint8_t)((file_size >> 24) & 0xFF);
 8004d46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d4a:	161b      	asrs	r3, r3, #24
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	62fb      	str	r3, [r7, #44]	; 0x2c


	  /*FORMAT - Write the file format, must be 'WAVE' */
	  wave_header[8]  = 'W';
 8004d50:	2357      	movs	r3, #87	; 0x57
 8004d52:	633b      	str	r3, [r7, #48]	; 0x30
	  wave_header[9]  = 'A';
 8004d54:	2341      	movs	r3, #65	; 0x41
 8004d56:	637b      	str	r3, [r7, #52]	; 0x34
	  wave_header[10] = 'V';
 8004d58:	2356      	movs	r3, #86	; 0x56
 8004d5a:	63bb      	str	r3, [r7, #56]	; 0x38
	  wave_header[11] = 'E';
 8004d5c:	2345      	movs	r3, #69	; 0x45
 8004d5e:	63fb      	str	r3, [r7, #60]	; 0x3c

	  /*SUBCHUNK_1_ID - Write the format chunk, must be'fmt ' */
	  wave_header[12]  = 'f';
 8004d60:	2366      	movs	r3, #102	; 0x66
 8004d62:	643b      	str	r3, [r7, #64]	; 0x40
	  wave_header[13]  = 'm';
 8004d64:	236d      	movs	r3, #109	; 0x6d
 8004d66:	647b      	str	r3, [r7, #68]	; 0x44
	  wave_header[14]  = 't';
 8004d68:	2374      	movs	r3, #116	; 0x74
 8004d6a:	64bb      	str	r3, [r7, #72]	; 0x48
	  wave_header[15]  = ' ';
 8004d6c:	2320      	movs	r3, #32
 8004d6e:	64fb      	str	r3, [r7, #76]	; 0x4c

	  /*SUBCHUN_1_SIZE - Write the length of the 'fmt' data, must be 0x10 */
	  wave_header[16]  = 0x10;
 8004d70:	2310      	movs	r3, #16
 8004d72:	653b      	str	r3, [r7, #80]	; 0x50
	  wave_header[17]  = 0x00;
 8004d74:	2300      	movs	r3, #0
 8004d76:	657b      	str	r3, [r7, #84]	; 0x54
	  wave_header[18]  = 0x00;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	65bb      	str	r3, [r7, #88]	; 0x58
	  wave_header[19]  = 0x00;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	65fb      	str	r3, [r7, #92]	; 0x5c

	  /*AUDIO_FORMAT -  Write the audio format, must be 0x01 (PCM) */
	  wave_header[20]  = 0x01;
 8004d80:	2301      	movs	r3, #1
 8004d82:	663b      	str	r3, [r7, #96]	; 0x60
	  wave_header[21]  = 0x00;
 8004d84:	2300      	movs	r3, #0
 8004d86:	667b      	str	r3, [r7, #100]	; 0x64

	  /*NUM_CHANNELS Write the number of channels, must be 0x01 (Mono) or 0x02 (Stereo) */
	  wave_header[22]  = 0x01;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	66bb      	str	r3, [r7, #104]	; 0x68
	  wave_header[23]  = 0x00;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	66fb      	str	r3, [r7, #108]	; 0x6c

	  /*SAMPLE_RATE Write the Sample Rate 8000 Hz */
	  wave_header[24]  = (uint8_t)((SAMPLE_RATE  & 0xFF));
 8004d90:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	673b      	str	r3, [r7, #112]	; 0x70
	  wave_header[25]  = (uint8_t)((SAMPLE_RATE  >> 8) & 0xFF);
 8004d98:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8004d9c:	0a1b      	lsrs	r3, r3, #8
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	677b      	str	r3, [r7, #116]	; 0x74
	  wave_header[26]  = (uint8_t)((SAMPLE_RATE >> 16) & 0xFF);
 8004da4:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8004da8:	141b      	asrs	r3, r3, #16
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	67bb      	str	r3, [r7, #120]	; 0x78
	  wave_header[27]  = (uint8_t)((SAMPLE_RATE >> 24) & 0xFF);
 8004dae:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8004db2:	161b      	asrs	r3, r3, #24
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	67fb      	str	r3, [r7, #124]	; 0x7c

	  /*BYTE_RATE Write the Byte Rate ( == SampleRate * NumChannels * BitsPerSample/8)*/
	  int byte_rate = SAMPLE_RATE * BITS_PER_SAMPLE / 8;
 8004db8:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8004dbc:	2210      	movs	r2, #16
 8004dbe:	fb02 f303 	mul.w	r3, r2, r3
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	da00      	bge.n	8004dc8 <AddWaveHeader+0xe2>
 8004dc6:	3307      	adds	r3, #7
 8004dc8:	10db      	asrs	r3, r3, #3
 8004dca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	  wave_header[28]  = (uint8_t)((byte_rate & 0xFF));
 8004dce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	  wave_header[29]  = (uint8_t)((byte_rate >> 8) & 0xFF);
 8004dd8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004ddc:	121b      	asrs	r3, r3, #8
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	  wave_header[30]  = (uint8_t)((byte_rate >> 16) & 0xFF);
 8004de4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004de8:	141b      	asrs	r3, r3, #16
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	  wave_header[31]  = (uint8_t)((byte_rate >> 24) & 0xFF);
 8004df0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004df4:	161b      	asrs	r3, r3, #24
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	  /* Write the block alignment  == NumChannels * BitsPerSample/8*/
	  wave_header[32]  = 0x02;
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	  wave_header[33]  = 0x00;
 8004e02:	2300      	movs	r3, #0
 8004e04:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

	  /* Write the number of bits per sample */
	  wave_header[34]  = 0x10;
 8004e08:	2310      	movs	r3, #16
 8004e0a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	  wave_header[35]  = 0x00;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	  /* Write the Data chunk, must be 'data' */
	  wave_header[36]  = 'd';
 8004e14:	2364      	movs	r3, #100	; 0x64
 8004e16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	  wave_header[37]  = 'a';
 8004e1a:	2361      	movs	r3, #97	; 0x61
 8004e1c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	  wave_header[38]  = 't';
 8004e20:	2374      	movs	r3, #116	; 0x74
 8004e22:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	  wave_header[39]  = 'a';
 8004e26:	2361      	movs	r3, #97	; 0x61
 8004e28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

	  /* Write the number of sample data */
	  wave_header[40]  = (uint8_t)((data_size & 0xFF));
 8004e2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	  wave_header[41]  = (uint8_t)((data_size >> 8) & 0xFF);
 8004e36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004e3a:	121b      	asrs	r3, r3, #8
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	  wave_header[42]  = (uint8_t)((data_size >> 16) & 0xFF);
 8004e42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004e46:	141b      	asrs	r3, r3, #16
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	  wave_header[43]  = (uint8_t)((data_size >> 24) & 0xFF);
 8004e4e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004e52:	161b      	asrs	r3, r3, #24
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

	  uint16_t bw;
	  f_write(f, wave_header, 44, &bw);
 8004e5a:	f107 030e 	add.w	r3, r7, #14
 8004e5e:	f107 0110 	add.w	r1, r7, #16
 8004e62:	222c      	movs	r2, #44	; 0x2c
 8004e64:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8004e68:	f7fe fdd4 	bl	8003a14 <f_write>
	  f_close(f);
 8004e6c:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8004e70:	f7fe ffb7 	bl	8003de2 <f_close>
	  if (bw!=44) return 1;
 8004e74:	89fb      	ldrh	r3, [r7, #14]
 8004e76:	2b2c      	cmp	r3, #44	; 0x2c
 8004e78:	d001      	beq.n	8004e7e <AddWaveHeader+0x198>
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e000      	b.n	8004e80 <AddWaveHeader+0x19a>
	  return 0;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	37d0      	adds	r7, #208	; 0xd0
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <SaveChunk>:

int SaveChunk(char* file_path, int16_t data[])
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b086      	sub	sp, #24
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
	FIL* f;
	uint32_t chunk_size = 256;
 8004e92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e96:	617b      	str	r3, [r7, #20]
	f_open(f, file_path, FA_OPEN_APPEND | FA_WRITE);
 8004e98:	2232      	movs	r2, #50	; 0x32
 8004e9a:	6879      	ldr	r1, [r7, #4]
 8004e9c:	6938      	ldr	r0, [r7, #16]
 8004e9e:	f7fe fc36 	bl	800370e <f_open>
	uint16_t bw;
	f_write(f, data, chunk_size, &bw);
 8004ea2:	f107 030e 	add.w	r3, r7, #14
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	6839      	ldr	r1, [r7, #0]
 8004eaa:	6938      	ldr	r0, [r7, #16]
 8004eac:	f7fe fdb2 	bl	8003a14 <f_write>
	if (bw!=44) return 1;
 8004eb0:	89fb      	ldrh	r3, [r7, #14]
 8004eb2:	2b2c      	cmp	r3, #44	; 0x2c
 8004eb4:	d001      	beq.n	8004eba <SaveChunk+0x32>
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e000      	b.n	8004ebc <SaveChunk+0x34>
	return 0;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004eca:	2300      	movs	r3, #0
 8004ecc:	607b      	str	r3, [r7, #4]
 8004ece:	4b10      	ldr	r3, [pc, #64]	; (8004f10 <HAL_MspInit+0x4c>)
 8004ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ed2:	4a0f      	ldr	r2, [pc, #60]	; (8004f10 <HAL_MspInit+0x4c>)
 8004ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8004eda:	4b0d      	ldr	r3, [pc, #52]	; (8004f10 <HAL_MspInit+0x4c>)
 8004edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ee2:	607b      	str	r3, [r7, #4]
 8004ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	603b      	str	r3, [r7, #0]
 8004eea:	4b09      	ldr	r3, [pc, #36]	; (8004f10 <HAL_MspInit+0x4c>)
 8004eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eee:	4a08      	ldr	r2, [pc, #32]	; (8004f10 <HAL_MspInit+0x4c>)
 8004ef0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8004ef6:	4b06      	ldr	r3, [pc, #24]	; (8004f10 <HAL_MspInit+0x4c>)
 8004ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004efe:	603b      	str	r3, [r7, #0]
 8004f00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f02:	bf00      	nop
 8004f04:	370c      	adds	r7, #12
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	40023800 	.word	0x40023800

08004f14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b08a      	sub	sp, #40	; 0x28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f1c:	f107 0314 	add.w	r3, r7, #20
 8004f20:	2200      	movs	r2, #0
 8004f22:	601a      	str	r2, [r3, #0]
 8004f24:	605a      	str	r2, [r3, #4]
 8004f26:	609a      	str	r2, [r3, #8]
 8004f28:	60da      	str	r2, [r3, #12]
 8004f2a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a24      	ldr	r2, [pc, #144]	; (8004fc4 <HAL_ADC_MspInit+0xb0>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d141      	bne.n	8004fba <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004f36:	2300      	movs	r3, #0
 8004f38:	613b      	str	r3, [r7, #16]
 8004f3a:	4b23      	ldr	r3, [pc, #140]	; (8004fc8 <HAL_ADC_MspInit+0xb4>)
 8004f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f3e:	4a22      	ldr	r2, [pc, #136]	; (8004fc8 <HAL_ADC_MspInit+0xb4>)
 8004f40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f44:	6453      	str	r3, [r2, #68]	; 0x44
 8004f46:	4b20      	ldr	r3, [pc, #128]	; (8004fc8 <HAL_ADC_MspInit+0xb4>)
 8004f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f4e:	613b      	str	r3, [r7, #16]
 8004f50:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f52:	2300      	movs	r3, #0
 8004f54:	60fb      	str	r3, [r7, #12]
 8004f56:	4b1c      	ldr	r3, [pc, #112]	; (8004fc8 <HAL_ADC_MspInit+0xb4>)
 8004f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5a:	4a1b      	ldr	r2, [pc, #108]	; (8004fc8 <HAL_ADC_MspInit+0xb4>)
 8004f5c:	f043 0301 	orr.w	r3, r3, #1
 8004f60:	6313      	str	r3, [r2, #48]	; 0x30
 8004f62:	4b19      	ldr	r3, [pc, #100]	; (8004fc8 <HAL_ADC_MspInit+0xb4>)
 8004f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	60fb      	str	r3, [r7, #12]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f6e:	2300      	movs	r3, #0
 8004f70:	60bb      	str	r3, [r7, #8]
 8004f72:	4b15      	ldr	r3, [pc, #84]	; (8004fc8 <HAL_ADC_MspInit+0xb4>)
 8004f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f76:	4a14      	ldr	r2, [pc, #80]	; (8004fc8 <HAL_ADC_MspInit+0xb4>)
 8004f78:	f043 0304 	orr.w	r3, r3, #4
 8004f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f7e:	4b12      	ldr	r3, [pc, #72]	; (8004fc8 <HAL_ADC_MspInit+0xb4>)
 8004f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f82:	f003 0304 	and.w	r3, r3, #4
 8004f86:	60bb      	str	r3, [r7, #8]
 8004f88:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f92:	2300      	movs	r3, #0
 8004f94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f96:	f107 0314 	add.w	r3, r7, #20
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	480b      	ldr	r0, [pc, #44]	; (8004fcc <HAL_ADC_MspInit+0xb8>)
 8004f9e:	f001 f89d 	bl	80060dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004fa2:	2320      	movs	r3, #32
 8004fa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004faa:	2300      	movs	r3, #0
 8004fac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fae:	f107 0314 	add.w	r3, r7, #20
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	4806      	ldr	r0, [pc, #24]	; (8004fd0 <HAL_ADC_MspInit+0xbc>)
 8004fb6:	f001 f891 	bl	80060dc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004fba:	bf00      	nop
 8004fbc:	3728      	adds	r7, #40	; 0x28
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	40012000 	.word	0x40012000
 8004fc8:	40023800 	.word	0x40023800
 8004fcc:	40020000 	.word	0x40020000
 8004fd0:	40020800 	.word	0x40020800

08004fd4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b08a      	sub	sp, #40	; 0x28
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fdc:	f107 0314 	add.w	r3, r7, #20
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	601a      	str	r2, [r3, #0]
 8004fe4:	605a      	str	r2, [r3, #4]
 8004fe6:	609a      	str	r2, [r3, #8]
 8004fe8:	60da      	str	r2, [r3, #12]
 8004fea:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a17      	ldr	r2, [pc, #92]	; (8005050 <HAL_DAC_MspInit+0x7c>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d127      	bne.n	8005046 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	613b      	str	r3, [r7, #16]
 8004ffa:	4b16      	ldr	r3, [pc, #88]	; (8005054 <HAL_DAC_MspInit+0x80>)
 8004ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffe:	4a15      	ldr	r2, [pc, #84]	; (8005054 <HAL_DAC_MspInit+0x80>)
 8005000:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005004:	6413      	str	r3, [r2, #64]	; 0x40
 8005006:	4b13      	ldr	r3, [pc, #76]	; (8005054 <HAL_DAC_MspInit+0x80>)
 8005008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800500e:	613b      	str	r3, [r7, #16]
 8005010:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005012:	2300      	movs	r3, #0
 8005014:	60fb      	str	r3, [r7, #12]
 8005016:	4b0f      	ldr	r3, [pc, #60]	; (8005054 <HAL_DAC_MspInit+0x80>)
 8005018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800501a:	4a0e      	ldr	r2, [pc, #56]	; (8005054 <HAL_DAC_MspInit+0x80>)
 800501c:	f043 0301 	orr.w	r3, r3, #1
 8005020:	6313      	str	r3, [r2, #48]	; 0x30
 8005022:	4b0c      	ldr	r3, [pc, #48]	; (8005054 <HAL_DAC_MspInit+0x80>)
 8005024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	60fb      	str	r3, [r7, #12]
 800502c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800502e:	2310      	movs	r3, #16
 8005030:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005032:	2303      	movs	r3, #3
 8005034:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005036:	2300      	movs	r3, #0
 8005038:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800503a:	f107 0314 	add.w	r3, r7, #20
 800503e:	4619      	mov	r1, r3
 8005040:	4805      	ldr	r0, [pc, #20]	; (8005058 <HAL_DAC_MspInit+0x84>)
 8005042:	f001 f84b 	bl	80060dc <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8005046:	bf00      	nop
 8005048:	3728      	adds	r7, #40	; 0x28
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	40007400 	.word	0x40007400
 8005054:	40023800 	.word	0x40023800
 8005058:	40020000 	.word	0x40020000

0800505c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b08a      	sub	sp, #40	; 0x28
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005064:	f107 0314 	add.w	r3, r7, #20
 8005068:	2200      	movs	r2, #0
 800506a:	601a      	str	r2, [r3, #0]
 800506c:	605a      	str	r2, [r3, #4]
 800506e:	609a      	str	r2, [r3, #8]
 8005070:	60da      	str	r2, [r3, #12]
 8005072:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a19      	ldr	r2, [pc, #100]	; (80050e0 <HAL_SPI_MspInit+0x84>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d12b      	bne.n	80050d6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800507e:	2300      	movs	r3, #0
 8005080:	613b      	str	r3, [r7, #16]
 8005082:	4b18      	ldr	r3, [pc, #96]	; (80050e4 <HAL_SPI_MspInit+0x88>)
 8005084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005086:	4a17      	ldr	r2, [pc, #92]	; (80050e4 <HAL_SPI_MspInit+0x88>)
 8005088:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800508c:	6453      	str	r3, [r2, #68]	; 0x44
 800508e:	4b15      	ldr	r3, [pc, #84]	; (80050e4 <HAL_SPI_MspInit+0x88>)
 8005090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005092:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005096:	613b      	str	r3, [r7, #16]
 8005098:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800509a:	2300      	movs	r3, #0
 800509c:	60fb      	str	r3, [r7, #12]
 800509e:	4b11      	ldr	r3, [pc, #68]	; (80050e4 <HAL_SPI_MspInit+0x88>)
 80050a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a2:	4a10      	ldr	r2, [pc, #64]	; (80050e4 <HAL_SPI_MspInit+0x88>)
 80050a4:	f043 0302 	orr.w	r3, r3, #2
 80050a8:	6313      	str	r3, [r2, #48]	; 0x30
 80050aa:	4b0e      	ldr	r3, [pc, #56]	; (80050e4 <HAL_SPI_MspInit+0x88>)
 80050ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	60fb      	str	r3, [r7, #12]
 80050b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80050b6:	2338      	movs	r3, #56	; 0x38
 80050b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050ba:	2302      	movs	r3, #2
 80050bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050be:	2300      	movs	r3, #0
 80050c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050c2:	2303      	movs	r3, #3
 80050c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80050c6:	2305      	movs	r3, #5
 80050c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80050ca:	f107 0314 	add.w	r3, r7, #20
 80050ce:	4619      	mov	r1, r3
 80050d0:	4805      	ldr	r0, [pc, #20]	; (80050e8 <HAL_SPI_MspInit+0x8c>)
 80050d2:	f001 f803 	bl	80060dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80050d6:	bf00      	nop
 80050d8:	3728      	adds	r7, #40	; 0x28
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	40013000 	.word	0x40013000
 80050e4:	40023800 	.word	0x40023800
 80050e8:	40020400 	.word	0x40020400

080050ec <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050fc:	d116      	bne.n	800512c <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80050fe:	2300      	movs	r3, #0
 8005100:	60fb      	str	r3, [r7, #12]
 8005102:	4b1a      	ldr	r3, [pc, #104]	; (800516c <HAL_TIM_PWM_MspInit+0x80>)
 8005104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005106:	4a19      	ldr	r2, [pc, #100]	; (800516c <HAL_TIM_PWM_MspInit+0x80>)
 8005108:	f043 0301 	orr.w	r3, r3, #1
 800510c:	6413      	str	r3, [r2, #64]	; 0x40
 800510e:	4b17      	ldr	r3, [pc, #92]	; (800516c <HAL_TIM_PWM_MspInit+0x80>)
 8005110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	60fb      	str	r3, [r7, #12]
 8005118:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800511a:	2200      	movs	r2, #0
 800511c:	2100      	movs	r1, #0
 800511e:	201c      	movs	r0, #28
 8005120:	f000 ff37 	bl	8005f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005124:	201c      	movs	r0, #28
 8005126:	f000 ff50 	bl	8005fca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800512a:	e01a      	b.n	8005162 <HAL_TIM_PWM_MspInit+0x76>
  else if(htim_pwm->Instance==TIM3)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a0f      	ldr	r2, [pc, #60]	; (8005170 <HAL_TIM_PWM_MspInit+0x84>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d115      	bne.n	8005162 <HAL_TIM_PWM_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005136:	2300      	movs	r3, #0
 8005138:	60bb      	str	r3, [r7, #8]
 800513a:	4b0c      	ldr	r3, [pc, #48]	; (800516c <HAL_TIM_PWM_MspInit+0x80>)
 800513c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513e:	4a0b      	ldr	r2, [pc, #44]	; (800516c <HAL_TIM_PWM_MspInit+0x80>)
 8005140:	f043 0302 	orr.w	r3, r3, #2
 8005144:	6413      	str	r3, [r2, #64]	; 0x40
 8005146:	4b09      	ldr	r3, [pc, #36]	; (800516c <HAL_TIM_PWM_MspInit+0x80>)
 8005148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	60bb      	str	r3, [r7, #8]
 8005150:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005152:	2200      	movs	r2, #0
 8005154:	2100      	movs	r1, #0
 8005156:	201d      	movs	r0, #29
 8005158:	f000 ff1b 	bl	8005f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800515c:	201d      	movs	r0, #29
 800515e:	f000 ff34 	bl	8005fca <HAL_NVIC_EnableIRQ>
}
 8005162:	bf00      	nop
 8005164:	3710      	adds	r7, #16
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	40023800 	.word	0x40023800
 8005170:	40000400 	.word	0x40000400

08005174 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a18      	ldr	r2, [pc, #96]	; (80051e4 <HAL_TIM_Base_MspInit+0x70>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d10e      	bne.n	80051a4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005186:	2300      	movs	r3, #0
 8005188:	60fb      	str	r3, [r7, #12]
 800518a:	4b17      	ldr	r3, [pc, #92]	; (80051e8 <HAL_TIM_Base_MspInit+0x74>)
 800518c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518e:	4a16      	ldr	r2, [pc, #88]	; (80051e8 <HAL_TIM_Base_MspInit+0x74>)
 8005190:	f043 0304 	orr.w	r3, r3, #4
 8005194:	6413      	str	r3, [r2, #64]	; 0x40
 8005196:	4b14      	ldr	r3, [pc, #80]	; (80051e8 <HAL_TIM_Base_MspInit+0x74>)
 8005198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519a:	f003 0304 	and.w	r3, r3, #4
 800519e:	60fb      	str	r3, [r7, #12]
 80051a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80051a2:	e01a      	b.n	80051da <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM5)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a10      	ldr	r2, [pc, #64]	; (80051ec <HAL_TIM_Base_MspInit+0x78>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d115      	bne.n	80051da <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80051ae:	2300      	movs	r3, #0
 80051b0:	60bb      	str	r3, [r7, #8]
 80051b2:	4b0d      	ldr	r3, [pc, #52]	; (80051e8 <HAL_TIM_Base_MspInit+0x74>)
 80051b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b6:	4a0c      	ldr	r2, [pc, #48]	; (80051e8 <HAL_TIM_Base_MspInit+0x74>)
 80051b8:	f043 0308 	orr.w	r3, r3, #8
 80051bc:	6413      	str	r3, [r2, #64]	; 0x40
 80051be:	4b0a      	ldr	r3, [pc, #40]	; (80051e8 <HAL_TIM_Base_MspInit+0x74>)
 80051c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c2:	f003 0308 	and.w	r3, r3, #8
 80051c6:	60bb      	str	r3, [r7, #8]
 80051c8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80051ca:	2200      	movs	r2, #0
 80051cc:	2100      	movs	r1, #0
 80051ce:	2032      	movs	r0, #50	; 0x32
 80051d0:	f000 fedf 	bl	8005f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80051d4:	2032      	movs	r0, #50	; 0x32
 80051d6:	f000 fef8 	bl	8005fca <HAL_NVIC_EnableIRQ>
}
 80051da:	bf00      	nop
 80051dc:	3710      	adds	r7, #16
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	40000800 	.word	0x40000800
 80051e8:	40023800 	.word	0x40023800
 80051ec:	40000c00 	.word	0x40000c00

080051f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08a      	sub	sp, #40	; 0x28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051f8:	f107 0314 	add.w	r3, r7, #20
 80051fc:	2200      	movs	r2, #0
 80051fe:	601a      	str	r2, [r3, #0]
 8005200:	605a      	str	r2, [r3, #4]
 8005202:	609a      	str	r2, [r3, #8]
 8005204:	60da      	str	r2, [r3, #12]
 8005206:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005210:	d11f      	bne.n	8005252 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005212:	2300      	movs	r3, #0
 8005214:	613b      	str	r3, [r7, #16]
 8005216:	4b31      	ldr	r3, [pc, #196]	; (80052dc <HAL_TIM_MspPostInit+0xec>)
 8005218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521a:	4a30      	ldr	r2, [pc, #192]	; (80052dc <HAL_TIM_MspPostInit+0xec>)
 800521c:	f043 0301 	orr.w	r3, r3, #1
 8005220:	6313      	str	r3, [r2, #48]	; 0x30
 8005222:	4b2e      	ldr	r3, [pc, #184]	; (80052dc <HAL_TIM_MspPostInit+0xec>)
 8005224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005226:	f003 0301 	and.w	r3, r3, #1
 800522a:	613b      	str	r3, [r7, #16]
 800522c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800522e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005232:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005234:	2302      	movs	r3, #2
 8005236:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005238:	2300      	movs	r3, #0
 800523a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800523c:	2300      	movs	r3, #0
 800523e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005240:	2301      	movs	r3, #1
 8005242:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005244:	f107 0314 	add.w	r3, r7, #20
 8005248:	4619      	mov	r1, r3
 800524a:	4825      	ldr	r0, [pc, #148]	; (80052e0 <HAL_TIM_MspPostInit+0xf0>)
 800524c:	f000 ff46 	bl	80060dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005250:	e040      	b.n	80052d4 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a23      	ldr	r2, [pc, #140]	; (80052e4 <HAL_TIM_MspPostInit+0xf4>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d13b      	bne.n	80052d4 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800525c:	2300      	movs	r3, #0
 800525e:	60fb      	str	r3, [r7, #12]
 8005260:	4b1e      	ldr	r3, [pc, #120]	; (80052dc <HAL_TIM_MspPostInit+0xec>)
 8005262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005264:	4a1d      	ldr	r2, [pc, #116]	; (80052dc <HAL_TIM_MspPostInit+0xec>)
 8005266:	f043 0302 	orr.w	r3, r3, #2
 800526a:	6313      	str	r3, [r2, #48]	; 0x30
 800526c:	4b1b      	ldr	r3, [pc, #108]	; (80052dc <HAL_TIM_MspPostInit+0xec>)
 800526e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	60fb      	str	r3, [r7, #12]
 8005276:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005278:	2300      	movs	r3, #0
 800527a:	60bb      	str	r3, [r7, #8]
 800527c:	4b17      	ldr	r3, [pc, #92]	; (80052dc <HAL_TIM_MspPostInit+0xec>)
 800527e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005280:	4a16      	ldr	r2, [pc, #88]	; (80052dc <HAL_TIM_MspPostInit+0xec>)
 8005282:	f043 0304 	orr.w	r3, r3, #4
 8005286:	6313      	str	r3, [r2, #48]	; 0x30
 8005288:	4b14      	ldr	r3, [pc, #80]	; (80052dc <HAL_TIM_MspPostInit+0xec>)
 800528a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800528c:	f003 0304 	and.w	r3, r3, #4
 8005290:	60bb      	str	r3, [r7, #8]
 8005292:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005294:	2301      	movs	r3, #1
 8005296:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005298:	2302      	movs	r3, #2
 800529a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800529c:	2300      	movs	r3, #0
 800529e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052a0:	2300      	movs	r3, #0
 80052a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80052a4:	2302      	movs	r3, #2
 80052a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052a8:	f107 0314 	add.w	r3, r7, #20
 80052ac:	4619      	mov	r1, r3
 80052ae:	480e      	ldr	r0, [pc, #56]	; (80052e8 <HAL_TIM_MspPostInit+0xf8>)
 80052b0:	f000 ff14 	bl	80060dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80052b4:	23c0      	movs	r3, #192	; 0xc0
 80052b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052b8:	2302      	movs	r3, #2
 80052ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052bc:	2300      	movs	r3, #0
 80052be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052c0:	2300      	movs	r3, #0
 80052c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80052c4:	2302      	movs	r3, #2
 80052c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052c8:	f107 0314 	add.w	r3, r7, #20
 80052cc:	4619      	mov	r1, r3
 80052ce:	4807      	ldr	r0, [pc, #28]	; (80052ec <HAL_TIM_MspPostInit+0xfc>)
 80052d0:	f000 ff04 	bl	80060dc <HAL_GPIO_Init>
}
 80052d4:	bf00      	nop
 80052d6:	3728      	adds	r7, #40	; 0x28
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	40023800 	.word	0x40023800
 80052e0:	40020000 	.word	0x40020000
 80052e4:	40000400 	.word	0x40000400
 80052e8:	40020400 	.word	0x40020400
 80052ec:	40020800 	.word	0x40020800

080052f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80052f0:	b480      	push	{r7}
 80052f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80052f4:	bf00      	nop
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr

080052fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80052fe:	b480      	push	{r7}
 8005300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005302:	e7fe      	b.n	8005302 <HardFault_Handler+0x4>

08005304 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005304:	b480      	push	{r7}
 8005306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005308:	e7fe      	b.n	8005308 <MemManage_Handler+0x4>

0800530a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800530a:	b480      	push	{r7}
 800530c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800530e:	e7fe      	b.n	800530e <BusFault_Handler+0x4>

08005310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005310:	b480      	push	{r7}
 8005312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005314:	e7fe      	b.n	8005314 <UsageFault_Handler+0x4>

08005316 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005316:	b480      	push	{r7}
 8005318:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800531a:	bf00      	nop
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005324:	b480      	push	{r7}
 8005326:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005328:	bf00      	nop
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005332:	b480      	push	{r7}
 8005334:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005336:	bf00      	nop
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
sdcard_systick_timerproc();
 8005344:	f7fc fd40 	bl	8001dc8 <sdcard_systick_timerproc>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005348:	f000 f94c 	bl	80055e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800534c:	bf00      	nop
 800534e:	bd80      	pop	{r7, pc}

08005350 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005354:	4802      	ldr	r0, [pc, #8]	; (8005360 <TIM2_IRQHandler+0x10>)
 8005356:	f002 f9b9 	bl	80076cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800535a:	bf00      	nop
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	20000938 	.word	0x20000938

08005364 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005368:	4802      	ldr	r0, [pc, #8]	; (8005374 <TIM3_IRQHandler+0x10>)
 800536a:	f002 f9af 	bl	80076cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800536e:	bf00      	nop
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	2000031c 	.word	0x2000031c

08005378 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800537c:	4802      	ldr	r0, [pc, #8]	; (8005388 <TIM5_IRQHandler+0x10>)
 800537e:	f002 f9a5 	bl	80076cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005382:	bf00      	nop
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	200002dc 	.word	0x200002dc

0800538c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b086      	sub	sp, #24
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005398:	2300      	movs	r3, #0
 800539a:	617b      	str	r3, [r7, #20]
 800539c:	e00a      	b.n	80053b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800539e:	f3af 8000 	nop.w
 80053a2:	4601      	mov	r1, r0
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	1c5a      	adds	r2, r3, #1
 80053a8:	60ba      	str	r2, [r7, #8]
 80053aa:	b2ca      	uxtb	r2, r1
 80053ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	3301      	adds	r3, #1
 80053b2:	617b      	str	r3, [r7, #20]
 80053b4:	697a      	ldr	r2, [r7, #20]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	dbf0      	blt.n	800539e <_read+0x12>
	}

return len;
 80053bc:	687b      	ldr	r3, [r7, #4]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3718      	adds	r7, #24
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}

080053c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80053c6:	b580      	push	{r7, lr}
 80053c8:	b086      	sub	sp, #24
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	60f8      	str	r0, [r7, #12]
 80053ce:	60b9      	str	r1, [r7, #8]
 80053d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80053d2:	2300      	movs	r3, #0
 80053d4:	617b      	str	r3, [r7, #20]
 80053d6:	e009      	b.n	80053ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	1c5a      	adds	r2, r3, #1
 80053dc:	60ba      	str	r2, [r7, #8]
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	3301      	adds	r3, #1
 80053ea:	617b      	str	r3, [r7, #20]
 80053ec:	697a      	ldr	r2, [r7, #20]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	dbf1      	blt.n	80053d8 <_write+0x12>
	}
	return len;
 80053f4:	687b      	ldr	r3, [r7, #4]
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3718      	adds	r7, #24
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}

080053fe <_close>:

int _close(int file)
{
 80053fe:	b480      	push	{r7}
 8005400:	b083      	sub	sp, #12
 8005402:	af00      	add	r7, sp, #0
 8005404:	6078      	str	r0, [r7, #4]
	return -1;
 8005406:	f04f 33ff 	mov.w	r3, #4294967295
}
 800540a:	4618      	mov	r0, r3
 800540c:	370c      	adds	r7, #12
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr

08005416 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005416:	b480      	push	{r7}
 8005418:	b083      	sub	sp, #12
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
 800541e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005426:	605a      	str	r2, [r3, #4]
	return 0;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	370c      	adds	r7, #12
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr

08005436 <_isatty>:

int _isatty(int file)
{
 8005436:	b480      	push	{r7}
 8005438:	b083      	sub	sp, #12
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]
	return 1;
 800543e:	2301      	movs	r3, #1
}
 8005440:	4618      	mov	r0, r3
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr

0800544c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800544c:	b480      	push	{r7}
 800544e:	b085      	sub	sp, #20
 8005450:	af00      	add	r7, sp, #0
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	607a      	str	r2, [r7, #4]
	return 0;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3714      	adds	r7, #20
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
	...

08005468 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005470:	4b11      	ldr	r3, [pc, #68]	; (80054b8 <_sbrk+0x50>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d102      	bne.n	800547e <_sbrk+0x16>
		heap_end = &end;
 8005478:	4b0f      	ldr	r3, [pc, #60]	; (80054b8 <_sbrk+0x50>)
 800547a:	4a10      	ldr	r2, [pc, #64]	; (80054bc <_sbrk+0x54>)
 800547c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800547e:	4b0e      	ldr	r3, [pc, #56]	; (80054b8 <_sbrk+0x50>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005484:	4b0c      	ldr	r3, [pc, #48]	; (80054b8 <_sbrk+0x50>)
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4413      	add	r3, r2
 800548c:	466a      	mov	r2, sp
 800548e:	4293      	cmp	r3, r2
 8005490:	d907      	bls.n	80054a2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005492:	f002 ff6d 	bl	8008370 <__errno>
 8005496:	4602      	mov	r2, r0
 8005498:	230c      	movs	r3, #12
 800549a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800549c:	f04f 33ff 	mov.w	r3, #4294967295
 80054a0:	e006      	b.n	80054b0 <_sbrk+0x48>
	}

	heap_end += incr;
 80054a2:	4b05      	ldr	r3, [pc, #20]	; (80054b8 <_sbrk+0x50>)
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4413      	add	r3, r2
 80054aa:	4a03      	ldr	r2, [pc, #12]	; (80054b8 <_sbrk+0x50>)
 80054ac:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80054ae:	68fb      	ldr	r3, [r7, #12]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	2000028c 	.word	0x2000028c
 80054bc:	20000988 	.word	0x20000988

080054c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80054c0:	b480      	push	{r7}
 80054c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80054c4:	4b08      	ldr	r3, [pc, #32]	; (80054e8 <SystemInit+0x28>)
 80054c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ca:	4a07      	ldr	r2, [pc, #28]	; (80054e8 <SystemInit+0x28>)
 80054cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80054d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80054d4:	4b04      	ldr	r3, [pc, #16]	; (80054e8 <SystemInit+0x28>)
 80054d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80054da:	609a      	str	r2, [r3, #8]
#endif
}
 80054dc:	bf00      	nop
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	e000ed00 	.word	0xe000ed00

080054ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80054ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005524 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80054f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80054f2:	e003      	b.n	80054fc <LoopCopyDataInit>

080054f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80054f4:	4b0c      	ldr	r3, [pc, #48]	; (8005528 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80054f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80054f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80054fa:	3104      	adds	r1, #4

080054fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80054fc:	480b      	ldr	r0, [pc, #44]	; (800552c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80054fe:	4b0c      	ldr	r3, [pc, #48]	; (8005530 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005500:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005502:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005504:	d3f6      	bcc.n	80054f4 <CopyDataInit>
  ldr  r2, =_sbss
 8005506:	4a0b      	ldr	r2, [pc, #44]	; (8005534 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005508:	e002      	b.n	8005510 <LoopFillZerobss>

0800550a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800550a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800550c:	f842 3b04 	str.w	r3, [r2], #4

08005510 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005510:	4b09      	ldr	r3, [pc, #36]	; (8005538 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005512:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005514:	d3f9      	bcc.n	800550a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005516:	f7ff ffd3 	bl	80054c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800551a:	f002 ff2f 	bl	800837c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800551e:	f7ff f869 	bl	80045f4 <main>
  bx  lr    
 8005522:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005524:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005528:	080098d8 	.word	0x080098d8
  ldr  r0, =_sdata
 800552c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005530:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 8005534:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 8005538:	20000984 	.word	0x20000984

0800553c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800553c:	e7fe      	b.n	800553c <ADC_IRQHandler>
	...

08005540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005544:	4b0e      	ldr	r3, [pc, #56]	; (8005580 <HAL_Init+0x40>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a0d      	ldr	r2, [pc, #52]	; (8005580 <HAL_Init+0x40>)
 800554a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800554e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005550:	4b0b      	ldr	r3, [pc, #44]	; (8005580 <HAL_Init+0x40>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a0a      	ldr	r2, [pc, #40]	; (8005580 <HAL_Init+0x40>)
 8005556:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800555a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800555c:	4b08      	ldr	r3, [pc, #32]	; (8005580 <HAL_Init+0x40>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a07      	ldr	r2, [pc, #28]	; (8005580 <HAL_Init+0x40>)
 8005562:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005566:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005568:	2003      	movs	r0, #3
 800556a:	f000 fd07 	bl	8005f7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800556e:	2000      	movs	r0, #0
 8005570:	f000 f808 	bl	8005584 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005574:	f7ff fca6 	bl	8004ec4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	40023c00 	.word	0x40023c00

08005584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800558c:	4b12      	ldr	r3, [pc, #72]	; (80055d8 <HAL_InitTick+0x54>)
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	4b12      	ldr	r3, [pc, #72]	; (80055dc <HAL_InitTick+0x58>)
 8005592:	781b      	ldrb	r3, [r3, #0]
 8005594:	4619      	mov	r1, r3
 8005596:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800559a:	fbb3 f3f1 	udiv	r3, r3, r1
 800559e:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a2:	4618      	mov	r0, r3
 80055a4:	f000 fd1f 	bl	8005fe6 <HAL_SYSTICK_Config>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d001      	beq.n	80055b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e00e      	b.n	80055d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2b0f      	cmp	r3, #15
 80055b6:	d80a      	bhi.n	80055ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80055b8:	2200      	movs	r2, #0
 80055ba:	6879      	ldr	r1, [r7, #4]
 80055bc:	f04f 30ff 	mov.w	r0, #4294967295
 80055c0:	f000 fce7 	bl	8005f92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80055c4:	4a06      	ldr	r2, [pc, #24]	; (80055e0 <HAL_InitTick+0x5c>)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
 80055cc:	e000      	b.n	80055d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3708      	adds	r7, #8
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	2000000c 	.word	0x2000000c
 80055dc:	20000014 	.word	0x20000014
 80055e0:	20000010 	.word	0x20000010

080055e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055e4:	b480      	push	{r7}
 80055e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80055e8:	4b06      	ldr	r3, [pc, #24]	; (8005604 <HAL_IncTick+0x20>)
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	461a      	mov	r2, r3
 80055ee:	4b06      	ldr	r3, [pc, #24]	; (8005608 <HAL_IncTick+0x24>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4413      	add	r3, r2
 80055f4:	4a04      	ldr	r2, [pc, #16]	; (8005608 <HAL_IncTick+0x24>)
 80055f6:	6013      	str	r3, [r2, #0]
}
 80055f8:	bf00      	nop
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	20000014 	.word	0x20000014
 8005608:	2000097c 	.word	0x2000097c

0800560c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800560c:	b480      	push	{r7}
 800560e:	af00      	add	r7, sp, #0
  return uwTick;
 8005610:	4b03      	ldr	r3, [pc, #12]	; (8005620 <HAL_GetTick+0x14>)
 8005612:	681b      	ldr	r3, [r3, #0]
}
 8005614:	4618      	mov	r0, r3
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	2000097c 	.word	0x2000097c

08005624 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800562c:	f7ff ffee 	bl	800560c <HAL_GetTick>
 8005630:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800563c:	d005      	beq.n	800564a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800563e:	4b09      	ldr	r3, [pc, #36]	; (8005664 <HAL_Delay+0x40>)
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	461a      	mov	r2, r3
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	4413      	add	r3, r2
 8005648:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800564a:	bf00      	nop
 800564c:	f7ff ffde 	bl	800560c <HAL_GetTick>
 8005650:	4602      	mov	r2, r0
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	429a      	cmp	r2, r3
 800565a:	d8f7      	bhi.n	800564c <HAL_Delay+0x28>
  {
  }
}
 800565c:	bf00      	nop
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	20000014 	.word	0x20000014

08005668 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005670:	2300      	movs	r3, #0
 8005672:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d101      	bne.n	800567e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e033      	b.n	80056e6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005682:	2b00      	cmp	r3, #0
 8005684:	d109      	bne.n	800569a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f7ff fc44 	bl	8004f14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569e:	f003 0310 	and.w	r3, r3, #16
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d118      	bne.n	80056d8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056aa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80056ae:	f023 0302 	bic.w	r3, r3, #2
 80056b2:	f043 0202 	orr.w	r2, r3, #2
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 fa92 	bl	8005be4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ca:	f023 0303 	bic.w	r3, r3, #3
 80056ce:	f043 0201 	orr.w	r2, r3, #1
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	641a      	str	r2, [r3, #64]	; 0x40
 80056d6:	e001      	b.n	80056dc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80056e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3710      	adds	r7, #16
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
	...

080056f0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80056f8:	2300      	movs	r3, #0
 80056fa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005702:	2b01      	cmp	r3, #1
 8005704:	d101      	bne.n	800570a <HAL_ADC_Start+0x1a>
 8005706:	2302      	movs	r3, #2
 8005708:	e0a5      	b.n	8005856 <HAL_ADC_Start+0x166>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	f003 0301 	and.w	r3, r3, #1
 800571c:	2b01      	cmp	r3, #1
 800571e:	d018      	beq.n	8005752 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689a      	ldr	r2, [r3, #8]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f042 0201 	orr.w	r2, r2, #1
 800572e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005730:	4b4c      	ldr	r3, [pc, #304]	; (8005864 <HAL_ADC_Start+0x174>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a4c      	ldr	r2, [pc, #304]	; (8005868 <HAL_ADC_Start+0x178>)
 8005736:	fba2 2303 	umull	r2, r3, r2, r3
 800573a:	0c9a      	lsrs	r2, r3, #18
 800573c:	4613      	mov	r3, r2
 800573e:	005b      	lsls	r3, r3, #1
 8005740:	4413      	add	r3, r2
 8005742:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005744:	e002      	b.n	800574c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	3b01      	subs	r3, #1
 800574a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1f9      	bne.n	8005746 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	f003 0301 	and.w	r3, r3, #1
 800575c:	2b01      	cmp	r3, #1
 800575e:	d179      	bne.n	8005854 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005764:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005768:	f023 0301 	bic.w	r3, r3, #1
 800576c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800577e:	2b00      	cmp	r3, #0
 8005780:	d007      	beq.n	8005792 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005786:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800578a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005796:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800579a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800579e:	d106      	bne.n	80057ae <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057a4:	f023 0206 	bic.w	r2, r3, #6
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	645a      	str	r2, [r3, #68]	; 0x44
 80057ac:	e002      	b.n	80057b4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80057bc:	4b2b      	ldr	r3, [pc, #172]	; (800586c <HAL_ADC_Start+0x17c>)
 80057be:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80057c8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f003 031f 	and.w	r3, r3, #31
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d12a      	bne.n	800582c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a25      	ldr	r2, [pc, #148]	; (8005870 <HAL_ADC_Start+0x180>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d015      	beq.n	800580c <HAL_ADC_Start+0x11c>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a23      	ldr	r2, [pc, #140]	; (8005874 <HAL_ADC_Start+0x184>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d105      	bne.n	80057f6 <HAL_ADC_Start+0x106>
 80057ea:	4b20      	ldr	r3, [pc, #128]	; (800586c <HAL_ADC_Start+0x17c>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f003 031f 	and.w	r3, r3, #31
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00a      	beq.n	800580c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a1f      	ldr	r2, [pc, #124]	; (8005878 <HAL_ADC_Start+0x188>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d129      	bne.n	8005854 <HAL_ADC_Start+0x164>
 8005800:	4b1a      	ldr	r3, [pc, #104]	; (800586c <HAL_ADC_Start+0x17c>)
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	f003 031f 	and.w	r3, r3, #31
 8005808:	2b0f      	cmp	r3, #15
 800580a:	d823      	bhi.n	8005854 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d11c      	bne.n	8005854 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	689a      	ldr	r2, [r3, #8]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005828:	609a      	str	r2, [r3, #8]
 800582a:	e013      	b.n	8005854 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a0f      	ldr	r2, [pc, #60]	; (8005870 <HAL_ADC_Start+0x180>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d10e      	bne.n	8005854 <HAL_ADC_Start+0x164>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d107      	bne.n	8005854 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	689a      	ldr	r2, [r3, #8]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005852:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	2000000c 	.word	0x2000000c
 8005868:	431bde83 	.word	0x431bde83
 800586c:	40012300 	.word	0x40012300
 8005870:	40012000 	.word	0x40012000
 8005874:	40012100 	.word	0x40012100
 8005878:	40012200 	.word	0x40012200

0800587c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005886:	2300      	movs	r3, #0
 8005888:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005894:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005898:	d113      	bne.n	80058c2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80058a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058a8:	d10b      	bne.n	80058c2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ae:	f043 0220 	orr.w	r2, r3, #32
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e05c      	b.n	800597c <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80058c2:	f7ff fea3 	bl	800560c <HAL_GetTick>
 80058c6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80058c8:	e01a      	b.n	8005900 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d0:	d016      	beq.n	8005900 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d007      	beq.n	80058e8 <HAL_ADC_PollForConversion+0x6c>
 80058d8:	f7ff fe98 	bl	800560c <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	683a      	ldr	r2, [r7, #0]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d20b      	bcs.n	8005900 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ec:	f043 0204 	orr.w	r2, r3, #4
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e03d      	b.n	800597c <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f003 0302 	and.w	r3, r3, #2
 800590a:	2b02      	cmp	r3, #2
 800590c:	d1dd      	bne.n	80058ca <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f06f 0212 	mvn.w	r2, #18
 8005916:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800592e:	2b00      	cmp	r3, #0
 8005930:	d123      	bne.n	800597a <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005936:	2b00      	cmp	r3, #0
 8005938:	d11f      	bne.n	800597a <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005940:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005944:	2b00      	cmp	r3, #0
 8005946:	d006      	beq.n	8005956 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005952:	2b00      	cmp	r3, #0
 8005954:	d111      	bne.n	800597a <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005966:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800596a:	2b00      	cmp	r3, #0
 800596c:	d105      	bne.n	800597a <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005972:	f043 0201 	orr.w	r2, r3, #1
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005992:	4618      	mov	r0, r3
 8005994:	370c      	adds	r7, #12
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
	...

080059a0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d101      	bne.n	80059bc <HAL_ADC_ConfigChannel+0x1c>
 80059b8:	2302      	movs	r3, #2
 80059ba:	e105      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x228>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2b09      	cmp	r3, #9
 80059ca:	d925      	bls.n	8005a18 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68d9      	ldr	r1, [r3, #12]
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	461a      	mov	r2, r3
 80059da:	4613      	mov	r3, r2
 80059dc:	005b      	lsls	r3, r3, #1
 80059de:	4413      	add	r3, r2
 80059e0:	3b1e      	subs	r3, #30
 80059e2:	2207      	movs	r2, #7
 80059e4:	fa02 f303 	lsl.w	r3, r2, r3
 80059e8:	43da      	mvns	r2, r3
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	400a      	ands	r2, r1
 80059f0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	68d9      	ldr	r1, [r3, #12]
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	689a      	ldr	r2, [r3, #8]
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	4618      	mov	r0, r3
 8005a04:	4603      	mov	r3, r0
 8005a06:	005b      	lsls	r3, r3, #1
 8005a08:	4403      	add	r3, r0
 8005a0a:	3b1e      	subs	r3, #30
 8005a0c:	409a      	lsls	r2, r3
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	430a      	orrs	r2, r1
 8005a14:	60da      	str	r2, [r3, #12]
 8005a16:	e022      	b.n	8005a5e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6919      	ldr	r1, [r3, #16]
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	461a      	mov	r2, r3
 8005a26:	4613      	mov	r3, r2
 8005a28:	005b      	lsls	r3, r3, #1
 8005a2a:	4413      	add	r3, r2
 8005a2c:	2207      	movs	r2, #7
 8005a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a32:	43da      	mvns	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	400a      	ands	r2, r1
 8005a3a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6919      	ldr	r1, [r3, #16]
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	689a      	ldr	r2, [r3, #8]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	4603      	mov	r3, r0
 8005a50:	005b      	lsls	r3, r3, #1
 8005a52:	4403      	add	r3, r0
 8005a54:	409a      	lsls	r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	2b06      	cmp	r3, #6
 8005a64:	d824      	bhi.n	8005ab0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	4613      	mov	r3, r2
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	4413      	add	r3, r2
 8005a76:	3b05      	subs	r3, #5
 8005a78:	221f      	movs	r2, #31
 8005a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7e:	43da      	mvns	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	400a      	ands	r2, r1
 8005a86:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	4618      	mov	r0, r3
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	685a      	ldr	r2, [r3, #4]
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	4413      	add	r3, r2
 8005aa0:	3b05      	subs	r3, #5
 8005aa2:	fa00 f203 	lsl.w	r2, r0, r3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	635a      	str	r2, [r3, #52]	; 0x34
 8005aae:	e04c      	b.n	8005b4a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	2b0c      	cmp	r3, #12
 8005ab6:	d824      	bhi.n	8005b02 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4413      	add	r3, r2
 8005ac8:	3b23      	subs	r3, #35	; 0x23
 8005aca:	221f      	movs	r2, #31
 8005acc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad0:	43da      	mvns	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	400a      	ands	r2, r1
 8005ad8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	685a      	ldr	r2, [r3, #4]
 8005aec:	4613      	mov	r3, r2
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	4413      	add	r3, r2
 8005af2:	3b23      	subs	r3, #35	; 0x23
 8005af4:	fa00 f203 	lsl.w	r2, r0, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	430a      	orrs	r2, r1
 8005afe:	631a      	str	r2, [r3, #48]	; 0x30
 8005b00:	e023      	b.n	8005b4a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685a      	ldr	r2, [r3, #4]
 8005b0c:	4613      	mov	r3, r2
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	4413      	add	r3, r2
 8005b12:	3b41      	subs	r3, #65	; 0x41
 8005b14:	221f      	movs	r2, #31
 8005b16:	fa02 f303 	lsl.w	r3, r2, r3
 8005b1a:	43da      	mvns	r2, r3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	400a      	ands	r2, r1
 8005b22:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	4618      	mov	r0, r3
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	4613      	mov	r3, r2
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	4413      	add	r3, r2
 8005b3c:	3b41      	subs	r3, #65	; 0x41
 8005b3e:	fa00 f203 	lsl.w	r2, r0, r3
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	430a      	orrs	r2, r1
 8005b48:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005b4a:	4b22      	ldr	r3, [pc, #136]	; (8005bd4 <HAL_ADC_ConfigChannel+0x234>)
 8005b4c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a21      	ldr	r2, [pc, #132]	; (8005bd8 <HAL_ADC_ConfigChannel+0x238>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d109      	bne.n	8005b6c <HAL_ADC_ConfigChannel+0x1cc>
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2b12      	cmp	r3, #18
 8005b5e:	d105      	bne.n	8005b6c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a19      	ldr	r2, [pc, #100]	; (8005bd8 <HAL_ADC_ConfigChannel+0x238>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d123      	bne.n	8005bbe <HAL_ADC_ConfigChannel+0x21e>
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2b10      	cmp	r3, #16
 8005b7c:	d003      	beq.n	8005b86 <HAL_ADC_ConfigChannel+0x1e6>
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2b11      	cmp	r3, #17
 8005b84:	d11b      	bne.n	8005bbe <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2b10      	cmp	r3, #16
 8005b98:	d111      	bne.n	8005bbe <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005b9a:	4b10      	ldr	r3, [pc, #64]	; (8005bdc <HAL_ADC_ConfigChannel+0x23c>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a10      	ldr	r2, [pc, #64]	; (8005be0 <HAL_ADC_ConfigChannel+0x240>)
 8005ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ba4:	0c9a      	lsrs	r2, r3, #18
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	4413      	add	r3, r2
 8005bac:	005b      	lsls	r3, r3, #1
 8005bae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005bb0:	e002      	b.n	8005bb8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	3b01      	subs	r3, #1
 8005bb6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1f9      	bne.n	8005bb2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005bc6:	2300      	movs	r3, #0
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3714      	adds	r7, #20
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr
 8005bd4:	40012300 	.word	0x40012300
 8005bd8:	40012000 	.word	0x40012000
 8005bdc:	2000000c 	.word	0x2000000c
 8005be0:	431bde83 	.word	0x431bde83

08005be4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b085      	sub	sp, #20
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005bec:	4b79      	ldr	r3, [pc, #484]	; (8005dd4 <ADC_Init+0x1f0>)
 8005bee:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	685a      	ldr	r2, [r3, #4]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	431a      	orrs	r2, r3
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	685a      	ldr	r2, [r3, #4]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	6859      	ldr	r1, [r3, #4]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	691b      	ldr	r3, [r3, #16]
 8005c24:	021a      	lsls	r2, r3, #8
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685a      	ldr	r2, [r3, #4]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005c3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6859      	ldr	r1, [r3, #4]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	689a      	ldr	r2, [r3, #8]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689a      	ldr	r2, [r3, #8]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6899      	ldr	r1, [r3, #8]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	68da      	ldr	r2, [r3, #12]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c76:	4a58      	ldr	r2, [pc, #352]	; (8005dd8 <ADC_Init+0x1f4>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d022      	beq.n	8005cc2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	689a      	ldr	r2, [r3, #8]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005c8a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	6899      	ldr	r1, [r3, #8]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	430a      	orrs	r2, r1
 8005c9c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	689a      	ldr	r2, [r3, #8]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005cac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	6899      	ldr	r1, [r3, #8]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	430a      	orrs	r2, r1
 8005cbe:	609a      	str	r2, [r3, #8]
 8005cc0:	e00f      	b.n	8005ce2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	689a      	ldr	r2, [r3, #8]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005cd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	689a      	ldr	r2, [r3, #8]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005ce0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	689a      	ldr	r2, [r3, #8]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f022 0202 	bic.w	r2, r2, #2
 8005cf0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	6899      	ldr	r1, [r3, #8]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	7e1b      	ldrb	r3, [r3, #24]
 8005cfc:	005a      	lsls	r2, r3, #1
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	430a      	orrs	r2, r1
 8005d04:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d01b      	beq.n	8005d48 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	685a      	ldr	r2, [r3, #4]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d1e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	685a      	ldr	r2, [r3, #4]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005d2e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	6859      	ldr	r1, [r3, #4]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3a:	3b01      	subs	r3, #1
 8005d3c:	035a      	lsls	r2, r3, #13
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	430a      	orrs	r2, r1
 8005d44:	605a      	str	r2, [r3, #4]
 8005d46:	e007      	b.n	8005d58 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	685a      	ldr	r2, [r3, #4]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d56:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005d66:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	69db      	ldr	r3, [r3, #28]
 8005d72:	3b01      	subs	r3, #1
 8005d74:	051a      	lsls	r2, r3, #20
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	430a      	orrs	r2, r1
 8005d7c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	689a      	ldr	r2, [r3, #8]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005d8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	6899      	ldr	r1, [r3, #8]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005d9a:	025a      	lsls	r2, r3, #9
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	430a      	orrs	r2, r1
 8005da2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689a      	ldr	r2, [r3, #8]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005db2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	6899      	ldr	r1, [r3, #8]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	029a      	lsls	r2, r3, #10
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	609a      	str	r2, [r3, #8]
}
 8005dc8:	bf00      	nop
 8005dca:	3714      	adds	r7, #20
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr
 8005dd4:	40012300 	.word	0x40012300
 8005dd8:	0f000001 	.word	0x0f000001

08005ddc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b085      	sub	sp, #20
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f003 0307 	and.w	r3, r3, #7
 8005dea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005dec:	4b0c      	ldr	r3, [pc, #48]	; (8005e20 <__NVIC_SetPriorityGrouping+0x44>)
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005df2:	68ba      	ldr	r2, [r7, #8]
 8005df4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005df8:	4013      	ands	r3, r2
 8005dfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e0e:	4a04      	ldr	r2, [pc, #16]	; (8005e20 <__NVIC_SetPriorityGrouping+0x44>)
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	60d3      	str	r3, [r2, #12]
}
 8005e14:	bf00      	nop
 8005e16:	3714      	adds	r7, #20
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr
 8005e20:	e000ed00 	.word	0xe000ed00

08005e24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005e24:	b480      	push	{r7}
 8005e26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e28:	4b04      	ldr	r3, [pc, #16]	; (8005e3c <__NVIC_GetPriorityGrouping+0x18>)
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	0a1b      	lsrs	r3, r3, #8
 8005e2e:	f003 0307 	and.w	r3, r3, #7
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr
 8005e3c:	e000ed00 	.word	0xe000ed00

08005e40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	4603      	mov	r3, r0
 8005e48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	db0b      	blt.n	8005e6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e52:	79fb      	ldrb	r3, [r7, #7]
 8005e54:	f003 021f 	and.w	r2, r3, #31
 8005e58:	4907      	ldr	r1, [pc, #28]	; (8005e78 <__NVIC_EnableIRQ+0x38>)
 8005e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e5e:	095b      	lsrs	r3, r3, #5
 8005e60:	2001      	movs	r0, #1
 8005e62:	fa00 f202 	lsl.w	r2, r0, r2
 8005e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005e6a:	bf00      	nop
 8005e6c:	370c      	adds	r7, #12
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr
 8005e76:	bf00      	nop
 8005e78:	e000e100 	.word	0xe000e100

08005e7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	4603      	mov	r3, r0
 8005e84:	6039      	str	r1, [r7, #0]
 8005e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	db0a      	blt.n	8005ea6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	b2da      	uxtb	r2, r3
 8005e94:	490c      	ldr	r1, [pc, #48]	; (8005ec8 <__NVIC_SetPriority+0x4c>)
 8005e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e9a:	0112      	lsls	r2, r2, #4
 8005e9c:	b2d2      	uxtb	r2, r2
 8005e9e:	440b      	add	r3, r1
 8005ea0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005ea4:	e00a      	b.n	8005ebc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	b2da      	uxtb	r2, r3
 8005eaa:	4908      	ldr	r1, [pc, #32]	; (8005ecc <__NVIC_SetPriority+0x50>)
 8005eac:	79fb      	ldrb	r3, [r7, #7]
 8005eae:	f003 030f 	and.w	r3, r3, #15
 8005eb2:	3b04      	subs	r3, #4
 8005eb4:	0112      	lsls	r2, r2, #4
 8005eb6:	b2d2      	uxtb	r2, r2
 8005eb8:	440b      	add	r3, r1
 8005eba:	761a      	strb	r2, [r3, #24]
}
 8005ebc:	bf00      	nop
 8005ebe:	370c      	adds	r7, #12
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr
 8005ec8:	e000e100 	.word	0xe000e100
 8005ecc:	e000ed00 	.word	0xe000ed00

08005ed0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b089      	sub	sp, #36	; 0x24
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f003 0307 	and.w	r3, r3, #7
 8005ee2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	f1c3 0307 	rsb	r3, r3, #7
 8005eea:	2b04      	cmp	r3, #4
 8005eec:	bf28      	it	cs
 8005eee:	2304      	movcs	r3, #4
 8005ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	3304      	adds	r3, #4
 8005ef6:	2b06      	cmp	r3, #6
 8005ef8:	d902      	bls.n	8005f00 <NVIC_EncodePriority+0x30>
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	3b03      	subs	r3, #3
 8005efe:	e000      	b.n	8005f02 <NVIC_EncodePriority+0x32>
 8005f00:	2300      	movs	r3, #0
 8005f02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f04:	f04f 32ff 	mov.w	r2, #4294967295
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f0e:	43da      	mvns	r2, r3
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	401a      	ands	r2, r3
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f18:	f04f 31ff 	mov.w	r1, #4294967295
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f22:	43d9      	mvns	r1, r3
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f28:	4313      	orrs	r3, r2
         );
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3724      	adds	r7, #36	; 0x24
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
	...

08005f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b082      	sub	sp, #8
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	3b01      	subs	r3, #1
 8005f44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f48:	d301      	bcc.n	8005f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e00f      	b.n	8005f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f4e:	4a0a      	ldr	r2, [pc, #40]	; (8005f78 <SysTick_Config+0x40>)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	3b01      	subs	r3, #1
 8005f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f56:	210f      	movs	r1, #15
 8005f58:	f04f 30ff 	mov.w	r0, #4294967295
 8005f5c:	f7ff ff8e 	bl	8005e7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f60:	4b05      	ldr	r3, [pc, #20]	; (8005f78 <SysTick_Config+0x40>)
 8005f62:	2200      	movs	r2, #0
 8005f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f66:	4b04      	ldr	r3, [pc, #16]	; (8005f78 <SysTick_Config+0x40>)
 8005f68:	2207      	movs	r2, #7
 8005f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3708      	adds	r7, #8
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	e000e010 	.word	0xe000e010

08005f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f7ff ff29 	bl	8005ddc <__NVIC_SetPriorityGrouping>
}
 8005f8a:	bf00      	nop
 8005f8c:	3708      	adds	r7, #8
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}

08005f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005f92:	b580      	push	{r7, lr}
 8005f94:	b086      	sub	sp, #24
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	4603      	mov	r3, r0
 8005f9a:	60b9      	str	r1, [r7, #8]
 8005f9c:	607a      	str	r2, [r7, #4]
 8005f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005fa4:	f7ff ff3e 	bl	8005e24 <__NVIC_GetPriorityGrouping>
 8005fa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	68b9      	ldr	r1, [r7, #8]
 8005fae:	6978      	ldr	r0, [r7, #20]
 8005fb0:	f7ff ff8e 	bl	8005ed0 <NVIC_EncodePriority>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fba:	4611      	mov	r1, r2
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f7ff ff5d 	bl	8005e7c <__NVIC_SetPriority>
}
 8005fc2:	bf00      	nop
 8005fc4:	3718      	adds	r7, #24
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b082      	sub	sp, #8
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f7ff ff31 	bl	8005e40 <__NVIC_EnableIRQ>
}
 8005fde:	bf00      	nop
 8005fe0:	3708      	adds	r7, #8
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}

08005fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005fe6:	b580      	push	{r7, lr}
 8005fe8:	b082      	sub	sp, #8
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f7ff ffa2 	bl	8005f38 <SysTick_Config>
 8005ff4:	4603      	mov	r3, r0
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3708      	adds	r7, #8
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b082      	sub	sp, #8
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d101      	bne.n	8006010 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	e014      	b.n	800603a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	791b      	ldrb	r3, [r3, #4]
 8006014:	b2db      	uxtb	r3, r3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d105      	bne.n	8006026 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f7fe ffd7 	bl	8004fd4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2202      	movs	r2, #2
 800602a:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2201      	movs	r2, #1
 8006036:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3708      	adds	r7, #8
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}

08006042 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8006042:	b480      	push	{r7}
 8006044:	b087      	sub	sp, #28
 8006046:	af00      	add	r7, sp, #0
 8006048:	60f8      	str	r0, [r7, #12]
 800604a:	60b9      	str	r1, [r7, #8]
 800604c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800604e:	2300      	movs	r3, #0
 8006050:	617b      	str	r3, [r7, #20]
 8006052:	2300      	movs	r3, #0
 8006054:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	795b      	ldrb	r3, [r3, #5]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d101      	bne.n	8006062 <HAL_DAC_ConfigChannel+0x20>
 800605e:	2302      	movs	r3, #2
 8006060:	e036      	b.n	80060d0 <HAL_DAC_ConfigChannel+0x8e>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2201      	movs	r2, #1
 8006066:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2202      	movs	r2, #2
 800606c:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8006076:	f640 72fe 	movw	r2, #4094	; 0xffe
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	fa02 f303 	lsl.w	r3, r2, r3
 8006080:	43db      	mvns	r3, r3
 8006082:	697a      	ldr	r2, [r7, #20]
 8006084:	4013      	ands	r3, r2
 8006086:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	4313      	orrs	r3, r2
 8006092:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	fa02 f303 	lsl.w	r3, r2, r3
 800609c:	697a      	ldr	r2, [r7, #20]
 800609e:	4313      	orrs	r3, r2
 80060a0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	697a      	ldr	r2, [r7, #20]
 80060a8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	6819      	ldr	r1, [r3, #0]
 80060b0:	22c0      	movs	r2, #192	; 0xc0
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	fa02 f303 	lsl.w	r3, r2, r3
 80060b8:	43da      	mvns	r2, r3
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	400a      	ands	r2, r1
 80060c0:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2201      	movs	r2, #1
 80060c6:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	371c      	adds	r7, #28
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80060dc:	b480      	push	{r7}
 80060de:	b089      	sub	sp, #36	; 0x24
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80060e6:	2300      	movs	r3, #0
 80060e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80060ea:	2300      	movs	r3, #0
 80060ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80060ee:	2300      	movs	r3, #0
 80060f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80060f2:	2300      	movs	r3, #0
 80060f4:	61fb      	str	r3, [r7, #28]
 80060f6:	e16b      	b.n	80063d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80060f8:	2201      	movs	r2, #1
 80060fa:	69fb      	ldr	r3, [r7, #28]
 80060fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006100:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	697a      	ldr	r2, [r7, #20]
 8006108:	4013      	ands	r3, r2
 800610a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800610c:	693a      	ldr	r2, [r7, #16]
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	429a      	cmp	r2, r3
 8006112:	f040 815a 	bne.w	80063ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	2b01      	cmp	r3, #1
 800611c:	d00b      	beq.n	8006136 <HAL_GPIO_Init+0x5a>
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	2b02      	cmp	r3, #2
 8006124:	d007      	beq.n	8006136 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800612a:	2b11      	cmp	r3, #17
 800612c:	d003      	beq.n	8006136 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	2b12      	cmp	r3, #18
 8006134:	d130      	bne.n	8006198 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	005b      	lsls	r3, r3, #1
 8006140:	2203      	movs	r2, #3
 8006142:	fa02 f303 	lsl.w	r3, r2, r3
 8006146:	43db      	mvns	r3, r3
 8006148:	69ba      	ldr	r2, [r7, #24]
 800614a:	4013      	ands	r3, r2
 800614c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	68da      	ldr	r2, [r3, #12]
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	005b      	lsls	r3, r3, #1
 8006156:	fa02 f303 	lsl.w	r3, r2, r3
 800615a:	69ba      	ldr	r2, [r7, #24]
 800615c:	4313      	orrs	r3, r2
 800615e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	69ba      	ldr	r2, [r7, #24]
 8006164:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800616c:	2201      	movs	r2, #1
 800616e:	69fb      	ldr	r3, [r7, #28]
 8006170:	fa02 f303 	lsl.w	r3, r2, r3
 8006174:	43db      	mvns	r3, r3
 8006176:	69ba      	ldr	r2, [r7, #24]
 8006178:	4013      	ands	r3, r2
 800617a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	091b      	lsrs	r3, r3, #4
 8006182:	f003 0201 	and.w	r2, r3, #1
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	fa02 f303 	lsl.w	r3, r2, r3
 800618c:	69ba      	ldr	r2, [r7, #24]
 800618e:	4313      	orrs	r3, r2
 8006190:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800619e:	69fb      	ldr	r3, [r7, #28]
 80061a0:	005b      	lsls	r3, r3, #1
 80061a2:	2203      	movs	r2, #3
 80061a4:	fa02 f303 	lsl.w	r3, r2, r3
 80061a8:	43db      	mvns	r3, r3
 80061aa:	69ba      	ldr	r2, [r7, #24]
 80061ac:	4013      	ands	r3, r2
 80061ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	689a      	ldr	r2, [r3, #8]
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	005b      	lsls	r3, r3, #1
 80061b8:	fa02 f303 	lsl.w	r3, r2, r3
 80061bc:	69ba      	ldr	r2, [r7, #24]
 80061be:	4313      	orrs	r3, r2
 80061c0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	69ba      	ldr	r2, [r7, #24]
 80061c6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	2b02      	cmp	r3, #2
 80061ce:	d003      	beq.n	80061d8 <HAL_GPIO_Init+0xfc>
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	2b12      	cmp	r3, #18
 80061d6:	d123      	bne.n	8006220 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	08da      	lsrs	r2, r3, #3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	3208      	adds	r2, #8
 80061e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	f003 0307 	and.w	r3, r3, #7
 80061ec:	009b      	lsls	r3, r3, #2
 80061ee:	220f      	movs	r2, #15
 80061f0:	fa02 f303 	lsl.w	r3, r2, r3
 80061f4:	43db      	mvns	r3, r3
 80061f6:	69ba      	ldr	r2, [r7, #24]
 80061f8:	4013      	ands	r3, r2
 80061fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	691a      	ldr	r2, [r3, #16]
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	f003 0307 	and.w	r3, r3, #7
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	fa02 f303 	lsl.w	r3, r2, r3
 800620c:	69ba      	ldr	r2, [r7, #24]
 800620e:	4313      	orrs	r3, r2
 8006210:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	08da      	lsrs	r2, r3, #3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	3208      	adds	r2, #8
 800621a:	69b9      	ldr	r1, [r7, #24]
 800621c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	005b      	lsls	r3, r3, #1
 800622a:	2203      	movs	r2, #3
 800622c:	fa02 f303 	lsl.w	r3, r2, r3
 8006230:	43db      	mvns	r3, r3
 8006232:	69ba      	ldr	r2, [r7, #24]
 8006234:	4013      	ands	r3, r2
 8006236:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	f003 0203 	and.w	r2, r3, #3
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	005b      	lsls	r3, r3, #1
 8006244:	fa02 f303 	lsl.w	r3, r2, r3
 8006248:	69ba      	ldr	r2, [r7, #24]
 800624a:	4313      	orrs	r3, r2
 800624c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	69ba      	ldr	r2, [r7, #24]
 8006252:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800625c:	2b00      	cmp	r3, #0
 800625e:	f000 80b4 	beq.w	80063ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006262:	2300      	movs	r3, #0
 8006264:	60fb      	str	r3, [r7, #12]
 8006266:	4b5f      	ldr	r3, [pc, #380]	; (80063e4 <HAL_GPIO_Init+0x308>)
 8006268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800626a:	4a5e      	ldr	r2, [pc, #376]	; (80063e4 <HAL_GPIO_Init+0x308>)
 800626c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006270:	6453      	str	r3, [r2, #68]	; 0x44
 8006272:	4b5c      	ldr	r3, [pc, #368]	; (80063e4 <HAL_GPIO_Init+0x308>)
 8006274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006276:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800627a:	60fb      	str	r3, [r7, #12]
 800627c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800627e:	4a5a      	ldr	r2, [pc, #360]	; (80063e8 <HAL_GPIO_Init+0x30c>)
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	089b      	lsrs	r3, r3, #2
 8006284:	3302      	adds	r3, #2
 8006286:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800628a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800628c:	69fb      	ldr	r3, [r7, #28]
 800628e:	f003 0303 	and.w	r3, r3, #3
 8006292:	009b      	lsls	r3, r3, #2
 8006294:	220f      	movs	r2, #15
 8006296:	fa02 f303 	lsl.w	r3, r2, r3
 800629a:	43db      	mvns	r3, r3
 800629c:	69ba      	ldr	r2, [r7, #24]
 800629e:	4013      	ands	r3, r2
 80062a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a51      	ldr	r2, [pc, #324]	; (80063ec <HAL_GPIO_Init+0x310>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d02b      	beq.n	8006302 <HAL_GPIO_Init+0x226>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a50      	ldr	r2, [pc, #320]	; (80063f0 <HAL_GPIO_Init+0x314>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d025      	beq.n	80062fe <HAL_GPIO_Init+0x222>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a4f      	ldr	r2, [pc, #316]	; (80063f4 <HAL_GPIO_Init+0x318>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d01f      	beq.n	80062fa <HAL_GPIO_Init+0x21e>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a4e      	ldr	r2, [pc, #312]	; (80063f8 <HAL_GPIO_Init+0x31c>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d019      	beq.n	80062f6 <HAL_GPIO_Init+0x21a>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a4d      	ldr	r2, [pc, #308]	; (80063fc <HAL_GPIO_Init+0x320>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d013      	beq.n	80062f2 <HAL_GPIO_Init+0x216>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4a4c      	ldr	r2, [pc, #304]	; (8006400 <HAL_GPIO_Init+0x324>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d00d      	beq.n	80062ee <HAL_GPIO_Init+0x212>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a4b      	ldr	r2, [pc, #300]	; (8006404 <HAL_GPIO_Init+0x328>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d007      	beq.n	80062ea <HAL_GPIO_Init+0x20e>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a4a      	ldr	r2, [pc, #296]	; (8006408 <HAL_GPIO_Init+0x32c>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d101      	bne.n	80062e6 <HAL_GPIO_Init+0x20a>
 80062e2:	2307      	movs	r3, #7
 80062e4:	e00e      	b.n	8006304 <HAL_GPIO_Init+0x228>
 80062e6:	2308      	movs	r3, #8
 80062e8:	e00c      	b.n	8006304 <HAL_GPIO_Init+0x228>
 80062ea:	2306      	movs	r3, #6
 80062ec:	e00a      	b.n	8006304 <HAL_GPIO_Init+0x228>
 80062ee:	2305      	movs	r3, #5
 80062f0:	e008      	b.n	8006304 <HAL_GPIO_Init+0x228>
 80062f2:	2304      	movs	r3, #4
 80062f4:	e006      	b.n	8006304 <HAL_GPIO_Init+0x228>
 80062f6:	2303      	movs	r3, #3
 80062f8:	e004      	b.n	8006304 <HAL_GPIO_Init+0x228>
 80062fa:	2302      	movs	r3, #2
 80062fc:	e002      	b.n	8006304 <HAL_GPIO_Init+0x228>
 80062fe:	2301      	movs	r3, #1
 8006300:	e000      	b.n	8006304 <HAL_GPIO_Init+0x228>
 8006302:	2300      	movs	r3, #0
 8006304:	69fa      	ldr	r2, [r7, #28]
 8006306:	f002 0203 	and.w	r2, r2, #3
 800630a:	0092      	lsls	r2, r2, #2
 800630c:	4093      	lsls	r3, r2
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	4313      	orrs	r3, r2
 8006312:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006314:	4934      	ldr	r1, [pc, #208]	; (80063e8 <HAL_GPIO_Init+0x30c>)
 8006316:	69fb      	ldr	r3, [r7, #28]
 8006318:	089b      	lsrs	r3, r3, #2
 800631a:	3302      	adds	r3, #2
 800631c:	69ba      	ldr	r2, [r7, #24]
 800631e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006322:	4b3a      	ldr	r3, [pc, #232]	; (800640c <HAL_GPIO_Init+0x330>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	43db      	mvns	r3, r3
 800632c:	69ba      	ldr	r2, [r7, #24]
 800632e:	4013      	ands	r3, r2
 8006330:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800633a:	2b00      	cmp	r3, #0
 800633c:	d003      	beq.n	8006346 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800633e:	69ba      	ldr	r2, [r7, #24]
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	4313      	orrs	r3, r2
 8006344:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006346:	4a31      	ldr	r2, [pc, #196]	; (800640c <HAL_GPIO_Init+0x330>)
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800634c:	4b2f      	ldr	r3, [pc, #188]	; (800640c <HAL_GPIO_Init+0x330>)
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	43db      	mvns	r3, r3
 8006356:	69ba      	ldr	r2, [r7, #24]
 8006358:	4013      	ands	r3, r2
 800635a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d003      	beq.n	8006370 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006368:	69ba      	ldr	r2, [r7, #24]
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	4313      	orrs	r3, r2
 800636e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006370:	4a26      	ldr	r2, [pc, #152]	; (800640c <HAL_GPIO_Init+0x330>)
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006376:	4b25      	ldr	r3, [pc, #148]	; (800640c <HAL_GPIO_Init+0x330>)
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	43db      	mvns	r3, r3
 8006380:	69ba      	ldr	r2, [r7, #24]
 8006382:	4013      	ands	r3, r2
 8006384:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d003      	beq.n	800639a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006392:	69ba      	ldr	r2, [r7, #24]
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	4313      	orrs	r3, r2
 8006398:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800639a:	4a1c      	ldr	r2, [pc, #112]	; (800640c <HAL_GPIO_Init+0x330>)
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80063a0:	4b1a      	ldr	r3, [pc, #104]	; (800640c <HAL_GPIO_Init+0x330>)
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	43db      	mvns	r3, r3
 80063aa:	69ba      	ldr	r2, [r7, #24]
 80063ac:	4013      	ands	r3, r2
 80063ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d003      	beq.n	80063c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80063bc:	69ba      	ldr	r2, [r7, #24]
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80063c4:	4a11      	ldr	r2, [pc, #68]	; (800640c <HAL_GPIO_Init+0x330>)
 80063c6:	69bb      	ldr	r3, [r7, #24]
 80063c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	3301      	adds	r3, #1
 80063ce:	61fb      	str	r3, [r7, #28]
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	2b0f      	cmp	r3, #15
 80063d4:	f67f ae90 	bls.w	80060f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80063d8:	bf00      	nop
 80063da:	3724      	adds	r7, #36	; 0x24
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr
 80063e4:	40023800 	.word	0x40023800
 80063e8:	40013800 	.word	0x40013800
 80063ec:	40020000 	.word	0x40020000
 80063f0:	40020400 	.word	0x40020400
 80063f4:	40020800 	.word	0x40020800
 80063f8:	40020c00 	.word	0x40020c00
 80063fc:	40021000 	.word	0x40021000
 8006400:	40021400 	.word	0x40021400
 8006404:	40021800 	.word	0x40021800
 8006408:	40021c00 	.word	0x40021c00
 800640c:	40013c00 	.word	0x40013c00

08006410 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006410:	b480      	push	{r7}
 8006412:	b085      	sub	sp, #20
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	460b      	mov	r3, r1
 800641a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	691a      	ldr	r2, [r3, #16]
 8006420:	887b      	ldrh	r3, [r7, #2]
 8006422:	4013      	ands	r3, r2
 8006424:	2b00      	cmp	r3, #0
 8006426:	d002      	beq.n	800642e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006428:	2301      	movs	r3, #1
 800642a:	73fb      	strb	r3, [r7, #15]
 800642c:	e001      	b.n	8006432 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800642e:	2300      	movs	r3, #0
 8006430:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006432:	7bfb      	ldrb	r3, [r7, #15]
}
 8006434:	4618      	mov	r0, r3
 8006436:	3714      	adds	r7, #20
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	460b      	mov	r3, r1
 800644a:	807b      	strh	r3, [r7, #2]
 800644c:	4613      	mov	r3, r2
 800644e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006450:	787b      	ldrb	r3, [r7, #1]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d003      	beq.n	800645e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006456:	887a      	ldrh	r2, [r7, #2]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800645c:	e003      	b.n	8006466 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800645e:	887b      	ldrh	r3, [r7, #2]
 8006460:	041a      	lsls	r2, r3, #16
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	619a      	str	r2, [r3, #24]
}
 8006466:	bf00      	nop
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
	...

08006474 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b086      	sub	sp, #24
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d101      	bne.n	8006486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e25b      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0301 	and.w	r3, r3, #1
 800648e:	2b00      	cmp	r3, #0
 8006490:	d075      	beq.n	800657e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006492:	4ba3      	ldr	r3, [pc, #652]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	f003 030c 	and.w	r3, r3, #12
 800649a:	2b04      	cmp	r3, #4
 800649c:	d00c      	beq.n	80064b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800649e:	4ba0      	ldr	r3, [pc, #640]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80064a6:	2b08      	cmp	r3, #8
 80064a8:	d112      	bne.n	80064d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064aa:	4b9d      	ldr	r3, [pc, #628]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80064b6:	d10b      	bne.n	80064d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064b8:	4b99      	ldr	r3, [pc, #612]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d05b      	beq.n	800657c <HAL_RCC_OscConfig+0x108>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d157      	bne.n	800657c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	e236      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064d8:	d106      	bne.n	80064e8 <HAL_RCC_OscConfig+0x74>
 80064da:	4b91      	ldr	r3, [pc, #580]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a90      	ldr	r2, [pc, #576]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80064e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	e01d      	b.n	8006524 <HAL_RCC_OscConfig+0xb0>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064f0:	d10c      	bne.n	800650c <HAL_RCC_OscConfig+0x98>
 80064f2:	4b8b      	ldr	r3, [pc, #556]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a8a      	ldr	r2, [pc, #552]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80064f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80064fc:	6013      	str	r3, [r2, #0]
 80064fe:	4b88      	ldr	r3, [pc, #544]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a87      	ldr	r2, [pc, #540]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006508:	6013      	str	r3, [r2, #0]
 800650a:	e00b      	b.n	8006524 <HAL_RCC_OscConfig+0xb0>
 800650c:	4b84      	ldr	r3, [pc, #528]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a83      	ldr	r2, [pc, #524]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006512:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006516:	6013      	str	r3, [r2, #0]
 8006518:	4b81      	ldr	r3, [pc, #516]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a80      	ldr	r2, [pc, #512]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 800651e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006522:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d013      	beq.n	8006554 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800652c:	f7ff f86e 	bl	800560c <HAL_GetTick>
 8006530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006532:	e008      	b.n	8006546 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006534:	f7ff f86a 	bl	800560c <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	2b64      	cmp	r3, #100	; 0x64
 8006540:	d901      	bls.n	8006546 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	e1fb      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006546:	4b76      	ldr	r3, [pc, #472]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d0f0      	beq.n	8006534 <HAL_RCC_OscConfig+0xc0>
 8006552:	e014      	b.n	800657e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006554:	f7ff f85a 	bl	800560c <HAL_GetTick>
 8006558:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800655a:	e008      	b.n	800656e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800655c:	f7ff f856 	bl	800560c <HAL_GetTick>
 8006560:	4602      	mov	r2, r0
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	1ad3      	subs	r3, r2, r3
 8006566:	2b64      	cmp	r3, #100	; 0x64
 8006568:	d901      	bls.n	800656e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e1e7      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800656e:	4b6c      	ldr	r3, [pc, #432]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006576:	2b00      	cmp	r3, #0
 8006578:	d1f0      	bne.n	800655c <HAL_RCC_OscConfig+0xe8>
 800657a:	e000      	b.n	800657e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800657c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f003 0302 	and.w	r3, r3, #2
 8006586:	2b00      	cmp	r3, #0
 8006588:	d063      	beq.n	8006652 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800658a:	4b65      	ldr	r3, [pc, #404]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f003 030c 	and.w	r3, r3, #12
 8006592:	2b00      	cmp	r3, #0
 8006594:	d00b      	beq.n	80065ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006596:	4b62      	ldr	r3, [pc, #392]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800659e:	2b08      	cmp	r3, #8
 80065a0:	d11c      	bne.n	80065dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065a2:	4b5f      	ldr	r3, [pc, #380]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d116      	bne.n	80065dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065ae:	4b5c      	ldr	r3, [pc, #368]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 0302 	and.w	r3, r3, #2
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d005      	beq.n	80065c6 <HAL_RCC_OscConfig+0x152>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d001      	beq.n	80065c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e1bb      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065c6:	4b56      	ldr	r3, [pc, #344]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	00db      	lsls	r3, r3, #3
 80065d4:	4952      	ldr	r1, [pc, #328]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80065d6:	4313      	orrs	r3, r2
 80065d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065da:	e03a      	b.n	8006652 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d020      	beq.n	8006626 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065e4:	4b4f      	ldr	r3, [pc, #316]	; (8006724 <HAL_RCC_OscConfig+0x2b0>)
 80065e6:	2201      	movs	r2, #1
 80065e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065ea:	f7ff f80f 	bl	800560c <HAL_GetTick>
 80065ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065f0:	e008      	b.n	8006604 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065f2:	f7ff f80b 	bl	800560c <HAL_GetTick>
 80065f6:	4602      	mov	r2, r0
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	1ad3      	subs	r3, r2, r3
 80065fc:	2b02      	cmp	r3, #2
 80065fe:	d901      	bls.n	8006604 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006600:	2303      	movs	r3, #3
 8006602:	e19c      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006604:	4b46      	ldr	r3, [pc, #280]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f003 0302 	and.w	r3, r3, #2
 800660c:	2b00      	cmp	r3, #0
 800660e:	d0f0      	beq.n	80065f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006610:	4b43      	ldr	r3, [pc, #268]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	00db      	lsls	r3, r3, #3
 800661e:	4940      	ldr	r1, [pc, #256]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006620:	4313      	orrs	r3, r2
 8006622:	600b      	str	r3, [r1, #0]
 8006624:	e015      	b.n	8006652 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006626:	4b3f      	ldr	r3, [pc, #252]	; (8006724 <HAL_RCC_OscConfig+0x2b0>)
 8006628:	2200      	movs	r2, #0
 800662a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800662c:	f7fe ffee 	bl	800560c <HAL_GetTick>
 8006630:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006632:	e008      	b.n	8006646 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006634:	f7fe ffea 	bl	800560c <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	2b02      	cmp	r3, #2
 8006640:	d901      	bls.n	8006646 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e17b      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006646:	4b36      	ldr	r3, [pc, #216]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 0302 	and.w	r3, r3, #2
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1f0      	bne.n	8006634 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 0308 	and.w	r3, r3, #8
 800665a:	2b00      	cmp	r3, #0
 800665c:	d030      	beq.n	80066c0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	695b      	ldr	r3, [r3, #20]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d016      	beq.n	8006694 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006666:	4b30      	ldr	r3, [pc, #192]	; (8006728 <HAL_RCC_OscConfig+0x2b4>)
 8006668:	2201      	movs	r2, #1
 800666a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800666c:	f7fe ffce 	bl	800560c <HAL_GetTick>
 8006670:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006672:	e008      	b.n	8006686 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006674:	f7fe ffca 	bl	800560c <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b02      	cmp	r3, #2
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e15b      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006686:	4b26      	ldr	r3, [pc, #152]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 8006688:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	2b00      	cmp	r3, #0
 8006690:	d0f0      	beq.n	8006674 <HAL_RCC_OscConfig+0x200>
 8006692:	e015      	b.n	80066c0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006694:	4b24      	ldr	r3, [pc, #144]	; (8006728 <HAL_RCC_OscConfig+0x2b4>)
 8006696:	2200      	movs	r2, #0
 8006698:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800669a:	f7fe ffb7 	bl	800560c <HAL_GetTick>
 800669e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066a0:	e008      	b.n	80066b4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066a2:	f7fe ffb3 	bl	800560c <HAL_GetTick>
 80066a6:	4602      	mov	r2, r0
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	2b02      	cmp	r3, #2
 80066ae:	d901      	bls.n	80066b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e144      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066b4:	4b1a      	ldr	r3, [pc, #104]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80066b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1f0      	bne.n	80066a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0304 	and.w	r3, r3, #4
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 80a0 	beq.w	800680e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066ce:	2300      	movs	r3, #0
 80066d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066d2:	4b13      	ldr	r3, [pc, #76]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80066d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d10f      	bne.n	80066fe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066de:	2300      	movs	r3, #0
 80066e0:	60bb      	str	r3, [r7, #8]
 80066e2:	4b0f      	ldr	r3, [pc, #60]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80066e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e6:	4a0e      	ldr	r2, [pc, #56]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80066e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066ec:	6413      	str	r3, [r2, #64]	; 0x40
 80066ee:	4b0c      	ldr	r3, [pc, #48]	; (8006720 <HAL_RCC_OscConfig+0x2ac>)
 80066f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066f6:	60bb      	str	r3, [r7, #8]
 80066f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066fa:	2301      	movs	r3, #1
 80066fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066fe:	4b0b      	ldr	r3, [pc, #44]	; (800672c <HAL_RCC_OscConfig+0x2b8>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006706:	2b00      	cmp	r3, #0
 8006708:	d121      	bne.n	800674e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800670a:	4b08      	ldr	r3, [pc, #32]	; (800672c <HAL_RCC_OscConfig+0x2b8>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a07      	ldr	r2, [pc, #28]	; (800672c <HAL_RCC_OscConfig+0x2b8>)
 8006710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006714:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006716:	f7fe ff79 	bl	800560c <HAL_GetTick>
 800671a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800671c:	e011      	b.n	8006742 <HAL_RCC_OscConfig+0x2ce>
 800671e:	bf00      	nop
 8006720:	40023800 	.word	0x40023800
 8006724:	42470000 	.word	0x42470000
 8006728:	42470e80 	.word	0x42470e80
 800672c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006730:	f7fe ff6c 	bl	800560c <HAL_GetTick>
 8006734:	4602      	mov	r2, r0
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	1ad3      	subs	r3, r2, r3
 800673a:	2b02      	cmp	r3, #2
 800673c:	d901      	bls.n	8006742 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	e0fd      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006742:	4b81      	ldr	r3, [pc, #516]	; (8006948 <HAL_RCC_OscConfig+0x4d4>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800674a:	2b00      	cmp	r3, #0
 800674c:	d0f0      	beq.n	8006730 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d106      	bne.n	8006764 <HAL_RCC_OscConfig+0x2f0>
 8006756:	4b7d      	ldr	r3, [pc, #500]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 8006758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800675a:	4a7c      	ldr	r2, [pc, #496]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 800675c:	f043 0301 	orr.w	r3, r3, #1
 8006760:	6713      	str	r3, [r2, #112]	; 0x70
 8006762:	e01c      	b.n	800679e <HAL_RCC_OscConfig+0x32a>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	2b05      	cmp	r3, #5
 800676a:	d10c      	bne.n	8006786 <HAL_RCC_OscConfig+0x312>
 800676c:	4b77      	ldr	r3, [pc, #476]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 800676e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006770:	4a76      	ldr	r2, [pc, #472]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 8006772:	f043 0304 	orr.w	r3, r3, #4
 8006776:	6713      	str	r3, [r2, #112]	; 0x70
 8006778:	4b74      	ldr	r3, [pc, #464]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 800677a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800677c:	4a73      	ldr	r2, [pc, #460]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 800677e:	f043 0301 	orr.w	r3, r3, #1
 8006782:	6713      	str	r3, [r2, #112]	; 0x70
 8006784:	e00b      	b.n	800679e <HAL_RCC_OscConfig+0x32a>
 8006786:	4b71      	ldr	r3, [pc, #452]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 8006788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800678a:	4a70      	ldr	r2, [pc, #448]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 800678c:	f023 0301 	bic.w	r3, r3, #1
 8006790:	6713      	str	r3, [r2, #112]	; 0x70
 8006792:	4b6e      	ldr	r3, [pc, #440]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 8006794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006796:	4a6d      	ldr	r2, [pc, #436]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 8006798:	f023 0304 	bic.w	r3, r3, #4
 800679c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d015      	beq.n	80067d2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067a6:	f7fe ff31 	bl	800560c <HAL_GetTick>
 80067aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067ac:	e00a      	b.n	80067c4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067ae:	f7fe ff2d 	bl	800560c <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80067bc:	4293      	cmp	r3, r2
 80067be:	d901      	bls.n	80067c4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80067c0:	2303      	movs	r3, #3
 80067c2:	e0bc      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067c4:	4b61      	ldr	r3, [pc, #388]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 80067c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067c8:	f003 0302 	and.w	r3, r3, #2
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d0ee      	beq.n	80067ae <HAL_RCC_OscConfig+0x33a>
 80067d0:	e014      	b.n	80067fc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067d2:	f7fe ff1b 	bl	800560c <HAL_GetTick>
 80067d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067d8:	e00a      	b.n	80067f0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067da:	f7fe ff17 	bl	800560c <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d901      	bls.n	80067f0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e0a6      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067f0:	4b56      	ldr	r3, [pc, #344]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 80067f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067f4:	f003 0302 	and.w	r3, r3, #2
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1ee      	bne.n	80067da <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067fc:	7dfb      	ldrb	r3, [r7, #23]
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d105      	bne.n	800680e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006802:	4b52      	ldr	r3, [pc, #328]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 8006804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006806:	4a51      	ldr	r2, [pc, #324]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 8006808:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800680c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	2b00      	cmp	r3, #0
 8006814:	f000 8092 	beq.w	800693c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006818:	4b4c      	ldr	r3, [pc, #304]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	f003 030c 	and.w	r3, r3, #12
 8006820:	2b08      	cmp	r3, #8
 8006822:	d05c      	beq.n	80068de <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	699b      	ldr	r3, [r3, #24]
 8006828:	2b02      	cmp	r3, #2
 800682a:	d141      	bne.n	80068b0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800682c:	4b48      	ldr	r3, [pc, #288]	; (8006950 <HAL_RCC_OscConfig+0x4dc>)
 800682e:	2200      	movs	r2, #0
 8006830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006832:	f7fe feeb 	bl	800560c <HAL_GetTick>
 8006836:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006838:	e008      	b.n	800684c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800683a:	f7fe fee7 	bl	800560c <HAL_GetTick>
 800683e:	4602      	mov	r2, r0
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	1ad3      	subs	r3, r2, r3
 8006844:	2b02      	cmp	r3, #2
 8006846:	d901      	bls.n	800684c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006848:	2303      	movs	r3, #3
 800684a:	e078      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800684c:	4b3f      	ldr	r3, [pc, #252]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006854:	2b00      	cmp	r3, #0
 8006856:	d1f0      	bne.n	800683a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	69da      	ldr	r2, [r3, #28]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6a1b      	ldr	r3, [r3, #32]
 8006860:	431a      	orrs	r2, r3
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006866:	019b      	lsls	r3, r3, #6
 8006868:	431a      	orrs	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800686e:	085b      	lsrs	r3, r3, #1
 8006870:	3b01      	subs	r3, #1
 8006872:	041b      	lsls	r3, r3, #16
 8006874:	431a      	orrs	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800687a:	061b      	lsls	r3, r3, #24
 800687c:	4933      	ldr	r1, [pc, #204]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 800687e:	4313      	orrs	r3, r2
 8006880:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006882:	4b33      	ldr	r3, [pc, #204]	; (8006950 <HAL_RCC_OscConfig+0x4dc>)
 8006884:	2201      	movs	r2, #1
 8006886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006888:	f7fe fec0 	bl	800560c <HAL_GetTick>
 800688c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800688e:	e008      	b.n	80068a2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006890:	f7fe febc 	bl	800560c <HAL_GetTick>
 8006894:	4602      	mov	r2, r0
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	2b02      	cmp	r3, #2
 800689c:	d901      	bls.n	80068a2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e04d      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068a2:	4b2a      	ldr	r3, [pc, #168]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d0f0      	beq.n	8006890 <HAL_RCC_OscConfig+0x41c>
 80068ae:	e045      	b.n	800693c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068b0:	4b27      	ldr	r3, [pc, #156]	; (8006950 <HAL_RCC_OscConfig+0x4dc>)
 80068b2:	2200      	movs	r2, #0
 80068b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068b6:	f7fe fea9 	bl	800560c <HAL_GetTick>
 80068ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068bc:	e008      	b.n	80068d0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068be:	f7fe fea5 	bl	800560c <HAL_GetTick>
 80068c2:	4602      	mov	r2, r0
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	1ad3      	subs	r3, r2, r3
 80068c8:	2b02      	cmp	r3, #2
 80068ca:	d901      	bls.n	80068d0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80068cc:	2303      	movs	r3, #3
 80068ce:	e036      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068d0:	4b1e      	ldr	r3, [pc, #120]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d1f0      	bne.n	80068be <HAL_RCC_OscConfig+0x44a>
 80068dc:	e02e      	b.n	800693c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	699b      	ldr	r3, [r3, #24]
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d101      	bne.n	80068ea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e029      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80068ea:	4b18      	ldr	r3, [pc, #96]	; (800694c <HAL_RCC_OscConfig+0x4d8>)
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	69db      	ldr	r3, [r3, #28]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d11c      	bne.n	8006938 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006908:	429a      	cmp	r2, r3
 800690a:	d115      	bne.n	8006938 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006912:	4013      	ands	r3, r2
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006918:	4293      	cmp	r3, r2
 800691a:	d10d      	bne.n	8006938 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006926:	429a      	cmp	r2, r3
 8006928:	d106      	bne.n	8006938 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006934:	429a      	cmp	r2, r3
 8006936:	d001      	beq.n	800693c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	e000      	b.n	800693e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3718      	adds	r7, #24
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	40007000 	.word	0x40007000
 800694c:	40023800 	.word	0x40023800
 8006950:	42470060 	.word	0x42470060

08006954 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d101      	bne.n	8006968 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e0cc      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006968:	4b68      	ldr	r3, [pc, #416]	; (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 030f 	and.w	r3, r3, #15
 8006970:	683a      	ldr	r2, [r7, #0]
 8006972:	429a      	cmp	r2, r3
 8006974:	d90c      	bls.n	8006990 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006976:	4b65      	ldr	r3, [pc, #404]	; (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 8006978:	683a      	ldr	r2, [r7, #0]
 800697a:	b2d2      	uxtb	r2, r2
 800697c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800697e:	4b63      	ldr	r3, [pc, #396]	; (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 030f 	and.w	r3, r3, #15
 8006986:	683a      	ldr	r2, [r7, #0]
 8006988:	429a      	cmp	r2, r3
 800698a:	d001      	beq.n	8006990 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	e0b8      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0302 	and.w	r3, r3, #2
 8006998:	2b00      	cmp	r3, #0
 800699a:	d020      	beq.n	80069de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0304 	and.w	r3, r3, #4
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d005      	beq.n	80069b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069a8:	4b59      	ldr	r3, [pc, #356]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	4a58      	ldr	r2, [pc, #352]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80069b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 0308 	and.w	r3, r3, #8
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d005      	beq.n	80069cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80069c0:	4b53      	ldr	r3, [pc, #332]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	4a52      	ldr	r2, [pc, #328]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80069ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069cc:	4b50      	ldr	r3, [pc, #320]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	494d      	ldr	r1, [pc, #308]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069da:	4313      	orrs	r3, r2
 80069dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 0301 	and.w	r3, r3, #1
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d044      	beq.n	8006a74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d107      	bne.n	8006a02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069f2:	4b47      	ldr	r3, [pc, #284]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d119      	bne.n	8006a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e07f      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d003      	beq.n	8006a12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a0e:	2b03      	cmp	r3, #3
 8006a10:	d107      	bne.n	8006a22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a12:	4b3f      	ldr	r3, [pc, #252]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d109      	bne.n	8006a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e06f      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a22:	4b3b      	ldr	r3, [pc, #236]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0302 	and.w	r3, r3, #2
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d101      	bne.n	8006a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e067      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a32:	4b37      	ldr	r3, [pc, #220]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	f023 0203 	bic.w	r2, r3, #3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	4934      	ldr	r1, [pc, #208]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006a40:	4313      	orrs	r3, r2
 8006a42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a44:	f7fe fde2 	bl	800560c <HAL_GetTick>
 8006a48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a4a:	e00a      	b.n	8006a62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a4c:	f7fe fdde 	bl	800560c <HAL_GetTick>
 8006a50:	4602      	mov	r2, r0
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	1ad3      	subs	r3, r2, r3
 8006a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d901      	bls.n	8006a62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e04f      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a62:	4b2b      	ldr	r3, [pc, #172]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	f003 020c 	and.w	r2, r3, #12
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d1eb      	bne.n	8006a4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a74:	4b25      	ldr	r3, [pc, #148]	; (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 030f 	and.w	r3, r3, #15
 8006a7c:	683a      	ldr	r2, [r7, #0]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d20c      	bcs.n	8006a9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a82:	4b22      	ldr	r3, [pc, #136]	; (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 8006a84:	683a      	ldr	r2, [r7, #0]
 8006a86:	b2d2      	uxtb	r2, r2
 8006a88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a8a:	4b20      	ldr	r3, [pc, #128]	; (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 030f 	and.w	r3, r3, #15
 8006a92:	683a      	ldr	r2, [r7, #0]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d001      	beq.n	8006a9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e032      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f003 0304 	and.w	r3, r3, #4
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d008      	beq.n	8006aba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006aa8:	4b19      	ldr	r3, [pc, #100]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	4916      	ldr	r1, [pc, #88]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 0308 	and.w	r3, r3, #8
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d009      	beq.n	8006ada <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ac6:	4b12      	ldr	r3, [pc, #72]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	691b      	ldr	r3, [r3, #16]
 8006ad2:	00db      	lsls	r3, r3, #3
 8006ad4:	490e      	ldr	r1, [pc, #56]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006ada:	f000 f821 	bl	8006b20 <HAL_RCC_GetSysClockFreq>
 8006ade:	4601      	mov	r1, r0
 8006ae0:	4b0b      	ldr	r3, [pc, #44]	; (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	091b      	lsrs	r3, r3, #4
 8006ae6:	f003 030f 	and.w	r3, r3, #15
 8006aea:	4a0a      	ldr	r2, [pc, #40]	; (8006b14 <HAL_RCC_ClockConfig+0x1c0>)
 8006aec:	5cd3      	ldrb	r3, [r2, r3]
 8006aee:	fa21 f303 	lsr.w	r3, r1, r3
 8006af2:	4a09      	ldr	r2, [pc, #36]	; (8006b18 <HAL_RCC_ClockConfig+0x1c4>)
 8006af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006af6:	4b09      	ldr	r3, [pc, #36]	; (8006b1c <HAL_RCC_ClockConfig+0x1c8>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4618      	mov	r0, r3
 8006afc:	f7fe fd42 	bl	8005584 <HAL_InitTick>

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3710      	adds	r7, #16
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	40023c00 	.word	0x40023c00
 8006b10:	40023800 	.word	0x40023800
 8006b14:	0800970c 	.word	0x0800970c
 8006b18:	2000000c 	.word	0x2000000c
 8006b1c:	20000010 	.word	0x20000010

08006b20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b22:	b085      	sub	sp, #20
 8006b24:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b26:	2300      	movs	r3, #0
 8006b28:	607b      	str	r3, [r7, #4]
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	60fb      	str	r3, [r7, #12]
 8006b2e:	2300      	movs	r3, #0
 8006b30:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006b32:	2300      	movs	r3, #0
 8006b34:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b36:	4b63      	ldr	r3, [pc, #396]	; (8006cc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	f003 030c 	and.w	r3, r3, #12
 8006b3e:	2b04      	cmp	r3, #4
 8006b40:	d007      	beq.n	8006b52 <HAL_RCC_GetSysClockFreq+0x32>
 8006b42:	2b08      	cmp	r3, #8
 8006b44:	d008      	beq.n	8006b58 <HAL_RCC_GetSysClockFreq+0x38>
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f040 80b4 	bne.w	8006cb4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b4c:	4b5e      	ldr	r3, [pc, #376]	; (8006cc8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006b4e:	60bb      	str	r3, [r7, #8]
       break;
 8006b50:	e0b3      	b.n	8006cba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b52:	4b5e      	ldr	r3, [pc, #376]	; (8006ccc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006b54:	60bb      	str	r3, [r7, #8]
      break;
 8006b56:	e0b0      	b.n	8006cba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b58:	4b5a      	ldr	r3, [pc, #360]	; (8006cc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b60:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b62:	4b58      	ldr	r3, [pc, #352]	; (8006cc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d04a      	beq.n	8006c04 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b6e:	4b55      	ldr	r3, [pc, #340]	; (8006cc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	099b      	lsrs	r3, r3, #6
 8006b74:	f04f 0400 	mov.w	r4, #0
 8006b78:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006b7c:	f04f 0200 	mov.w	r2, #0
 8006b80:	ea03 0501 	and.w	r5, r3, r1
 8006b84:	ea04 0602 	and.w	r6, r4, r2
 8006b88:	4629      	mov	r1, r5
 8006b8a:	4632      	mov	r2, r6
 8006b8c:	f04f 0300 	mov.w	r3, #0
 8006b90:	f04f 0400 	mov.w	r4, #0
 8006b94:	0154      	lsls	r4, r2, #5
 8006b96:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006b9a:	014b      	lsls	r3, r1, #5
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	4622      	mov	r2, r4
 8006ba0:	1b49      	subs	r1, r1, r5
 8006ba2:	eb62 0206 	sbc.w	r2, r2, r6
 8006ba6:	f04f 0300 	mov.w	r3, #0
 8006baa:	f04f 0400 	mov.w	r4, #0
 8006bae:	0194      	lsls	r4, r2, #6
 8006bb0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006bb4:	018b      	lsls	r3, r1, #6
 8006bb6:	1a5b      	subs	r3, r3, r1
 8006bb8:	eb64 0402 	sbc.w	r4, r4, r2
 8006bbc:	f04f 0100 	mov.w	r1, #0
 8006bc0:	f04f 0200 	mov.w	r2, #0
 8006bc4:	00e2      	lsls	r2, r4, #3
 8006bc6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006bca:	00d9      	lsls	r1, r3, #3
 8006bcc:	460b      	mov	r3, r1
 8006bce:	4614      	mov	r4, r2
 8006bd0:	195b      	adds	r3, r3, r5
 8006bd2:	eb44 0406 	adc.w	r4, r4, r6
 8006bd6:	f04f 0100 	mov.w	r1, #0
 8006bda:	f04f 0200 	mov.w	r2, #0
 8006bde:	0262      	lsls	r2, r4, #9
 8006be0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006be4:	0259      	lsls	r1, r3, #9
 8006be6:	460b      	mov	r3, r1
 8006be8:	4614      	mov	r4, r2
 8006bea:	4618      	mov	r0, r3
 8006bec:	4621      	mov	r1, r4
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f04f 0400 	mov.w	r4, #0
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	4623      	mov	r3, r4
 8006bf8:	f7f9 ffb8 	bl	8000b6c <__aeabi_uldivmod>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	460c      	mov	r4, r1
 8006c00:	60fb      	str	r3, [r7, #12]
 8006c02:	e049      	b.n	8006c98 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c04:	4b2f      	ldr	r3, [pc, #188]	; (8006cc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	099b      	lsrs	r3, r3, #6
 8006c0a:	f04f 0400 	mov.w	r4, #0
 8006c0e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c12:	f04f 0200 	mov.w	r2, #0
 8006c16:	ea03 0501 	and.w	r5, r3, r1
 8006c1a:	ea04 0602 	and.w	r6, r4, r2
 8006c1e:	4629      	mov	r1, r5
 8006c20:	4632      	mov	r2, r6
 8006c22:	f04f 0300 	mov.w	r3, #0
 8006c26:	f04f 0400 	mov.w	r4, #0
 8006c2a:	0154      	lsls	r4, r2, #5
 8006c2c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006c30:	014b      	lsls	r3, r1, #5
 8006c32:	4619      	mov	r1, r3
 8006c34:	4622      	mov	r2, r4
 8006c36:	1b49      	subs	r1, r1, r5
 8006c38:	eb62 0206 	sbc.w	r2, r2, r6
 8006c3c:	f04f 0300 	mov.w	r3, #0
 8006c40:	f04f 0400 	mov.w	r4, #0
 8006c44:	0194      	lsls	r4, r2, #6
 8006c46:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006c4a:	018b      	lsls	r3, r1, #6
 8006c4c:	1a5b      	subs	r3, r3, r1
 8006c4e:	eb64 0402 	sbc.w	r4, r4, r2
 8006c52:	f04f 0100 	mov.w	r1, #0
 8006c56:	f04f 0200 	mov.w	r2, #0
 8006c5a:	00e2      	lsls	r2, r4, #3
 8006c5c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006c60:	00d9      	lsls	r1, r3, #3
 8006c62:	460b      	mov	r3, r1
 8006c64:	4614      	mov	r4, r2
 8006c66:	195b      	adds	r3, r3, r5
 8006c68:	eb44 0406 	adc.w	r4, r4, r6
 8006c6c:	f04f 0100 	mov.w	r1, #0
 8006c70:	f04f 0200 	mov.w	r2, #0
 8006c74:	02a2      	lsls	r2, r4, #10
 8006c76:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006c7a:	0299      	lsls	r1, r3, #10
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	4614      	mov	r4, r2
 8006c80:	4618      	mov	r0, r3
 8006c82:	4621      	mov	r1, r4
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f04f 0400 	mov.w	r4, #0
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	4623      	mov	r3, r4
 8006c8e:	f7f9 ff6d 	bl	8000b6c <__aeabi_uldivmod>
 8006c92:	4603      	mov	r3, r0
 8006c94:	460c      	mov	r4, r1
 8006c96:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006c98:	4b0a      	ldr	r3, [pc, #40]	; (8006cc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	0c1b      	lsrs	r3, r3, #16
 8006c9e:	f003 0303 	and.w	r3, r3, #3
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	005b      	lsls	r3, r3, #1
 8006ca6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cb0:	60bb      	str	r3, [r7, #8]
      break;
 8006cb2:	e002      	b.n	8006cba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006cb4:	4b04      	ldr	r3, [pc, #16]	; (8006cc8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006cb6:	60bb      	str	r3, [r7, #8]
      break;
 8006cb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cba:	68bb      	ldr	r3, [r7, #8]
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3714      	adds	r7, #20
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cc4:	40023800 	.word	0x40023800
 8006cc8:	00f42400 	.word	0x00f42400
 8006ccc:	007a1200 	.word	0x007a1200

08006cd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cd4:	4b03      	ldr	r3, [pc, #12]	; (8006ce4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop
 8006ce4:	2000000c 	.word	0x2000000c

08006ce8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006cec:	f7ff fff0 	bl	8006cd0 <HAL_RCC_GetHCLKFreq>
 8006cf0:	4601      	mov	r1, r0
 8006cf2:	4b05      	ldr	r3, [pc, #20]	; (8006d08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	0a9b      	lsrs	r3, r3, #10
 8006cf8:	f003 0307 	and.w	r3, r3, #7
 8006cfc:	4a03      	ldr	r2, [pc, #12]	; (8006d0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006cfe:	5cd3      	ldrb	r3, [r2, r3]
 8006d00:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	bd80      	pop	{r7, pc}
 8006d08:	40023800 	.word	0x40023800
 8006d0c:	0800971c 	.word	0x0800971c

08006d10 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	220f      	movs	r2, #15
 8006d1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006d20:	4b12      	ldr	r3, [pc, #72]	; (8006d6c <HAL_RCC_GetClockConfig+0x5c>)
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	f003 0203 	and.w	r2, r3, #3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006d2c:	4b0f      	ldr	r3, [pc, #60]	; (8006d6c <HAL_RCC_GetClockConfig+0x5c>)
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006d38:	4b0c      	ldr	r3, [pc, #48]	; (8006d6c <HAL_RCC_GetClockConfig+0x5c>)
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006d44:	4b09      	ldr	r3, [pc, #36]	; (8006d6c <HAL_RCC_GetClockConfig+0x5c>)
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	08db      	lsrs	r3, r3, #3
 8006d4a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006d52:	4b07      	ldr	r3, [pc, #28]	; (8006d70 <HAL_RCC_GetClockConfig+0x60>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 020f 	and.w	r2, r3, #15
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	601a      	str	r2, [r3, #0]
}
 8006d5e:	bf00      	nop
 8006d60:	370c      	adds	r7, #12
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	40023800 	.word	0x40023800
 8006d70:	40023c00 	.word	0x40023c00

08006d74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b082      	sub	sp, #8
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d101      	bne.n	8006d86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e056      	b.n	8006e34 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d106      	bne.n	8006da6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f7fe f95b 	bl	800505c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2202      	movs	r2, #2
 8006daa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dbc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	685a      	ldr	r2, [r3, #4]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	431a      	orrs	r2, r3
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	431a      	orrs	r2, r3
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	431a      	orrs	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	695b      	ldr	r3, [r3, #20]
 8006dd8:	431a      	orrs	r2, r3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	699b      	ldr	r3, [r3, #24]
 8006dde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006de2:	431a      	orrs	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	69db      	ldr	r3, [r3, #28]
 8006de8:	431a      	orrs	r2, r3
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6a1b      	ldr	r3, [r3, #32]
 8006dee:	ea42 0103 	orr.w	r1, r2, r3
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	430a      	orrs	r2, r1
 8006dfc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	699b      	ldr	r3, [r3, #24]
 8006e02:	0c1b      	lsrs	r3, r3, #16
 8006e04:	f003 0104 	and.w	r1, r3, #4
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	430a      	orrs	r2, r1
 8006e12:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	69da      	ldr	r2, [r3, #28]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e22:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006e32:	2300      	movs	r3, #0
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3708      	adds	r7, #8
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b088      	sub	sp, #32
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	60f8      	str	r0, [r7, #12]
 8006e44:	60b9      	str	r1, [r7, #8]
 8006e46:	603b      	str	r3, [r7, #0]
 8006e48:	4613      	mov	r3, r2
 8006e4a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d101      	bne.n	8006e5e <HAL_SPI_Transmit+0x22>
 8006e5a:	2302      	movs	r3, #2
 8006e5c:	e11e      	b.n	800709c <HAL_SPI_Transmit+0x260>
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2201      	movs	r2, #1
 8006e62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e66:	f7fe fbd1 	bl	800560c <HAL_GetTick>
 8006e6a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006e6c:	88fb      	ldrh	r3, [r7, #6]
 8006e6e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d002      	beq.n	8006e82 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006e7c:	2302      	movs	r3, #2
 8006e7e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006e80:	e103      	b.n	800708a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d002      	beq.n	8006e8e <HAL_SPI_Transmit+0x52>
 8006e88:	88fb      	ldrh	r3, [r7, #6]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d102      	bne.n	8006e94 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006e92:	e0fa      	b.n	800708a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2203      	movs	r2, #3
 8006e98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	88fa      	ldrh	r2, [r7, #6]
 8006eac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	88fa      	ldrh	r2, [r7, #6]
 8006eb2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eda:	d107      	bne.n	8006eec <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006eea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ef6:	2b40      	cmp	r3, #64	; 0x40
 8006ef8:	d007      	beq.n	8006f0a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f12:	d14b      	bne.n	8006fac <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d002      	beq.n	8006f22 <HAL_SPI_Transmit+0xe6>
 8006f1c:	8afb      	ldrh	r3, [r7, #22]
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d13e      	bne.n	8006fa0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f26:	881a      	ldrh	r2, [r3, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f32:	1c9a      	adds	r2, r3, #2
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	b29a      	uxth	r2, r3
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006f46:	e02b      	b.n	8006fa0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f003 0302 	and.w	r3, r3, #2
 8006f52:	2b02      	cmp	r3, #2
 8006f54:	d112      	bne.n	8006f7c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f5a:	881a      	ldrh	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f66:	1c9a      	adds	r2, r3, #2
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	3b01      	subs	r3, #1
 8006f74:	b29a      	uxth	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	86da      	strh	r2, [r3, #54]	; 0x36
 8006f7a:	e011      	b.n	8006fa0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f7c:	f7fe fb46 	bl	800560c <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	683a      	ldr	r2, [r7, #0]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d803      	bhi.n	8006f94 <HAL_SPI_Transmit+0x158>
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f92:	d102      	bne.n	8006f9a <HAL_SPI_Transmit+0x15e>
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d102      	bne.n	8006fa0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8006f9a:	2303      	movs	r3, #3
 8006f9c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006f9e:	e074      	b.n	800708a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1ce      	bne.n	8006f48 <HAL_SPI_Transmit+0x10c>
 8006faa:	e04c      	b.n	8007046 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d002      	beq.n	8006fba <HAL_SPI_Transmit+0x17e>
 8006fb4:	8afb      	ldrh	r3, [r7, #22]
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d140      	bne.n	800703c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	330c      	adds	r3, #12
 8006fc4:	7812      	ldrb	r2, [r2, #0]
 8006fc6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fcc:	1c5a      	adds	r2, r3, #1
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	3b01      	subs	r3, #1
 8006fda:	b29a      	uxth	r2, r3
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006fe0:	e02c      	b.n	800703c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	f003 0302 	and.w	r3, r3, #2
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d113      	bne.n	8007018 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	330c      	adds	r3, #12
 8006ffa:	7812      	ldrb	r2, [r2, #0]
 8006ffc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007002:	1c5a      	adds	r2, r3, #1
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800700c:	b29b      	uxth	r3, r3
 800700e:	3b01      	subs	r3, #1
 8007010:	b29a      	uxth	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	86da      	strh	r2, [r3, #54]	; 0x36
 8007016:	e011      	b.n	800703c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007018:	f7fe faf8 	bl	800560c <HAL_GetTick>
 800701c:	4602      	mov	r2, r0
 800701e:	69bb      	ldr	r3, [r7, #24]
 8007020:	1ad3      	subs	r3, r2, r3
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	429a      	cmp	r2, r3
 8007026:	d803      	bhi.n	8007030 <HAL_SPI_Transmit+0x1f4>
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702e:	d102      	bne.n	8007036 <HAL_SPI_Transmit+0x1fa>
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d102      	bne.n	800703c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007036:	2303      	movs	r3, #3
 8007038:	77fb      	strb	r3, [r7, #31]
          goto error;
 800703a:	e026      	b.n	800708a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007040:	b29b      	uxth	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d1cd      	bne.n	8006fe2 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007046:	69ba      	ldr	r2, [r7, #24]
 8007048:	6839      	ldr	r1, [r7, #0]
 800704a:	68f8      	ldr	r0, [r7, #12]
 800704c:	f000 fa44 	bl	80074d8 <SPI_EndRxTxTransaction>
 8007050:	4603      	mov	r3, r0
 8007052:	2b00      	cmp	r3, #0
 8007054:	d002      	beq.n	800705c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2220      	movs	r2, #32
 800705a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d10a      	bne.n	800707a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007064:	2300      	movs	r3, #0
 8007066:	613b      	str	r3, [r7, #16]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	68db      	ldr	r3, [r3, #12]
 800706e:	613b      	str	r3, [r7, #16]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	613b      	str	r3, [r7, #16]
 8007078:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800707e:	2b00      	cmp	r3, #0
 8007080:	d002      	beq.n	8007088 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	77fb      	strb	r3, [r7, #31]
 8007086:	e000      	b.n	800708a <HAL_SPI_Transmit+0x24e>
  }

error:
 8007088:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2201      	movs	r2, #1
 800708e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2200      	movs	r2, #0
 8007096:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800709a:	7ffb      	ldrb	r3, [r7, #31]
}
 800709c:	4618      	mov	r0, r3
 800709e:	3720      	adds	r7, #32
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}

080070a4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b08c      	sub	sp, #48	; 0x30
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	607a      	str	r2, [r7, #4]
 80070b0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80070b2:	2301      	movs	r3, #1
 80070b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80070b6:	2300      	movs	r3, #0
 80070b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d101      	bne.n	80070ca <HAL_SPI_TransmitReceive+0x26>
 80070c6:	2302      	movs	r3, #2
 80070c8:	e18a      	b.n	80073e0 <HAL_SPI_TransmitReceive+0x33c>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2201      	movs	r2, #1
 80070ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070d2:	f7fe fa9b 	bl	800560c <HAL_GetTick>
 80070d6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80070e8:	887b      	ldrh	r3, [r7, #2]
 80070ea:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80070ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	d00f      	beq.n	8007114 <HAL_SPI_TransmitReceive+0x70>
 80070f4:	69fb      	ldr	r3, [r7, #28]
 80070f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070fa:	d107      	bne.n	800710c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d103      	bne.n	800710c <HAL_SPI_TransmitReceive+0x68>
 8007104:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007108:	2b04      	cmp	r3, #4
 800710a:	d003      	beq.n	8007114 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800710c:	2302      	movs	r3, #2
 800710e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007112:	e15b      	b.n	80073cc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d005      	beq.n	8007126 <HAL_SPI_TransmitReceive+0x82>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d002      	beq.n	8007126 <HAL_SPI_TransmitReceive+0x82>
 8007120:	887b      	ldrh	r3, [r7, #2]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d103      	bne.n	800712e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800712c:	e14e      	b.n	80073cc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007134:	b2db      	uxtb	r3, r3
 8007136:	2b04      	cmp	r3, #4
 8007138:	d003      	beq.n	8007142 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2205      	movs	r2, #5
 800713e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2200      	movs	r2, #0
 8007146:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	887a      	ldrh	r2, [r7, #2]
 8007152:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	887a      	ldrh	r2, [r7, #2]
 8007158:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	68ba      	ldr	r2, [r7, #8]
 800715e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	887a      	ldrh	r2, [r7, #2]
 8007164:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	887a      	ldrh	r2, [r7, #2]
 800716a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2200      	movs	r2, #0
 8007170:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2200      	movs	r2, #0
 8007176:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007182:	2b40      	cmp	r3, #64	; 0x40
 8007184:	d007      	beq.n	8007196 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007194:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800719e:	d178      	bne.n	8007292 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d002      	beq.n	80071ae <HAL_SPI_TransmitReceive+0x10a>
 80071a8:	8b7b      	ldrh	r3, [r7, #26]
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d166      	bne.n	800727c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b2:	881a      	ldrh	r2, [r3, #0]
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071be:	1c9a      	adds	r2, r3, #2
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	3b01      	subs	r3, #1
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071d2:	e053      	b.n	800727c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	f003 0302 	and.w	r3, r3, #2
 80071de:	2b02      	cmp	r3, #2
 80071e0:	d11b      	bne.n	800721a <HAL_SPI_TransmitReceive+0x176>
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d016      	beq.n	800721a <HAL_SPI_TransmitReceive+0x176>
 80071ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d113      	bne.n	800721a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071f6:	881a      	ldrh	r2, [r3, #0]
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007202:	1c9a      	adds	r2, r3, #2
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800720c:	b29b      	uxth	r3, r3
 800720e:	3b01      	subs	r3, #1
 8007210:	b29a      	uxth	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007216:	2300      	movs	r3, #0
 8007218:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	f003 0301 	and.w	r3, r3, #1
 8007224:	2b01      	cmp	r3, #1
 8007226:	d119      	bne.n	800725c <HAL_SPI_TransmitReceive+0x1b8>
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800722c:	b29b      	uxth	r3, r3
 800722e:	2b00      	cmp	r3, #0
 8007230:	d014      	beq.n	800725c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68da      	ldr	r2, [r3, #12]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800723c:	b292      	uxth	r2, r2
 800723e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007244:	1c9a      	adds	r2, r3, #2
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800724e:	b29b      	uxth	r3, r3
 8007250:	3b01      	subs	r3, #1
 8007252:	b29a      	uxth	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007258:	2301      	movs	r3, #1
 800725a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800725c:	f7fe f9d6 	bl	800560c <HAL_GetTick>
 8007260:	4602      	mov	r2, r0
 8007262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007264:	1ad3      	subs	r3, r2, r3
 8007266:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007268:	429a      	cmp	r2, r3
 800726a:	d807      	bhi.n	800727c <HAL_SPI_TransmitReceive+0x1d8>
 800726c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800726e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007272:	d003      	beq.n	800727c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007274:	2303      	movs	r3, #3
 8007276:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800727a:	e0a7      	b.n	80073cc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007280:	b29b      	uxth	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1a6      	bne.n	80071d4 <HAL_SPI_TransmitReceive+0x130>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800728a:	b29b      	uxth	r3, r3
 800728c:	2b00      	cmp	r3, #0
 800728e:	d1a1      	bne.n	80071d4 <HAL_SPI_TransmitReceive+0x130>
 8007290:	e07c      	b.n	800738c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d002      	beq.n	80072a0 <HAL_SPI_TransmitReceive+0x1fc>
 800729a:	8b7b      	ldrh	r3, [r7, #26]
 800729c:	2b01      	cmp	r3, #1
 800729e:	d16b      	bne.n	8007378 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	330c      	adds	r3, #12
 80072aa:	7812      	ldrb	r2, [r2, #0]
 80072ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072b2:	1c5a      	adds	r2, r3, #1
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072bc:	b29b      	uxth	r3, r3
 80072be:	3b01      	subs	r3, #1
 80072c0:	b29a      	uxth	r2, r3
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072c6:	e057      	b.n	8007378 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	f003 0302 	and.w	r3, r3, #2
 80072d2:	2b02      	cmp	r3, #2
 80072d4:	d11c      	bne.n	8007310 <HAL_SPI_TransmitReceive+0x26c>
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072da:	b29b      	uxth	r3, r3
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d017      	beq.n	8007310 <HAL_SPI_TransmitReceive+0x26c>
 80072e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d114      	bne.n	8007310 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	330c      	adds	r3, #12
 80072f0:	7812      	ldrb	r2, [r2, #0]
 80072f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072f8:	1c5a      	adds	r2, r3, #1
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007302:	b29b      	uxth	r3, r3
 8007304:	3b01      	subs	r3, #1
 8007306:	b29a      	uxth	r2, r3
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800730c:	2300      	movs	r3, #0
 800730e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	2b01      	cmp	r3, #1
 800731c:	d119      	bne.n	8007352 <HAL_SPI_TransmitReceive+0x2ae>
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007322:	b29b      	uxth	r3, r3
 8007324:	2b00      	cmp	r3, #0
 8007326:	d014      	beq.n	8007352 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	68da      	ldr	r2, [r3, #12]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007332:	b2d2      	uxtb	r2, r2
 8007334:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800733a:	1c5a      	adds	r2, r3, #1
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007344:	b29b      	uxth	r3, r3
 8007346:	3b01      	subs	r3, #1
 8007348:	b29a      	uxth	r2, r3
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800734e:	2301      	movs	r3, #1
 8007350:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007352:	f7fe f95b 	bl	800560c <HAL_GetTick>
 8007356:	4602      	mov	r2, r0
 8007358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800735a:	1ad3      	subs	r3, r2, r3
 800735c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800735e:	429a      	cmp	r2, r3
 8007360:	d803      	bhi.n	800736a <HAL_SPI_TransmitReceive+0x2c6>
 8007362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007368:	d102      	bne.n	8007370 <HAL_SPI_TransmitReceive+0x2cc>
 800736a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800736c:	2b00      	cmp	r3, #0
 800736e:	d103      	bne.n	8007378 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007370:	2303      	movs	r3, #3
 8007372:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007376:	e029      	b.n	80073cc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800737c:	b29b      	uxth	r3, r3
 800737e:	2b00      	cmp	r3, #0
 8007380:	d1a2      	bne.n	80072c8 <HAL_SPI_TransmitReceive+0x224>
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007386:	b29b      	uxth	r3, r3
 8007388:	2b00      	cmp	r3, #0
 800738a:	d19d      	bne.n	80072c8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800738c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800738e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007390:	68f8      	ldr	r0, [r7, #12]
 8007392:	f000 f8a1 	bl	80074d8 <SPI_EndRxTxTransaction>
 8007396:	4603      	mov	r3, r0
 8007398:	2b00      	cmp	r3, #0
 800739a:	d006      	beq.n	80073aa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2220      	movs	r2, #32
 80073a6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80073a8:	e010      	b.n	80073cc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d10b      	bne.n	80073ca <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073b2:	2300      	movs	r3, #0
 80073b4:	617b      	str	r3, [r7, #20]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	617b      	str	r3, [r7, #20]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	617b      	str	r3, [r7, #20]
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	e000      	b.n	80073cc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80073ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2200      	movs	r2, #0
 80073d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80073dc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3730      	adds	r7, #48	; 0x30
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073f6:	b2db      	uxtb	r3, r3
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b084      	sub	sp, #16
 8007408:	af00      	add	r7, sp, #0
 800740a:	60f8      	str	r0, [r7, #12]
 800740c:	60b9      	str	r1, [r7, #8]
 800740e:	603b      	str	r3, [r7, #0]
 8007410:	4613      	mov	r3, r2
 8007412:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007414:	e04c      	b.n	80074b0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800741c:	d048      	beq.n	80074b0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800741e:	f7fe f8f5 	bl	800560c <HAL_GetTick>
 8007422:	4602      	mov	r2, r0
 8007424:	69bb      	ldr	r3, [r7, #24]
 8007426:	1ad3      	subs	r3, r2, r3
 8007428:	683a      	ldr	r2, [r7, #0]
 800742a:	429a      	cmp	r2, r3
 800742c:	d902      	bls.n	8007434 <SPI_WaitFlagStateUntilTimeout+0x30>
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d13d      	bne.n	80074b0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	685a      	ldr	r2, [r3, #4]
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007442:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800744c:	d111      	bne.n	8007472 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007456:	d004      	beq.n	8007462 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007460:	d107      	bne.n	8007472 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007470:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007476:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800747a:	d10f      	bne.n	800749c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800748a:	601a      	str	r2, [r3, #0]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800749a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	e00f      	b.n	80074d0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	689a      	ldr	r2, [r3, #8]
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	4013      	ands	r3, r2
 80074ba:	68ba      	ldr	r2, [r7, #8]
 80074bc:	429a      	cmp	r2, r3
 80074be:	bf0c      	ite	eq
 80074c0:	2301      	moveq	r3, #1
 80074c2:	2300      	movne	r3, #0
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	461a      	mov	r2, r3
 80074c8:	79fb      	ldrb	r3, [r7, #7]
 80074ca:	429a      	cmp	r2, r3
 80074cc:	d1a3      	bne.n	8007416 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3710      	adds	r7, #16
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b088      	sub	sp, #32
 80074dc:	af02      	add	r7, sp, #8
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80074e4:	4b1b      	ldr	r3, [pc, #108]	; (8007554 <SPI_EndRxTxTransaction+0x7c>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a1b      	ldr	r2, [pc, #108]	; (8007558 <SPI_EndRxTxTransaction+0x80>)
 80074ea:	fba2 2303 	umull	r2, r3, r2, r3
 80074ee:	0d5b      	lsrs	r3, r3, #21
 80074f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80074f4:	fb02 f303 	mul.w	r3, r2, r3
 80074f8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007502:	d112      	bne.n	800752a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	9300      	str	r3, [sp, #0]
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	2200      	movs	r2, #0
 800750c:	2180      	movs	r1, #128	; 0x80
 800750e:	68f8      	ldr	r0, [r7, #12]
 8007510:	f7ff ff78 	bl	8007404 <SPI_WaitFlagStateUntilTimeout>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	d016      	beq.n	8007548 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800751e:	f043 0220 	orr.w	r2, r3, #32
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007526:	2303      	movs	r3, #3
 8007528:	e00f      	b.n	800754a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d00a      	beq.n	8007546 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	3b01      	subs	r3, #1
 8007534:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007540:	2b80      	cmp	r3, #128	; 0x80
 8007542:	d0f2      	beq.n	800752a <SPI_EndRxTxTransaction+0x52>
 8007544:	e000      	b.n	8007548 <SPI_EndRxTxTransaction+0x70>
        break;
 8007546:	bf00      	nop
  }

  return HAL_OK;
 8007548:	2300      	movs	r3, #0
}
 800754a:	4618      	mov	r0, r3
 800754c:	3718      	adds	r7, #24
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
 8007552:	bf00      	nop
 8007554:	2000000c 	.word	0x2000000c
 8007558:	165e9f81 	.word	0x165e9f81

0800755c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b082      	sub	sp, #8
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d101      	bne.n	800756e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	e01d      	b.n	80075aa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007574:	b2db      	uxtb	r3, r3
 8007576:	2b00      	cmp	r3, #0
 8007578:	d106      	bne.n	8007588 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f7fd fdf6 	bl	8005174 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2202      	movs	r2, #2
 800758c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	3304      	adds	r3, #4
 8007598:	4619      	mov	r1, r3
 800759a:	4610      	mov	r0, r2
 800759c:	f000 fb44 	bl	8007c28 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3708      	adds	r7, #8
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}

080075b2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80075b2:	b480      	push	{r7}
 80075b4:	b085      	sub	sp, #20
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68da      	ldr	r2, [r3, #12]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f042 0201 	orr.w	r2, r2, #1
 80075c8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	f003 0307 	and.w	r3, r3, #7
 80075d4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2b06      	cmp	r3, #6
 80075da:	d007      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f042 0201 	orr.w	r2, r2, #1
 80075ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80075ec:	2300      	movs	r3, #0
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3714      	adds	r7, #20
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr

080075fa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80075fa:	b580      	push	{r7, lr}
 80075fc:	b082      	sub	sp, #8
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d101      	bne.n	800760c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007608:	2301      	movs	r3, #1
 800760a:	e01d      	b.n	8007648 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007612:	b2db      	uxtb	r3, r3
 8007614:	2b00      	cmp	r3, #0
 8007616:	d106      	bne.n	8007626 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f7fd fd63 	bl	80050ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2202      	movs	r2, #2
 800762a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	3304      	adds	r3, #4
 8007636:	4619      	mov	r1, r3
 8007638:	4610      	mov	r0, r2
 800763a:	f000 faf5 	bl	8007c28 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3708      	adds	r7, #8
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2201      	movs	r2, #1
 8007660:	6839      	ldr	r1, [r7, #0]
 8007662:	4618      	mov	r0, r3
 8007664:	f000 fdca 	bl	80081fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a15      	ldr	r2, [pc, #84]	; (80076c4 <HAL_TIM_PWM_Start+0x74>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d004      	beq.n	800767c <HAL_TIM_PWM_Start+0x2c>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a14      	ldr	r2, [pc, #80]	; (80076c8 <HAL_TIM_PWM_Start+0x78>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d101      	bne.n	8007680 <HAL_TIM_PWM_Start+0x30>
 800767c:	2301      	movs	r3, #1
 800767e:	e000      	b.n	8007682 <HAL_TIM_PWM_Start+0x32>
 8007680:	2300      	movs	r3, #0
 8007682:	2b00      	cmp	r3, #0
 8007684:	d007      	beq.n	8007696 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007694:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	f003 0307 	and.w	r3, r3, #7
 80076a0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2b06      	cmp	r3, #6
 80076a6:	d007      	beq.n	80076b8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f042 0201 	orr.w	r2, r2, #1
 80076b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	40010000 	.word	0x40010000
 80076c8:	40010400 	.word	0x40010400

080076cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b082      	sub	sp, #8
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	691b      	ldr	r3, [r3, #16]
 80076da:	f003 0302 	and.w	r3, r3, #2
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d122      	bne.n	8007728 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	f003 0302 	and.w	r3, r3, #2
 80076ec:	2b02      	cmp	r3, #2
 80076ee:	d11b      	bne.n	8007728 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f06f 0202 	mvn.w	r2, #2
 80076f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2201      	movs	r2, #1
 80076fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	f003 0303 	and.w	r3, r3, #3
 800770a:	2b00      	cmp	r3, #0
 800770c:	d003      	beq.n	8007716 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 fa6b 	bl	8007bea <HAL_TIM_IC_CaptureCallback>
 8007714:	e005      	b.n	8007722 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 fa5d 	bl	8007bd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f000 fa6e 	bl	8007bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	691b      	ldr	r3, [r3, #16]
 800772e:	f003 0304 	and.w	r3, r3, #4
 8007732:	2b04      	cmp	r3, #4
 8007734:	d122      	bne.n	800777c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	f003 0304 	and.w	r3, r3, #4
 8007740:	2b04      	cmp	r3, #4
 8007742:	d11b      	bne.n	800777c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f06f 0204 	mvn.w	r2, #4
 800774c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2202      	movs	r2, #2
 8007752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	699b      	ldr	r3, [r3, #24]
 800775a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800775e:	2b00      	cmp	r3, #0
 8007760:	d003      	beq.n	800776a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 fa41 	bl	8007bea <HAL_TIM_IC_CaptureCallback>
 8007768:	e005      	b.n	8007776 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 fa33 	bl	8007bd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f000 fa44 	bl	8007bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	691b      	ldr	r3, [r3, #16]
 8007782:	f003 0308 	and.w	r3, r3, #8
 8007786:	2b08      	cmp	r3, #8
 8007788:	d122      	bne.n	80077d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	68db      	ldr	r3, [r3, #12]
 8007790:	f003 0308 	and.w	r3, r3, #8
 8007794:	2b08      	cmp	r3, #8
 8007796:	d11b      	bne.n	80077d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f06f 0208 	mvn.w	r2, #8
 80077a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2204      	movs	r2, #4
 80077a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	69db      	ldr	r3, [r3, #28]
 80077ae:	f003 0303 	and.w	r3, r3, #3
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d003      	beq.n	80077be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f000 fa17 	bl	8007bea <HAL_TIM_IC_CaptureCallback>
 80077bc:	e005      	b.n	80077ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 fa09 	bl	8007bd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f000 fa1a 	bl	8007bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	f003 0310 	and.w	r3, r3, #16
 80077da:	2b10      	cmp	r3, #16
 80077dc:	d122      	bne.n	8007824 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	f003 0310 	and.w	r3, r3, #16
 80077e8:	2b10      	cmp	r3, #16
 80077ea:	d11b      	bne.n	8007824 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f06f 0210 	mvn.w	r2, #16
 80077f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2208      	movs	r2, #8
 80077fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	69db      	ldr	r3, [r3, #28]
 8007802:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007806:	2b00      	cmp	r3, #0
 8007808:	d003      	beq.n	8007812 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 f9ed 	bl	8007bea <HAL_TIM_IC_CaptureCallback>
 8007810:	e005      	b.n	800781e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f9df 	bl	8007bd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f000 f9f0 	bl	8007bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	f003 0301 	and.w	r3, r3, #1
 800782e:	2b01      	cmp	r3, #1
 8007830:	d10e      	bne.n	8007850 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	68db      	ldr	r3, [r3, #12]
 8007838:	f003 0301 	and.w	r3, r3, #1
 800783c:	2b01      	cmp	r3, #1
 800783e:	d107      	bne.n	8007850 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f06f 0201 	mvn.w	r2, #1
 8007848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f7fc fc7e 	bl	800414c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800785a:	2b80      	cmp	r3, #128	; 0x80
 800785c:	d10e      	bne.n	800787c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007868:	2b80      	cmp	r3, #128	; 0x80
 800786a:	d107      	bne.n	800787c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 fd6c 	bl	8008354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007886:	2b40      	cmp	r3, #64	; 0x40
 8007888:	d10e      	bne.n	80078a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	68db      	ldr	r3, [r3, #12]
 8007890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007894:	2b40      	cmp	r3, #64	; 0x40
 8007896:	d107      	bne.n	80078a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80078a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 f9b5 	bl	8007c12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	f003 0320 	and.w	r3, r3, #32
 80078b2:	2b20      	cmp	r3, #32
 80078b4:	d10e      	bne.n	80078d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	68db      	ldr	r3, [r3, #12]
 80078bc:	f003 0320 	and.w	r3, r3, #32
 80078c0:	2b20      	cmp	r3, #32
 80078c2:	d107      	bne.n	80078d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f06f 0220 	mvn.w	r2, #32
 80078cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 fd36 	bl	8008340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078d4:	bf00      	nop
 80078d6:	3708      	adds	r7, #8
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	60b9      	str	r1, [r7, #8]
 80078e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d101      	bne.n	80078f6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80078f2:	2302      	movs	r3, #2
 80078f4:	e0b4      	b.n	8007a60 <HAL_TIM_PWM_ConfigChannel+0x184>
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2202      	movs	r2, #2
 8007902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2b0c      	cmp	r3, #12
 800790a:	f200 809f 	bhi.w	8007a4c <HAL_TIM_PWM_ConfigChannel+0x170>
 800790e:	a201      	add	r2, pc, #4	; (adr r2, 8007914 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007914:	08007949 	.word	0x08007949
 8007918:	08007a4d 	.word	0x08007a4d
 800791c:	08007a4d 	.word	0x08007a4d
 8007920:	08007a4d 	.word	0x08007a4d
 8007924:	08007989 	.word	0x08007989
 8007928:	08007a4d 	.word	0x08007a4d
 800792c:	08007a4d 	.word	0x08007a4d
 8007930:	08007a4d 	.word	0x08007a4d
 8007934:	080079cb 	.word	0x080079cb
 8007938:	08007a4d 	.word	0x08007a4d
 800793c:	08007a4d 	.word	0x08007a4d
 8007940:	08007a4d 	.word	0x08007a4d
 8007944:	08007a0b 	.word	0x08007a0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	68b9      	ldr	r1, [r7, #8]
 800794e:	4618      	mov	r0, r3
 8007950:	f000 fa0a 	bl	8007d68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	699a      	ldr	r2, [r3, #24]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f042 0208 	orr.w	r2, r2, #8
 8007962:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	699a      	ldr	r2, [r3, #24]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f022 0204 	bic.w	r2, r2, #4
 8007972:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	6999      	ldr	r1, [r3, #24]
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	691a      	ldr	r2, [r3, #16]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	430a      	orrs	r2, r1
 8007984:	619a      	str	r2, [r3, #24]
      break;
 8007986:	e062      	b.n	8007a4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	68b9      	ldr	r1, [r7, #8]
 800798e:	4618      	mov	r0, r3
 8007990:	f000 fa5a 	bl	8007e48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	699a      	ldr	r2, [r3, #24]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80079a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	699a      	ldr	r2, [r3, #24]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	6999      	ldr	r1, [r3, #24]
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	021a      	lsls	r2, r3, #8
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	430a      	orrs	r2, r1
 80079c6:	619a      	str	r2, [r3, #24]
      break;
 80079c8:	e041      	b.n	8007a4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68b9      	ldr	r1, [r7, #8]
 80079d0:	4618      	mov	r0, r3
 80079d2:	f000 faaf 	bl	8007f34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	69da      	ldr	r2, [r3, #28]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f042 0208 	orr.w	r2, r2, #8
 80079e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	69da      	ldr	r2, [r3, #28]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f022 0204 	bic.w	r2, r2, #4
 80079f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	69d9      	ldr	r1, [r3, #28]
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	691a      	ldr	r2, [r3, #16]
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	430a      	orrs	r2, r1
 8007a06:	61da      	str	r2, [r3, #28]
      break;
 8007a08:	e021      	b.n	8007a4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68b9      	ldr	r1, [r7, #8]
 8007a10:	4618      	mov	r0, r3
 8007a12:	f000 fb03 	bl	800801c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	69da      	ldr	r2, [r3, #28]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	69da      	ldr	r2, [r3, #28]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	69d9      	ldr	r1, [r3, #28]
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	021a      	lsls	r2, r3, #8
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	430a      	orrs	r2, r1
 8007a48:	61da      	str	r2, [r3, #28]
      break;
 8007a4a:	e000      	b.n	8007a4e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8007a4c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2201      	movs	r2, #1
 8007a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a5e:	2300      	movs	r3, #0
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	3710      	adds	r7, #16
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bd80      	pop	{r7, pc}

08007a68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b084      	sub	sp, #16
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d101      	bne.n	8007a80 <HAL_TIM_ConfigClockSource+0x18>
 8007a7c:	2302      	movs	r3, #2
 8007a7e:	e0a6      	b.n	8007bce <HAL_TIM_ConfigClockSource+0x166>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2202      	movs	r2, #2
 8007a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007a9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007aa6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	68fa      	ldr	r2, [r7, #12]
 8007aae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	2b40      	cmp	r3, #64	; 0x40
 8007ab6:	d067      	beq.n	8007b88 <HAL_TIM_ConfigClockSource+0x120>
 8007ab8:	2b40      	cmp	r3, #64	; 0x40
 8007aba:	d80b      	bhi.n	8007ad4 <HAL_TIM_ConfigClockSource+0x6c>
 8007abc:	2b10      	cmp	r3, #16
 8007abe:	d073      	beq.n	8007ba8 <HAL_TIM_ConfigClockSource+0x140>
 8007ac0:	2b10      	cmp	r3, #16
 8007ac2:	d802      	bhi.n	8007aca <HAL_TIM_ConfigClockSource+0x62>
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d06f      	beq.n	8007ba8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007ac8:	e078      	b.n	8007bbc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007aca:	2b20      	cmp	r3, #32
 8007acc:	d06c      	beq.n	8007ba8 <HAL_TIM_ConfigClockSource+0x140>
 8007ace:	2b30      	cmp	r3, #48	; 0x30
 8007ad0:	d06a      	beq.n	8007ba8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007ad2:	e073      	b.n	8007bbc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007ad4:	2b70      	cmp	r3, #112	; 0x70
 8007ad6:	d00d      	beq.n	8007af4 <HAL_TIM_ConfigClockSource+0x8c>
 8007ad8:	2b70      	cmp	r3, #112	; 0x70
 8007ada:	d804      	bhi.n	8007ae6 <HAL_TIM_ConfigClockSource+0x7e>
 8007adc:	2b50      	cmp	r3, #80	; 0x50
 8007ade:	d033      	beq.n	8007b48 <HAL_TIM_ConfigClockSource+0xe0>
 8007ae0:	2b60      	cmp	r3, #96	; 0x60
 8007ae2:	d041      	beq.n	8007b68 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007ae4:	e06a      	b.n	8007bbc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007aea:	d066      	beq.n	8007bba <HAL_TIM_ConfigClockSource+0x152>
 8007aec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007af0:	d017      	beq.n	8007b22 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8007af2:	e063      	b.n	8007bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6818      	ldr	r0, [r3, #0]
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	6899      	ldr	r1, [r3, #8]
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	685a      	ldr	r2, [r3, #4]
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	68db      	ldr	r3, [r3, #12]
 8007b04:	f000 fb5a 	bl	80081bc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007b16:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	68fa      	ldr	r2, [r7, #12]
 8007b1e:	609a      	str	r2, [r3, #8]
      break;
 8007b20:	e04c      	b.n	8007bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6818      	ldr	r0, [r3, #0]
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	6899      	ldr	r1, [r3, #8]
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	685a      	ldr	r2, [r3, #4]
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	f000 fb43 	bl	80081bc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	689a      	ldr	r2, [r3, #8]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b44:	609a      	str	r2, [r3, #8]
      break;
 8007b46:	e039      	b.n	8007bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6818      	ldr	r0, [r3, #0]
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	6859      	ldr	r1, [r3, #4]
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	68db      	ldr	r3, [r3, #12]
 8007b54:	461a      	mov	r2, r3
 8007b56:	f000 fab7 	bl	80080c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	2150      	movs	r1, #80	; 0x50
 8007b60:	4618      	mov	r0, r3
 8007b62:	f000 fb10 	bl	8008186 <TIM_ITRx_SetConfig>
      break;
 8007b66:	e029      	b.n	8007bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6818      	ldr	r0, [r3, #0]
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	6859      	ldr	r1, [r3, #4]
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	68db      	ldr	r3, [r3, #12]
 8007b74:	461a      	mov	r2, r3
 8007b76:	f000 fad6 	bl	8008126 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	2160      	movs	r1, #96	; 0x60
 8007b80:	4618      	mov	r0, r3
 8007b82:	f000 fb00 	bl	8008186 <TIM_ITRx_SetConfig>
      break;
 8007b86:	e019      	b.n	8007bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6818      	ldr	r0, [r3, #0]
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	6859      	ldr	r1, [r3, #4]
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	68db      	ldr	r3, [r3, #12]
 8007b94:	461a      	mov	r2, r3
 8007b96:	f000 fa97 	bl	80080c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2140      	movs	r1, #64	; 0x40
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f000 faf0 	bl	8008186 <TIM_ITRx_SetConfig>
      break;
 8007ba6:	e009      	b.n	8007bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4619      	mov	r1, r3
 8007bb2:	4610      	mov	r0, r2
 8007bb4:	f000 fae7 	bl	8008186 <TIM_ITRx_SetConfig>
      break;
 8007bb8:	e000      	b.n	8007bbc <HAL_TIM_ConfigClockSource+0x154>
      break;
 8007bba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3710      	adds	r7, #16
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007bd6:	b480      	push	{r7}
 8007bd8:	b083      	sub	sp, #12
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007bde:	bf00      	nop
 8007be0:	370c      	adds	r7, #12
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr

08007bea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007bea:	b480      	push	{r7}
 8007bec:	b083      	sub	sp, #12
 8007bee:	af00      	add	r7, sp, #0
 8007bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007bf2:	bf00      	nop
 8007bf4:	370c      	adds	r7, #12
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr

08007bfe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b083      	sub	sp, #12
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007c06:	bf00      	nop
 8007c08:	370c      	adds	r7, #12
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr

08007c12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007c12:	b480      	push	{r7}
 8007c14:	b083      	sub	sp, #12
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007c1a:	bf00      	nop
 8007c1c:	370c      	adds	r7, #12
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr
	...

08007c28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b085      	sub	sp, #20
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a40      	ldr	r2, [pc, #256]	; (8007d3c <TIM_Base_SetConfig+0x114>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d013      	beq.n	8007c68 <TIM_Base_SetConfig+0x40>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c46:	d00f      	beq.n	8007c68 <TIM_Base_SetConfig+0x40>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a3d      	ldr	r2, [pc, #244]	; (8007d40 <TIM_Base_SetConfig+0x118>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d00b      	beq.n	8007c68 <TIM_Base_SetConfig+0x40>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a3c      	ldr	r2, [pc, #240]	; (8007d44 <TIM_Base_SetConfig+0x11c>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d007      	beq.n	8007c68 <TIM_Base_SetConfig+0x40>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a3b      	ldr	r2, [pc, #236]	; (8007d48 <TIM_Base_SetConfig+0x120>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d003      	beq.n	8007c68 <TIM_Base_SetConfig+0x40>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a3a      	ldr	r2, [pc, #232]	; (8007d4c <TIM_Base_SetConfig+0x124>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d108      	bne.n	8007c7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	68fa      	ldr	r2, [r7, #12]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a2f      	ldr	r2, [pc, #188]	; (8007d3c <TIM_Base_SetConfig+0x114>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d02b      	beq.n	8007cda <TIM_Base_SetConfig+0xb2>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c88:	d027      	beq.n	8007cda <TIM_Base_SetConfig+0xb2>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a2c      	ldr	r2, [pc, #176]	; (8007d40 <TIM_Base_SetConfig+0x118>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d023      	beq.n	8007cda <TIM_Base_SetConfig+0xb2>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4a2b      	ldr	r2, [pc, #172]	; (8007d44 <TIM_Base_SetConfig+0x11c>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d01f      	beq.n	8007cda <TIM_Base_SetConfig+0xb2>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	4a2a      	ldr	r2, [pc, #168]	; (8007d48 <TIM_Base_SetConfig+0x120>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d01b      	beq.n	8007cda <TIM_Base_SetConfig+0xb2>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	4a29      	ldr	r2, [pc, #164]	; (8007d4c <TIM_Base_SetConfig+0x124>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d017      	beq.n	8007cda <TIM_Base_SetConfig+0xb2>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	4a28      	ldr	r2, [pc, #160]	; (8007d50 <TIM_Base_SetConfig+0x128>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d013      	beq.n	8007cda <TIM_Base_SetConfig+0xb2>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	4a27      	ldr	r2, [pc, #156]	; (8007d54 <TIM_Base_SetConfig+0x12c>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d00f      	beq.n	8007cda <TIM_Base_SetConfig+0xb2>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4a26      	ldr	r2, [pc, #152]	; (8007d58 <TIM_Base_SetConfig+0x130>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d00b      	beq.n	8007cda <TIM_Base_SetConfig+0xb2>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	4a25      	ldr	r2, [pc, #148]	; (8007d5c <TIM_Base_SetConfig+0x134>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d007      	beq.n	8007cda <TIM_Base_SetConfig+0xb2>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	4a24      	ldr	r2, [pc, #144]	; (8007d60 <TIM_Base_SetConfig+0x138>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d003      	beq.n	8007cda <TIM_Base_SetConfig+0xb2>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	4a23      	ldr	r2, [pc, #140]	; (8007d64 <TIM_Base_SetConfig+0x13c>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d108      	bne.n	8007cec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	68fa      	ldr	r2, [r7, #12]
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	695b      	ldr	r3, [r3, #20]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	689a      	ldr	r2, [r3, #8]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	4a0a      	ldr	r2, [pc, #40]	; (8007d3c <TIM_Base_SetConfig+0x114>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d003      	beq.n	8007d20 <TIM_Base_SetConfig+0xf8>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4a0c      	ldr	r2, [pc, #48]	; (8007d4c <TIM_Base_SetConfig+0x124>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d103      	bne.n	8007d28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	691a      	ldr	r2, [r3, #16]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	615a      	str	r2, [r3, #20]
}
 8007d2e:	bf00      	nop
 8007d30:	3714      	adds	r7, #20
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	40010000 	.word	0x40010000
 8007d40:	40000400 	.word	0x40000400
 8007d44:	40000800 	.word	0x40000800
 8007d48:	40000c00 	.word	0x40000c00
 8007d4c:	40010400 	.word	0x40010400
 8007d50:	40014000 	.word	0x40014000
 8007d54:	40014400 	.word	0x40014400
 8007d58:	40014800 	.word	0x40014800
 8007d5c:	40001800 	.word	0x40001800
 8007d60:	40001c00 	.word	0x40001c00
 8007d64:	40002000 	.word	0x40002000

08007d68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b087      	sub	sp, #28
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
 8007d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6a1b      	ldr	r3, [r3, #32]
 8007d76:	f023 0201 	bic.w	r2, r3, #1
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a1b      	ldr	r3, [r3, #32]
 8007d82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	f023 0303 	bic.w	r3, r3, #3
 8007d9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	68fa      	ldr	r2, [r7, #12]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	f023 0302 	bic.w	r3, r3, #2
 8007db0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	697a      	ldr	r2, [r7, #20]
 8007db8:	4313      	orrs	r3, r2
 8007dba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a20      	ldr	r2, [pc, #128]	; (8007e40 <TIM_OC1_SetConfig+0xd8>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d003      	beq.n	8007dcc <TIM_OC1_SetConfig+0x64>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4a1f      	ldr	r2, [pc, #124]	; (8007e44 <TIM_OC1_SetConfig+0xdc>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d10c      	bne.n	8007de6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	f023 0308 	bic.w	r3, r3, #8
 8007dd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	697a      	ldr	r2, [r7, #20]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	f023 0304 	bic.w	r3, r3, #4
 8007de4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a15      	ldr	r2, [pc, #84]	; (8007e40 <TIM_OC1_SetConfig+0xd8>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d003      	beq.n	8007df6 <TIM_OC1_SetConfig+0x8e>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a14      	ldr	r2, [pc, #80]	; (8007e44 <TIM_OC1_SetConfig+0xdc>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d111      	bne.n	8007e1a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007dfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007e04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	695b      	ldr	r3, [r3, #20]
 8007e0a:	693a      	ldr	r2, [r7, #16]
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	699b      	ldr	r3, [r3, #24]
 8007e14:	693a      	ldr	r2, [r7, #16]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	693a      	ldr	r2, [r7, #16]
 8007e1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	685a      	ldr	r2, [r3, #4]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	697a      	ldr	r2, [r7, #20]
 8007e32:	621a      	str	r2, [r3, #32]
}
 8007e34:	bf00      	nop
 8007e36:	371c      	adds	r7, #28
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr
 8007e40:	40010000 	.word	0x40010000
 8007e44:	40010400 	.word	0x40010400

08007e48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b087      	sub	sp, #28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6a1b      	ldr	r3, [r3, #32]
 8007e56:	f023 0210 	bic.w	r2, r3, #16
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6a1b      	ldr	r3, [r3, #32]
 8007e62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	699b      	ldr	r3, [r3, #24]
 8007e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	021b      	lsls	r3, r3, #8
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	f023 0320 	bic.w	r3, r3, #32
 8007e92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	011b      	lsls	r3, r3, #4
 8007e9a:	697a      	ldr	r2, [r7, #20]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	4a22      	ldr	r2, [pc, #136]	; (8007f2c <TIM_OC2_SetConfig+0xe4>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d003      	beq.n	8007eb0 <TIM_OC2_SetConfig+0x68>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	4a21      	ldr	r2, [pc, #132]	; (8007f30 <TIM_OC2_SetConfig+0xe8>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d10d      	bne.n	8007ecc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007eb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	68db      	ldr	r3, [r3, #12]
 8007ebc:	011b      	lsls	r3, r3, #4
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007eca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	4a17      	ldr	r2, [pc, #92]	; (8007f2c <TIM_OC2_SetConfig+0xe4>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d003      	beq.n	8007edc <TIM_OC2_SetConfig+0x94>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	4a16      	ldr	r2, [pc, #88]	; (8007f30 <TIM_OC2_SetConfig+0xe8>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d113      	bne.n	8007f04 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ee2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007eea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	695b      	ldr	r3, [r3, #20]
 8007ef0:	009b      	lsls	r3, r3, #2
 8007ef2:	693a      	ldr	r2, [r7, #16]
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	699b      	ldr	r3, [r3, #24]
 8007efc:	009b      	lsls	r3, r3, #2
 8007efe:	693a      	ldr	r2, [r7, #16]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	68fa      	ldr	r2, [r7, #12]
 8007f0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	685a      	ldr	r2, [r3, #4]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	697a      	ldr	r2, [r7, #20]
 8007f1c:	621a      	str	r2, [r3, #32]
}
 8007f1e:	bf00      	nop
 8007f20:	371c      	adds	r7, #28
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr
 8007f2a:	bf00      	nop
 8007f2c:	40010000 	.word	0x40010000
 8007f30:	40010400 	.word	0x40010400

08007f34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b087      	sub	sp, #28
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6a1b      	ldr	r3, [r3, #32]
 8007f4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	69db      	ldr	r3, [r3, #28]
 8007f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f023 0303 	bic.w	r3, r3, #3
 8007f6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	68fa      	ldr	r2, [r7, #12]
 8007f72:	4313      	orrs	r3, r2
 8007f74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	021b      	lsls	r3, r3, #8
 8007f84:	697a      	ldr	r2, [r7, #20]
 8007f86:	4313      	orrs	r3, r2
 8007f88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	4a21      	ldr	r2, [pc, #132]	; (8008014 <TIM_OC3_SetConfig+0xe0>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d003      	beq.n	8007f9a <TIM_OC3_SetConfig+0x66>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	4a20      	ldr	r2, [pc, #128]	; (8008018 <TIM_OC3_SetConfig+0xe4>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d10d      	bne.n	8007fb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007fa0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	68db      	ldr	r3, [r3, #12]
 8007fa6:	021b      	lsls	r3, r3, #8
 8007fa8:	697a      	ldr	r2, [r7, #20]
 8007faa:	4313      	orrs	r3, r2
 8007fac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007fb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	4a16      	ldr	r2, [pc, #88]	; (8008014 <TIM_OC3_SetConfig+0xe0>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d003      	beq.n	8007fc6 <TIM_OC3_SetConfig+0x92>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	4a15      	ldr	r2, [pc, #84]	; (8008018 <TIM_OC3_SetConfig+0xe4>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d113      	bne.n	8007fee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007fcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	011b      	lsls	r3, r3, #4
 8007fdc:	693a      	ldr	r2, [r7, #16]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	699b      	ldr	r3, [r3, #24]
 8007fe6:	011b      	lsls	r3, r3, #4
 8007fe8:	693a      	ldr	r2, [r7, #16]
 8007fea:	4313      	orrs	r3, r2
 8007fec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	693a      	ldr	r2, [r7, #16]
 8007ff2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	68fa      	ldr	r2, [r7, #12]
 8007ff8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	685a      	ldr	r2, [r3, #4]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	697a      	ldr	r2, [r7, #20]
 8008006:	621a      	str	r2, [r3, #32]
}
 8008008:	bf00      	nop
 800800a:	371c      	adds	r7, #28
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr
 8008014:	40010000 	.word	0x40010000
 8008018:	40010400 	.word	0x40010400

0800801c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800801c:	b480      	push	{r7}
 800801e:	b087      	sub	sp, #28
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a1b      	ldr	r3, [r3, #32]
 800802a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6a1b      	ldr	r3, [r3, #32]
 8008036:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	69db      	ldr	r3, [r3, #28]
 8008042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800804a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008052:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	021b      	lsls	r3, r3, #8
 800805a:	68fa      	ldr	r2, [r7, #12]
 800805c:	4313      	orrs	r3, r2
 800805e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008066:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	031b      	lsls	r3, r3, #12
 800806e:	693a      	ldr	r2, [r7, #16]
 8008070:	4313      	orrs	r3, r2
 8008072:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a12      	ldr	r2, [pc, #72]	; (80080c0 <TIM_OC4_SetConfig+0xa4>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d003      	beq.n	8008084 <TIM_OC4_SetConfig+0x68>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	4a11      	ldr	r2, [pc, #68]	; (80080c4 <TIM_OC4_SetConfig+0xa8>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d109      	bne.n	8008098 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800808a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	695b      	ldr	r3, [r3, #20]
 8008090:	019b      	lsls	r3, r3, #6
 8008092:	697a      	ldr	r2, [r7, #20]
 8008094:	4313      	orrs	r3, r2
 8008096:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	697a      	ldr	r2, [r7, #20]
 800809c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	68fa      	ldr	r2, [r7, #12]
 80080a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	685a      	ldr	r2, [r3, #4]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	693a      	ldr	r2, [r7, #16]
 80080b0:	621a      	str	r2, [r3, #32]
}
 80080b2:	bf00      	nop
 80080b4:	371c      	adds	r7, #28
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop
 80080c0:	40010000 	.word	0x40010000
 80080c4:	40010400 	.word	0x40010400

080080c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b087      	sub	sp, #28
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6a1b      	ldr	r3, [r3, #32]
 80080d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	6a1b      	ldr	r3, [r3, #32]
 80080de:	f023 0201 	bic.w	r2, r3, #1
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	699b      	ldr	r3, [r3, #24]
 80080ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	011b      	lsls	r3, r3, #4
 80080f8:	693a      	ldr	r2, [r7, #16]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f023 030a 	bic.w	r3, r3, #10
 8008104:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008106:	697a      	ldr	r2, [r7, #20]
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	4313      	orrs	r3, r2
 800810c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	693a      	ldr	r2, [r7, #16]
 8008112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	697a      	ldr	r2, [r7, #20]
 8008118:	621a      	str	r2, [r3, #32]
}
 800811a:	bf00      	nop
 800811c:	371c      	adds	r7, #28
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr

08008126 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008126:	b480      	push	{r7}
 8008128:	b087      	sub	sp, #28
 800812a:	af00      	add	r7, sp, #0
 800812c:	60f8      	str	r0, [r7, #12]
 800812e:	60b9      	str	r1, [r7, #8]
 8008130:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	6a1b      	ldr	r3, [r3, #32]
 8008136:	f023 0210 	bic.w	r2, r3, #16
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6a1b      	ldr	r3, [r3, #32]
 8008148:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008150:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	031b      	lsls	r3, r3, #12
 8008156:	697a      	ldr	r2, [r7, #20]
 8008158:	4313      	orrs	r3, r2
 800815a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008162:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	011b      	lsls	r3, r3, #4
 8008168:	693a      	ldr	r2, [r7, #16]
 800816a:	4313      	orrs	r3, r2
 800816c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	697a      	ldr	r2, [r7, #20]
 8008172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	693a      	ldr	r2, [r7, #16]
 8008178:	621a      	str	r2, [r3, #32]
}
 800817a:	bf00      	nop
 800817c:	371c      	adds	r7, #28
 800817e:	46bd      	mov	sp, r7
 8008180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008184:	4770      	bx	lr

08008186 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008186:	b480      	push	{r7}
 8008188:	b085      	sub	sp, #20
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
 800818e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800819c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800819e:	683a      	ldr	r2, [r7, #0]
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	f043 0307 	orr.w	r3, r3, #7
 80081a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	68fa      	ldr	r2, [r7, #12]
 80081ae:	609a      	str	r2, [r3, #8]
}
 80081b0:	bf00      	nop
 80081b2:	3714      	adds	r7, #20
 80081b4:	46bd      	mov	sp, r7
 80081b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ba:	4770      	bx	lr

080081bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081bc:	b480      	push	{r7}
 80081be:	b087      	sub	sp, #28
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	607a      	str	r2, [r7, #4]
 80081c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80081d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	021a      	lsls	r2, r3, #8
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	431a      	orrs	r2, r3
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	697a      	ldr	r2, [r7, #20]
 80081e6:	4313      	orrs	r3, r2
 80081e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	697a      	ldr	r2, [r7, #20]
 80081ee:	609a      	str	r2, [r3, #8]
}
 80081f0:	bf00      	nop
 80081f2:	371c      	adds	r7, #28
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b087      	sub	sp, #28
 8008200:	af00      	add	r7, sp, #0
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	f003 031f 	and.w	r3, r3, #31
 800820e:	2201      	movs	r2, #1
 8008210:	fa02 f303 	lsl.w	r3, r2, r3
 8008214:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	6a1a      	ldr	r2, [r3, #32]
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	43db      	mvns	r3, r3
 800821e:	401a      	ands	r2, r3
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6a1a      	ldr	r2, [r3, #32]
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	f003 031f 	and.w	r3, r3, #31
 800822e:	6879      	ldr	r1, [r7, #4]
 8008230:	fa01 f303 	lsl.w	r3, r1, r3
 8008234:	431a      	orrs	r2, r3
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	621a      	str	r2, [r3, #32]
}
 800823a:	bf00      	nop
 800823c:	371c      	adds	r7, #28
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr
	...

08008248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008258:	2b01      	cmp	r3, #1
 800825a:	d101      	bne.n	8008260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800825c:	2302      	movs	r3, #2
 800825e:	e05a      	b.n	8008316 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2201      	movs	r2, #1
 8008264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2202      	movs	r2, #2
 800826c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68fa      	ldr	r2, [r7, #12]
 800828e:	4313      	orrs	r3, r2
 8008290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	68fa      	ldr	r2, [r7, #12]
 8008298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a21      	ldr	r2, [pc, #132]	; (8008324 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d022      	beq.n	80082ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082ac:	d01d      	beq.n	80082ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a1d      	ldr	r2, [pc, #116]	; (8008328 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d018      	beq.n	80082ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a1b      	ldr	r2, [pc, #108]	; (800832c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d013      	beq.n	80082ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a1a      	ldr	r2, [pc, #104]	; (8008330 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d00e      	beq.n	80082ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a18      	ldr	r2, [pc, #96]	; (8008334 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d009      	beq.n	80082ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a17      	ldr	r2, [pc, #92]	; (8008338 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d004      	beq.n	80082ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a15      	ldr	r2, [pc, #84]	; (800833c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d10c      	bne.n	8008304 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	68ba      	ldr	r2, [r7, #8]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	68ba      	ldr	r2, [r7, #8]
 8008302:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2200      	movs	r2, #0
 8008310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3714      	adds	r7, #20
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr
 8008322:	bf00      	nop
 8008324:	40010000 	.word	0x40010000
 8008328:	40000400 	.word	0x40000400
 800832c:	40000800 	.word	0x40000800
 8008330:	40000c00 	.word	0x40000c00
 8008334:	40010400 	.word	0x40010400
 8008338:	40014000 	.word	0x40014000
 800833c:	40001800 	.word	0x40001800

08008340 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008348:	bf00      	nop
 800834a:	370c      	adds	r7, #12
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008354:	b480      	push	{r7}
 8008356:	b083      	sub	sp, #12
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800835c:	bf00      	nop
 800835e:	370c      	adds	r7, #12
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr

08008368 <atoi>:
 8008368:	220a      	movs	r2, #10
 800836a:	2100      	movs	r1, #0
 800836c:	f000 b8e6 	b.w	800853c <strtol>

08008370 <__errno>:
 8008370:	4b01      	ldr	r3, [pc, #4]	; (8008378 <__errno+0x8>)
 8008372:	6818      	ldr	r0, [r3, #0]
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop
 8008378:	20000018 	.word	0x20000018

0800837c <__libc_init_array>:
 800837c:	b570      	push	{r4, r5, r6, lr}
 800837e:	4e0d      	ldr	r6, [pc, #52]	; (80083b4 <__libc_init_array+0x38>)
 8008380:	4c0d      	ldr	r4, [pc, #52]	; (80083b8 <__libc_init_array+0x3c>)
 8008382:	1ba4      	subs	r4, r4, r6
 8008384:	10a4      	asrs	r4, r4, #2
 8008386:	2500      	movs	r5, #0
 8008388:	42a5      	cmp	r5, r4
 800838a:	d109      	bne.n	80083a0 <__libc_init_array+0x24>
 800838c:	4e0b      	ldr	r6, [pc, #44]	; (80083bc <__libc_init_array+0x40>)
 800838e:	4c0c      	ldr	r4, [pc, #48]	; (80083c0 <__libc_init_array+0x44>)
 8008390:	f001 f97e 	bl	8009690 <_init>
 8008394:	1ba4      	subs	r4, r4, r6
 8008396:	10a4      	asrs	r4, r4, #2
 8008398:	2500      	movs	r5, #0
 800839a:	42a5      	cmp	r5, r4
 800839c:	d105      	bne.n	80083aa <__libc_init_array+0x2e>
 800839e:	bd70      	pop	{r4, r5, r6, pc}
 80083a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80083a4:	4798      	blx	r3
 80083a6:	3501      	adds	r5, #1
 80083a8:	e7ee      	b.n	8008388 <__libc_init_array+0xc>
 80083aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80083ae:	4798      	blx	r3
 80083b0:	3501      	adds	r5, #1
 80083b2:	e7f2      	b.n	800839a <__libc_init_array+0x1e>
 80083b4:	080098d0 	.word	0x080098d0
 80083b8:	080098d0 	.word	0x080098d0
 80083bc:	080098d0 	.word	0x080098d0
 80083c0:	080098d4 	.word	0x080098d4

080083c4 <memset>:
 80083c4:	4402      	add	r2, r0
 80083c6:	4603      	mov	r3, r0
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d100      	bne.n	80083ce <memset+0xa>
 80083cc:	4770      	bx	lr
 80083ce:	f803 1b01 	strb.w	r1, [r3], #1
 80083d2:	e7f9      	b.n	80083c8 <memset+0x4>

080083d4 <iprintf>:
 80083d4:	b40f      	push	{r0, r1, r2, r3}
 80083d6:	4b0a      	ldr	r3, [pc, #40]	; (8008400 <iprintf+0x2c>)
 80083d8:	b513      	push	{r0, r1, r4, lr}
 80083da:	681c      	ldr	r4, [r3, #0]
 80083dc:	b124      	cbz	r4, 80083e8 <iprintf+0x14>
 80083de:	69a3      	ldr	r3, [r4, #24]
 80083e0:	b913      	cbnz	r3, 80083e8 <iprintf+0x14>
 80083e2:	4620      	mov	r0, r4
 80083e4:	f000 f900 	bl	80085e8 <__sinit>
 80083e8:	ab05      	add	r3, sp, #20
 80083ea:	9a04      	ldr	r2, [sp, #16]
 80083ec:	68a1      	ldr	r1, [r4, #8]
 80083ee:	9301      	str	r3, [sp, #4]
 80083f0:	4620      	mov	r0, r4
 80083f2:	f000 fb6f 	bl	8008ad4 <_vfiprintf_r>
 80083f6:	b002      	add	sp, #8
 80083f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083fc:	b004      	add	sp, #16
 80083fe:	4770      	bx	lr
 8008400:	20000018 	.word	0x20000018

08008404 <siprintf>:
 8008404:	b40e      	push	{r1, r2, r3}
 8008406:	b500      	push	{lr}
 8008408:	b09c      	sub	sp, #112	; 0x70
 800840a:	ab1d      	add	r3, sp, #116	; 0x74
 800840c:	9002      	str	r0, [sp, #8]
 800840e:	9006      	str	r0, [sp, #24]
 8008410:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008414:	4809      	ldr	r0, [pc, #36]	; (800843c <siprintf+0x38>)
 8008416:	9107      	str	r1, [sp, #28]
 8008418:	9104      	str	r1, [sp, #16]
 800841a:	4909      	ldr	r1, [pc, #36]	; (8008440 <siprintf+0x3c>)
 800841c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008420:	9105      	str	r1, [sp, #20]
 8008422:	6800      	ldr	r0, [r0, #0]
 8008424:	9301      	str	r3, [sp, #4]
 8008426:	a902      	add	r1, sp, #8
 8008428:	f000 fa32 	bl	8008890 <_svfiprintf_r>
 800842c:	9b02      	ldr	r3, [sp, #8]
 800842e:	2200      	movs	r2, #0
 8008430:	701a      	strb	r2, [r3, #0]
 8008432:	b01c      	add	sp, #112	; 0x70
 8008434:	f85d eb04 	ldr.w	lr, [sp], #4
 8008438:	b003      	add	sp, #12
 800843a:	4770      	bx	lr
 800843c:	20000018 	.word	0x20000018
 8008440:	ffff0208 	.word	0xffff0208

08008444 <_strtol_l.isra.0>:
 8008444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008448:	4680      	mov	r8, r0
 800844a:	4689      	mov	r9, r1
 800844c:	4692      	mov	sl, r2
 800844e:	461e      	mov	r6, r3
 8008450:	460f      	mov	r7, r1
 8008452:	463d      	mov	r5, r7
 8008454:	9808      	ldr	r0, [sp, #32]
 8008456:	f815 4b01 	ldrb.w	r4, [r5], #1
 800845a:	f000 f94f 	bl	80086fc <__locale_ctype_ptr_l>
 800845e:	4420      	add	r0, r4
 8008460:	7843      	ldrb	r3, [r0, #1]
 8008462:	f013 0308 	ands.w	r3, r3, #8
 8008466:	d132      	bne.n	80084ce <_strtol_l.isra.0+0x8a>
 8008468:	2c2d      	cmp	r4, #45	; 0x2d
 800846a:	d132      	bne.n	80084d2 <_strtol_l.isra.0+0x8e>
 800846c:	787c      	ldrb	r4, [r7, #1]
 800846e:	1cbd      	adds	r5, r7, #2
 8008470:	2201      	movs	r2, #1
 8008472:	2e00      	cmp	r6, #0
 8008474:	d05d      	beq.n	8008532 <_strtol_l.isra.0+0xee>
 8008476:	2e10      	cmp	r6, #16
 8008478:	d109      	bne.n	800848e <_strtol_l.isra.0+0x4a>
 800847a:	2c30      	cmp	r4, #48	; 0x30
 800847c:	d107      	bne.n	800848e <_strtol_l.isra.0+0x4a>
 800847e:	782b      	ldrb	r3, [r5, #0]
 8008480:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008484:	2b58      	cmp	r3, #88	; 0x58
 8008486:	d14f      	bne.n	8008528 <_strtol_l.isra.0+0xe4>
 8008488:	786c      	ldrb	r4, [r5, #1]
 800848a:	2610      	movs	r6, #16
 800848c:	3502      	adds	r5, #2
 800848e:	2a00      	cmp	r2, #0
 8008490:	bf14      	ite	ne
 8008492:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008496:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800849a:	2700      	movs	r7, #0
 800849c:	fbb1 fcf6 	udiv	ip, r1, r6
 80084a0:	4638      	mov	r0, r7
 80084a2:	fb06 1e1c 	mls	lr, r6, ip, r1
 80084a6:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80084aa:	2b09      	cmp	r3, #9
 80084ac:	d817      	bhi.n	80084de <_strtol_l.isra.0+0x9a>
 80084ae:	461c      	mov	r4, r3
 80084b0:	42a6      	cmp	r6, r4
 80084b2:	dd23      	ble.n	80084fc <_strtol_l.isra.0+0xb8>
 80084b4:	1c7b      	adds	r3, r7, #1
 80084b6:	d007      	beq.n	80084c8 <_strtol_l.isra.0+0x84>
 80084b8:	4584      	cmp	ip, r0
 80084ba:	d31c      	bcc.n	80084f6 <_strtol_l.isra.0+0xb2>
 80084bc:	d101      	bne.n	80084c2 <_strtol_l.isra.0+0x7e>
 80084be:	45a6      	cmp	lr, r4
 80084c0:	db19      	blt.n	80084f6 <_strtol_l.isra.0+0xb2>
 80084c2:	fb00 4006 	mla	r0, r0, r6, r4
 80084c6:	2701      	movs	r7, #1
 80084c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80084cc:	e7eb      	b.n	80084a6 <_strtol_l.isra.0+0x62>
 80084ce:	462f      	mov	r7, r5
 80084d0:	e7bf      	b.n	8008452 <_strtol_l.isra.0+0xe>
 80084d2:	2c2b      	cmp	r4, #43	; 0x2b
 80084d4:	bf04      	itt	eq
 80084d6:	1cbd      	addeq	r5, r7, #2
 80084d8:	787c      	ldrbeq	r4, [r7, #1]
 80084da:	461a      	mov	r2, r3
 80084dc:	e7c9      	b.n	8008472 <_strtol_l.isra.0+0x2e>
 80084de:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80084e2:	2b19      	cmp	r3, #25
 80084e4:	d801      	bhi.n	80084ea <_strtol_l.isra.0+0xa6>
 80084e6:	3c37      	subs	r4, #55	; 0x37
 80084e8:	e7e2      	b.n	80084b0 <_strtol_l.isra.0+0x6c>
 80084ea:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80084ee:	2b19      	cmp	r3, #25
 80084f0:	d804      	bhi.n	80084fc <_strtol_l.isra.0+0xb8>
 80084f2:	3c57      	subs	r4, #87	; 0x57
 80084f4:	e7dc      	b.n	80084b0 <_strtol_l.isra.0+0x6c>
 80084f6:	f04f 37ff 	mov.w	r7, #4294967295
 80084fa:	e7e5      	b.n	80084c8 <_strtol_l.isra.0+0x84>
 80084fc:	1c7b      	adds	r3, r7, #1
 80084fe:	d108      	bne.n	8008512 <_strtol_l.isra.0+0xce>
 8008500:	2322      	movs	r3, #34	; 0x22
 8008502:	f8c8 3000 	str.w	r3, [r8]
 8008506:	4608      	mov	r0, r1
 8008508:	f1ba 0f00 	cmp.w	sl, #0
 800850c:	d107      	bne.n	800851e <_strtol_l.isra.0+0xda>
 800850e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008512:	b102      	cbz	r2, 8008516 <_strtol_l.isra.0+0xd2>
 8008514:	4240      	negs	r0, r0
 8008516:	f1ba 0f00 	cmp.w	sl, #0
 800851a:	d0f8      	beq.n	800850e <_strtol_l.isra.0+0xca>
 800851c:	b10f      	cbz	r7, 8008522 <_strtol_l.isra.0+0xde>
 800851e:	f105 39ff 	add.w	r9, r5, #4294967295
 8008522:	f8ca 9000 	str.w	r9, [sl]
 8008526:	e7f2      	b.n	800850e <_strtol_l.isra.0+0xca>
 8008528:	2430      	movs	r4, #48	; 0x30
 800852a:	2e00      	cmp	r6, #0
 800852c:	d1af      	bne.n	800848e <_strtol_l.isra.0+0x4a>
 800852e:	2608      	movs	r6, #8
 8008530:	e7ad      	b.n	800848e <_strtol_l.isra.0+0x4a>
 8008532:	2c30      	cmp	r4, #48	; 0x30
 8008534:	d0a3      	beq.n	800847e <_strtol_l.isra.0+0x3a>
 8008536:	260a      	movs	r6, #10
 8008538:	e7a9      	b.n	800848e <_strtol_l.isra.0+0x4a>
	...

0800853c <strtol>:
 800853c:	4b08      	ldr	r3, [pc, #32]	; (8008560 <strtol+0x24>)
 800853e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008540:	681c      	ldr	r4, [r3, #0]
 8008542:	4d08      	ldr	r5, [pc, #32]	; (8008564 <strtol+0x28>)
 8008544:	6a23      	ldr	r3, [r4, #32]
 8008546:	2b00      	cmp	r3, #0
 8008548:	bf08      	it	eq
 800854a:	462b      	moveq	r3, r5
 800854c:	9300      	str	r3, [sp, #0]
 800854e:	4613      	mov	r3, r2
 8008550:	460a      	mov	r2, r1
 8008552:	4601      	mov	r1, r0
 8008554:	4620      	mov	r0, r4
 8008556:	f7ff ff75 	bl	8008444 <_strtol_l.isra.0>
 800855a:	b003      	add	sp, #12
 800855c:	bd30      	pop	{r4, r5, pc}
 800855e:	bf00      	nop
 8008560:	20000018 	.word	0x20000018
 8008564:	2000007c 	.word	0x2000007c

08008568 <std>:
 8008568:	2300      	movs	r3, #0
 800856a:	b510      	push	{r4, lr}
 800856c:	4604      	mov	r4, r0
 800856e:	e9c0 3300 	strd	r3, r3, [r0]
 8008572:	6083      	str	r3, [r0, #8]
 8008574:	8181      	strh	r1, [r0, #12]
 8008576:	6643      	str	r3, [r0, #100]	; 0x64
 8008578:	81c2      	strh	r2, [r0, #14]
 800857a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800857e:	6183      	str	r3, [r0, #24]
 8008580:	4619      	mov	r1, r3
 8008582:	2208      	movs	r2, #8
 8008584:	305c      	adds	r0, #92	; 0x5c
 8008586:	f7ff ff1d 	bl	80083c4 <memset>
 800858a:	4b05      	ldr	r3, [pc, #20]	; (80085a0 <std+0x38>)
 800858c:	6263      	str	r3, [r4, #36]	; 0x24
 800858e:	4b05      	ldr	r3, [pc, #20]	; (80085a4 <std+0x3c>)
 8008590:	62a3      	str	r3, [r4, #40]	; 0x28
 8008592:	4b05      	ldr	r3, [pc, #20]	; (80085a8 <std+0x40>)
 8008594:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008596:	4b05      	ldr	r3, [pc, #20]	; (80085ac <std+0x44>)
 8008598:	6224      	str	r4, [r4, #32]
 800859a:	6323      	str	r3, [r4, #48]	; 0x30
 800859c:	bd10      	pop	{r4, pc}
 800859e:	bf00      	nop
 80085a0:	08009031 	.word	0x08009031
 80085a4:	08009053 	.word	0x08009053
 80085a8:	0800908b 	.word	0x0800908b
 80085ac:	080090af 	.word	0x080090af

080085b0 <_cleanup_r>:
 80085b0:	4901      	ldr	r1, [pc, #4]	; (80085b8 <_cleanup_r+0x8>)
 80085b2:	f000 b885 	b.w	80086c0 <_fwalk_reent>
 80085b6:	bf00      	nop
 80085b8:	080093a5 	.word	0x080093a5

080085bc <__sfmoreglue>:
 80085bc:	b570      	push	{r4, r5, r6, lr}
 80085be:	1e4a      	subs	r2, r1, #1
 80085c0:	2568      	movs	r5, #104	; 0x68
 80085c2:	4355      	muls	r5, r2
 80085c4:	460e      	mov	r6, r1
 80085c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80085ca:	f000 f8ad 	bl	8008728 <_malloc_r>
 80085ce:	4604      	mov	r4, r0
 80085d0:	b140      	cbz	r0, 80085e4 <__sfmoreglue+0x28>
 80085d2:	2100      	movs	r1, #0
 80085d4:	e9c0 1600 	strd	r1, r6, [r0]
 80085d8:	300c      	adds	r0, #12
 80085da:	60a0      	str	r0, [r4, #8]
 80085dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80085e0:	f7ff fef0 	bl	80083c4 <memset>
 80085e4:	4620      	mov	r0, r4
 80085e6:	bd70      	pop	{r4, r5, r6, pc}

080085e8 <__sinit>:
 80085e8:	6983      	ldr	r3, [r0, #24]
 80085ea:	b510      	push	{r4, lr}
 80085ec:	4604      	mov	r4, r0
 80085ee:	bb33      	cbnz	r3, 800863e <__sinit+0x56>
 80085f0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80085f4:	6503      	str	r3, [r0, #80]	; 0x50
 80085f6:	4b12      	ldr	r3, [pc, #72]	; (8008640 <__sinit+0x58>)
 80085f8:	4a12      	ldr	r2, [pc, #72]	; (8008644 <__sinit+0x5c>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	6282      	str	r2, [r0, #40]	; 0x28
 80085fe:	4298      	cmp	r0, r3
 8008600:	bf04      	itt	eq
 8008602:	2301      	moveq	r3, #1
 8008604:	6183      	streq	r3, [r0, #24]
 8008606:	f000 f81f 	bl	8008648 <__sfp>
 800860a:	6060      	str	r0, [r4, #4]
 800860c:	4620      	mov	r0, r4
 800860e:	f000 f81b 	bl	8008648 <__sfp>
 8008612:	60a0      	str	r0, [r4, #8]
 8008614:	4620      	mov	r0, r4
 8008616:	f000 f817 	bl	8008648 <__sfp>
 800861a:	2200      	movs	r2, #0
 800861c:	60e0      	str	r0, [r4, #12]
 800861e:	2104      	movs	r1, #4
 8008620:	6860      	ldr	r0, [r4, #4]
 8008622:	f7ff ffa1 	bl	8008568 <std>
 8008626:	2201      	movs	r2, #1
 8008628:	2109      	movs	r1, #9
 800862a:	68a0      	ldr	r0, [r4, #8]
 800862c:	f7ff ff9c 	bl	8008568 <std>
 8008630:	2202      	movs	r2, #2
 8008632:	2112      	movs	r1, #18
 8008634:	68e0      	ldr	r0, [r4, #12]
 8008636:	f7ff ff97 	bl	8008568 <std>
 800863a:	2301      	movs	r3, #1
 800863c:	61a3      	str	r3, [r4, #24]
 800863e:	bd10      	pop	{r4, pc}
 8008640:	08009724 	.word	0x08009724
 8008644:	080085b1 	.word	0x080085b1

08008648 <__sfp>:
 8008648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800864a:	4b1b      	ldr	r3, [pc, #108]	; (80086b8 <__sfp+0x70>)
 800864c:	681e      	ldr	r6, [r3, #0]
 800864e:	69b3      	ldr	r3, [r6, #24]
 8008650:	4607      	mov	r7, r0
 8008652:	b913      	cbnz	r3, 800865a <__sfp+0x12>
 8008654:	4630      	mov	r0, r6
 8008656:	f7ff ffc7 	bl	80085e8 <__sinit>
 800865a:	3648      	adds	r6, #72	; 0x48
 800865c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008660:	3b01      	subs	r3, #1
 8008662:	d503      	bpl.n	800866c <__sfp+0x24>
 8008664:	6833      	ldr	r3, [r6, #0]
 8008666:	b133      	cbz	r3, 8008676 <__sfp+0x2e>
 8008668:	6836      	ldr	r6, [r6, #0]
 800866a:	e7f7      	b.n	800865c <__sfp+0x14>
 800866c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008670:	b16d      	cbz	r5, 800868e <__sfp+0x46>
 8008672:	3468      	adds	r4, #104	; 0x68
 8008674:	e7f4      	b.n	8008660 <__sfp+0x18>
 8008676:	2104      	movs	r1, #4
 8008678:	4638      	mov	r0, r7
 800867a:	f7ff ff9f 	bl	80085bc <__sfmoreglue>
 800867e:	6030      	str	r0, [r6, #0]
 8008680:	2800      	cmp	r0, #0
 8008682:	d1f1      	bne.n	8008668 <__sfp+0x20>
 8008684:	230c      	movs	r3, #12
 8008686:	603b      	str	r3, [r7, #0]
 8008688:	4604      	mov	r4, r0
 800868a:	4620      	mov	r0, r4
 800868c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800868e:	4b0b      	ldr	r3, [pc, #44]	; (80086bc <__sfp+0x74>)
 8008690:	6665      	str	r5, [r4, #100]	; 0x64
 8008692:	e9c4 5500 	strd	r5, r5, [r4]
 8008696:	60a5      	str	r5, [r4, #8]
 8008698:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800869c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80086a0:	2208      	movs	r2, #8
 80086a2:	4629      	mov	r1, r5
 80086a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80086a8:	f7ff fe8c 	bl	80083c4 <memset>
 80086ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80086b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80086b4:	e7e9      	b.n	800868a <__sfp+0x42>
 80086b6:	bf00      	nop
 80086b8:	08009724 	.word	0x08009724
 80086bc:	ffff0001 	.word	0xffff0001

080086c0 <_fwalk_reent>:
 80086c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086c4:	4680      	mov	r8, r0
 80086c6:	4689      	mov	r9, r1
 80086c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80086cc:	2600      	movs	r6, #0
 80086ce:	b914      	cbnz	r4, 80086d6 <_fwalk_reent+0x16>
 80086d0:	4630      	mov	r0, r6
 80086d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086d6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80086da:	3f01      	subs	r7, #1
 80086dc:	d501      	bpl.n	80086e2 <_fwalk_reent+0x22>
 80086de:	6824      	ldr	r4, [r4, #0]
 80086e0:	e7f5      	b.n	80086ce <_fwalk_reent+0xe>
 80086e2:	89ab      	ldrh	r3, [r5, #12]
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d907      	bls.n	80086f8 <_fwalk_reent+0x38>
 80086e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086ec:	3301      	adds	r3, #1
 80086ee:	d003      	beq.n	80086f8 <_fwalk_reent+0x38>
 80086f0:	4629      	mov	r1, r5
 80086f2:	4640      	mov	r0, r8
 80086f4:	47c8      	blx	r9
 80086f6:	4306      	orrs	r6, r0
 80086f8:	3568      	adds	r5, #104	; 0x68
 80086fa:	e7ee      	b.n	80086da <_fwalk_reent+0x1a>

080086fc <__locale_ctype_ptr_l>:
 80086fc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008700:	4770      	bx	lr

08008702 <__ascii_mbtowc>:
 8008702:	b082      	sub	sp, #8
 8008704:	b901      	cbnz	r1, 8008708 <__ascii_mbtowc+0x6>
 8008706:	a901      	add	r1, sp, #4
 8008708:	b142      	cbz	r2, 800871c <__ascii_mbtowc+0x1a>
 800870a:	b14b      	cbz	r3, 8008720 <__ascii_mbtowc+0x1e>
 800870c:	7813      	ldrb	r3, [r2, #0]
 800870e:	600b      	str	r3, [r1, #0]
 8008710:	7812      	ldrb	r2, [r2, #0]
 8008712:	1c10      	adds	r0, r2, #0
 8008714:	bf18      	it	ne
 8008716:	2001      	movne	r0, #1
 8008718:	b002      	add	sp, #8
 800871a:	4770      	bx	lr
 800871c:	4610      	mov	r0, r2
 800871e:	e7fb      	b.n	8008718 <__ascii_mbtowc+0x16>
 8008720:	f06f 0001 	mvn.w	r0, #1
 8008724:	e7f8      	b.n	8008718 <__ascii_mbtowc+0x16>
	...

08008728 <_malloc_r>:
 8008728:	b570      	push	{r4, r5, r6, lr}
 800872a:	1ccd      	adds	r5, r1, #3
 800872c:	f025 0503 	bic.w	r5, r5, #3
 8008730:	3508      	adds	r5, #8
 8008732:	2d0c      	cmp	r5, #12
 8008734:	bf38      	it	cc
 8008736:	250c      	movcc	r5, #12
 8008738:	2d00      	cmp	r5, #0
 800873a:	4606      	mov	r6, r0
 800873c:	db01      	blt.n	8008742 <_malloc_r+0x1a>
 800873e:	42a9      	cmp	r1, r5
 8008740:	d903      	bls.n	800874a <_malloc_r+0x22>
 8008742:	230c      	movs	r3, #12
 8008744:	6033      	str	r3, [r6, #0]
 8008746:	2000      	movs	r0, #0
 8008748:	bd70      	pop	{r4, r5, r6, pc}
 800874a:	f000 feef 	bl	800952c <__malloc_lock>
 800874e:	4a21      	ldr	r2, [pc, #132]	; (80087d4 <_malloc_r+0xac>)
 8008750:	6814      	ldr	r4, [r2, #0]
 8008752:	4621      	mov	r1, r4
 8008754:	b991      	cbnz	r1, 800877c <_malloc_r+0x54>
 8008756:	4c20      	ldr	r4, [pc, #128]	; (80087d8 <_malloc_r+0xb0>)
 8008758:	6823      	ldr	r3, [r4, #0]
 800875a:	b91b      	cbnz	r3, 8008764 <_malloc_r+0x3c>
 800875c:	4630      	mov	r0, r6
 800875e:	f000 fc57 	bl	8009010 <_sbrk_r>
 8008762:	6020      	str	r0, [r4, #0]
 8008764:	4629      	mov	r1, r5
 8008766:	4630      	mov	r0, r6
 8008768:	f000 fc52 	bl	8009010 <_sbrk_r>
 800876c:	1c43      	adds	r3, r0, #1
 800876e:	d124      	bne.n	80087ba <_malloc_r+0x92>
 8008770:	230c      	movs	r3, #12
 8008772:	6033      	str	r3, [r6, #0]
 8008774:	4630      	mov	r0, r6
 8008776:	f000 feda 	bl	800952e <__malloc_unlock>
 800877a:	e7e4      	b.n	8008746 <_malloc_r+0x1e>
 800877c:	680b      	ldr	r3, [r1, #0]
 800877e:	1b5b      	subs	r3, r3, r5
 8008780:	d418      	bmi.n	80087b4 <_malloc_r+0x8c>
 8008782:	2b0b      	cmp	r3, #11
 8008784:	d90f      	bls.n	80087a6 <_malloc_r+0x7e>
 8008786:	600b      	str	r3, [r1, #0]
 8008788:	50cd      	str	r5, [r1, r3]
 800878a:	18cc      	adds	r4, r1, r3
 800878c:	4630      	mov	r0, r6
 800878e:	f000 fece 	bl	800952e <__malloc_unlock>
 8008792:	f104 000b 	add.w	r0, r4, #11
 8008796:	1d23      	adds	r3, r4, #4
 8008798:	f020 0007 	bic.w	r0, r0, #7
 800879c:	1ac3      	subs	r3, r0, r3
 800879e:	d0d3      	beq.n	8008748 <_malloc_r+0x20>
 80087a0:	425a      	negs	r2, r3
 80087a2:	50e2      	str	r2, [r4, r3]
 80087a4:	e7d0      	b.n	8008748 <_malloc_r+0x20>
 80087a6:	428c      	cmp	r4, r1
 80087a8:	684b      	ldr	r3, [r1, #4]
 80087aa:	bf16      	itet	ne
 80087ac:	6063      	strne	r3, [r4, #4]
 80087ae:	6013      	streq	r3, [r2, #0]
 80087b0:	460c      	movne	r4, r1
 80087b2:	e7eb      	b.n	800878c <_malloc_r+0x64>
 80087b4:	460c      	mov	r4, r1
 80087b6:	6849      	ldr	r1, [r1, #4]
 80087b8:	e7cc      	b.n	8008754 <_malloc_r+0x2c>
 80087ba:	1cc4      	adds	r4, r0, #3
 80087bc:	f024 0403 	bic.w	r4, r4, #3
 80087c0:	42a0      	cmp	r0, r4
 80087c2:	d005      	beq.n	80087d0 <_malloc_r+0xa8>
 80087c4:	1a21      	subs	r1, r4, r0
 80087c6:	4630      	mov	r0, r6
 80087c8:	f000 fc22 	bl	8009010 <_sbrk_r>
 80087cc:	3001      	adds	r0, #1
 80087ce:	d0cf      	beq.n	8008770 <_malloc_r+0x48>
 80087d0:	6025      	str	r5, [r4, #0]
 80087d2:	e7db      	b.n	800878c <_malloc_r+0x64>
 80087d4:	20000290 	.word	0x20000290
 80087d8:	20000294 	.word	0x20000294

080087dc <__ssputs_r>:
 80087dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087e0:	688e      	ldr	r6, [r1, #8]
 80087e2:	429e      	cmp	r6, r3
 80087e4:	4682      	mov	sl, r0
 80087e6:	460c      	mov	r4, r1
 80087e8:	4690      	mov	r8, r2
 80087ea:	4699      	mov	r9, r3
 80087ec:	d837      	bhi.n	800885e <__ssputs_r+0x82>
 80087ee:	898a      	ldrh	r2, [r1, #12]
 80087f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80087f4:	d031      	beq.n	800885a <__ssputs_r+0x7e>
 80087f6:	6825      	ldr	r5, [r4, #0]
 80087f8:	6909      	ldr	r1, [r1, #16]
 80087fa:	1a6f      	subs	r7, r5, r1
 80087fc:	6965      	ldr	r5, [r4, #20]
 80087fe:	2302      	movs	r3, #2
 8008800:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008804:	fb95 f5f3 	sdiv	r5, r5, r3
 8008808:	f109 0301 	add.w	r3, r9, #1
 800880c:	443b      	add	r3, r7
 800880e:	429d      	cmp	r5, r3
 8008810:	bf38      	it	cc
 8008812:	461d      	movcc	r5, r3
 8008814:	0553      	lsls	r3, r2, #21
 8008816:	d530      	bpl.n	800887a <__ssputs_r+0x9e>
 8008818:	4629      	mov	r1, r5
 800881a:	f7ff ff85 	bl	8008728 <_malloc_r>
 800881e:	4606      	mov	r6, r0
 8008820:	b950      	cbnz	r0, 8008838 <__ssputs_r+0x5c>
 8008822:	230c      	movs	r3, #12
 8008824:	f8ca 3000 	str.w	r3, [sl]
 8008828:	89a3      	ldrh	r3, [r4, #12]
 800882a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800882e:	81a3      	strh	r3, [r4, #12]
 8008830:	f04f 30ff 	mov.w	r0, #4294967295
 8008834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008838:	463a      	mov	r2, r7
 800883a:	6921      	ldr	r1, [r4, #16]
 800883c:	f000 fe52 	bl	80094e4 <memcpy>
 8008840:	89a3      	ldrh	r3, [r4, #12]
 8008842:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008846:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800884a:	81a3      	strh	r3, [r4, #12]
 800884c:	6126      	str	r6, [r4, #16]
 800884e:	6165      	str	r5, [r4, #20]
 8008850:	443e      	add	r6, r7
 8008852:	1bed      	subs	r5, r5, r7
 8008854:	6026      	str	r6, [r4, #0]
 8008856:	60a5      	str	r5, [r4, #8]
 8008858:	464e      	mov	r6, r9
 800885a:	454e      	cmp	r6, r9
 800885c:	d900      	bls.n	8008860 <__ssputs_r+0x84>
 800885e:	464e      	mov	r6, r9
 8008860:	4632      	mov	r2, r6
 8008862:	4641      	mov	r1, r8
 8008864:	6820      	ldr	r0, [r4, #0]
 8008866:	f000 fe48 	bl	80094fa <memmove>
 800886a:	68a3      	ldr	r3, [r4, #8]
 800886c:	1b9b      	subs	r3, r3, r6
 800886e:	60a3      	str	r3, [r4, #8]
 8008870:	6823      	ldr	r3, [r4, #0]
 8008872:	441e      	add	r6, r3
 8008874:	6026      	str	r6, [r4, #0]
 8008876:	2000      	movs	r0, #0
 8008878:	e7dc      	b.n	8008834 <__ssputs_r+0x58>
 800887a:	462a      	mov	r2, r5
 800887c:	f000 fea6 	bl	80095cc <_realloc_r>
 8008880:	4606      	mov	r6, r0
 8008882:	2800      	cmp	r0, #0
 8008884:	d1e2      	bne.n	800884c <__ssputs_r+0x70>
 8008886:	6921      	ldr	r1, [r4, #16]
 8008888:	4650      	mov	r0, sl
 800888a:	f000 fe51 	bl	8009530 <_free_r>
 800888e:	e7c8      	b.n	8008822 <__ssputs_r+0x46>

08008890 <_svfiprintf_r>:
 8008890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008894:	461d      	mov	r5, r3
 8008896:	898b      	ldrh	r3, [r1, #12]
 8008898:	061f      	lsls	r7, r3, #24
 800889a:	b09d      	sub	sp, #116	; 0x74
 800889c:	4680      	mov	r8, r0
 800889e:	460c      	mov	r4, r1
 80088a0:	4616      	mov	r6, r2
 80088a2:	d50f      	bpl.n	80088c4 <_svfiprintf_r+0x34>
 80088a4:	690b      	ldr	r3, [r1, #16]
 80088a6:	b96b      	cbnz	r3, 80088c4 <_svfiprintf_r+0x34>
 80088a8:	2140      	movs	r1, #64	; 0x40
 80088aa:	f7ff ff3d 	bl	8008728 <_malloc_r>
 80088ae:	6020      	str	r0, [r4, #0]
 80088b0:	6120      	str	r0, [r4, #16]
 80088b2:	b928      	cbnz	r0, 80088c0 <_svfiprintf_r+0x30>
 80088b4:	230c      	movs	r3, #12
 80088b6:	f8c8 3000 	str.w	r3, [r8]
 80088ba:	f04f 30ff 	mov.w	r0, #4294967295
 80088be:	e0c8      	b.n	8008a52 <_svfiprintf_r+0x1c2>
 80088c0:	2340      	movs	r3, #64	; 0x40
 80088c2:	6163      	str	r3, [r4, #20]
 80088c4:	2300      	movs	r3, #0
 80088c6:	9309      	str	r3, [sp, #36]	; 0x24
 80088c8:	2320      	movs	r3, #32
 80088ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088ce:	2330      	movs	r3, #48	; 0x30
 80088d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088d4:	9503      	str	r5, [sp, #12]
 80088d6:	f04f 0b01 	mov.w	fp, #1
 80088da:	4637      	mov	r7, r6
 80088dc:	463d      	mov	r5, r7
 80088de:	f815 3b01 	ldrb.w	r3, [r5], #1
 80088e2:	b10b      	cbz	r3, 80088e8 <_svfiprintf_r+0x58>
 80088e4:	2b25      	cmp	r3, #37	; 0x25
 80088e6:	d13e      	bne.n	8008966 <_svfiprintf_r+0xd6>
 80088e8:	ebb7 0a06 	subs.w	sl, r7, r6
 80088ec:	d00b      	beq.n	8008906 <_svfiprintf_r+0x76>
 80088ee:	4653      	mov	r3, sl
 80088f0:	4632      	mov	r2, r6
 80088f2:	4621      	mov	r1, r4
 80088f4:	4640      	mov	r0, r8
 80088f6:	f7ff ff71 	bl	80087dc <__ssputs_r>
 80088fa:	3001      	adds	r0, #1
 80088fc:	f000 80a4 	beq.w	8008a48 <_svfiprintf_r+0x1b8>
 8008900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008902:	4453      	add	r3, sl
 8008904:	9309      	str	r3, [sp, #36]	; 0x24
 8008906:	783b      	ldrb	r3, [r7, #0]
 8008908:	2b00      	cmp	r3, #0
 800890a:	f000 809d 	beq.w	8008a48 <_svfiprintf_r+0x1b8>
 800890e:	2300      	movs	r3, #0
 8008910:	f04f 32ff 	mov.w	r2, #4294967295
 8008914:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008918:	9304      	str	r3, [sp, #16]
 800891a:	9307      	str	r3, [sp, #28]
 800891c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008920:	931a      	str	r3, [sp, #104]	; 0x68
 8008922:	462f      	mov	r7, r5
 8008924:	2205      	movs	r2, #5
 8008926:	f817 1b01 	ldrb.w	r1, [r7], #1
 800892a:	4850      	ldr	r0, [pc, #320]	; (8008a6c <_svfiprintf_r+0x1dc>)
 800892c:	f7f7 fc58 	bl	80001e0 <memchr>
 8008930:	9b04      	ldr	r3, [sp, #16]
 8008932:	b9d0      	cbnz	r0, 800896a <_svfiprintf_r+0xda>
 8008934:	06d9      	lsls	r1, r3, #27
 8008936:	bf44      	itt	mi
 8008938:	2220      	movmi	r2, #32
 800893a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800893e:	071a      	lsls	r2, r3, #28
 8008940:	bf44      	itt	mi
 8008942:	222b      	movmi	r2, #43	; 0x2b
 8008944:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008948:	782a      	ldrb	r2, [r5, #0]
 800894a:	2a2a      	cmp	r2, #42	; 0x2a
 800894c:	d015      	beq.n	800897a <_svfiprintf_r+0xea>
 800894e:	9a07      	ldr	r2, [sp, #28]
 8008950:	462f      	mov	r7, r5
 8008952:	2000      	movs	r0, #0
 8008954:	250a      	movs	r5, #10
 8008956:	4639      	mov	r1, r7
 8008958:	f811 3b01 	ldrb.w	r3, [r1], #1
 800895c:	3b30      	subs	r3, #48	; 0x30
 800895e:	2b09      	cmp	r3, #9
 8008960:	d94d      	bls.n	80089fe <_svfiprintf_r+0x16e>
 8008962:	b1b8      	cbz	r0, 8008994 <_svfiprintf_r+0x104>
 8008964:	e00f      	b.n	8008986 <_svfiprintf_r+0xf6>
 8008966:	462f      	mov	r7, r5
 8008968:	e7b8      	b.n	80088dc <_svfiprintf_r+0x4c>
 800896a:	4a40      	ldr	r2, [pc, #256]	; (8008a6c <_svfiprintf_r+0x1dc>)
 800896c:	1a80      	subs	r0, r0, r2
 800896e:	fa0b f000 	lsl.w	r0, fp, r0
 8008972:	4318      	orrs	r0, r3
 8008974:	9004      	str	r0, [sp, #16]
 8008976:	463d      	mov	r5, r7
 8008978:	e7d3      	b.n	8008922 <_svfiprintf_r+0x92>
 800897a:	9a03      	ldr	r2, [sp, #12]
 800897c:	1d11      	adds	r1, r2, #4
 800897e:	6812      	ldr	r2, [r2, #0]
 8008980:	9103      	str	r1, [sp, #12]
 8008982:	2a00      	cmp	r2, #0
 8008984:	db01      	blt.n	800898a <_svfiprintf_r+0xfa>
 8008986:	9207      	str	r2, [sp, #28]
 8008988:	e004      	b.n	8008994 <_svfiprintf_r+0x104>
 800898a:	4252      	negs	r2, r2
 800898c:	f043 0302 	orr.w	r3, r3, #2
 8008990:	9207      	str	r2, [sp, #28]
 8008992:	9304      	str	r3, [sp, #16]
 8008994:	783b      	ldrb	r3, [r7, #0]
 8008996:	2b2e      	cmp	r3, #46	; 0x2e
 8008998:	d10c      	bne.n	80089b4 <_svfiprintf_r+0x124>
 800899a:	787b      	ldrb	r3, [r7, #1]
 800899c:	2b2a      	cmp	r3, #42	; 0x2a
 800899e:	d133      	bne.n	8008a08 <_svfiprintf_r+0x178>
 80089a0:	9b03      	ldr	r3, [sp, #12]
 80089a2:	1d1a      	adds	r2, r3, #4
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	9203      	str	r2, [sp, #12]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	bfb8      	it	lt
 80089ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80089b0:	3702      	adds	r7, #2
 80089b2:	9305      	str	r3, [sp, #20]
 80089b4:	4d2e      	ldr	r5, [pc, #184]	; (8008a70 <_svfiprintf_r+0x1e0>)
 80089b6:	7839      	ldrb	r1, [r7, #0]
 80089b8:	2203      	movs	r2, #3
 80089ba:	4628      	mov	r0, r5
 80089bc:	f7f7 fc10 	bl	80001e0 <memchr>
 80089c0:	b138      	cbz	r0, 80089d2 <_svfiprintf_r+0x142>
 80089c2:	2340      	movs	r3, #64	; 0x40
 80089c4:	1b40      	subs	r0, r0, r5
 80089c6:	fa03 f000 	lsl.w	r0, r3, r0
 80089ca:	9b04      	ldr	r3, [sp, #16]
 80089cc:	4303      	orrs	r3, r0
 80089ce:	3701      	adds	r7, #1
 80089d0:	9304      	str	r3, [sp, #16]
 80089d2:	7839      	ldrb	r1, [r7, #0]
 80089d4:	4827      	ldr	r0, [pc, #156]	; (8008a74 <_svfiprintf_r+0x1e4>)
 80089d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089da:	2206      	movs	r2, #6
 80089dc:	1c7e      	adds	r6, r7, #1
 80089de:	f7f7 fbff 	bl	80001e0 <memchr>
 80089e2:	2800      	cmp	r0, #0
 80089e4:	d038      	beq.n	8008a58 <_svfiprintf_r+0x1c8>
 80089e6:	4b24      	ldr	r3, [pc, #144]	; (8008a78 <_svfiprintf_r+0x1e8>)
 80089e8:	bb13      	cbnz	r3, 8008a30 <_svfiprintf_r+0x1a0>
 80089ea:	9b03      	ldr	r3, [sp, #12]
 80089ec:	3307      	adds	r3, #7
 80089ee:	f023 0307 	bic.w	r3, r3, #7
 80089f2:	3308      	adds	r3, #8
 80089f4:	9303      	str	r3, [sp, #12]
 80089f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089f8:	444b      	add	r3, r9
 80089fa:	9309      	str	r3, [sp, #36]	; 0x24
 80089fc:	e76d      	b.n	80088da <_svfiprintf_r+0x4a>
 80089fe:	fb05 3202 	mla	r2, r5, r2, r3
 8008a02:	2001      	movs	r0, #1
 8008a04:	460f      	mov	r7, r1
 8008a06:	e7a6      	b.n	8008956 <_svfiprintf_r+0xc6>
 8008a08:	2300      	movs	r3, #0
 8008a0a:	3701      	adds	r7, #1
 8008a0c:	9305      	str	r3, [sp, #20]
 8008a0e:	4619      	mov	r1, r3
 8008a10:	250a      	movs	r5, #10
 8008a12:	4638      	mov	r0, r7
 8008a14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a18:	3a30      	subs	r2, #48	; 0x30
 8008a1a:	2a09      	cmp	r2, #9
 8008a1c:	d903      	bls.n	8008a26 <_svfiprintf_r+0x196>
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d0c8      	beq.n	80089b4 <_svfiprintf_r+0x124>
 8008a22:	9105      	str	r1, [sp, #20]
 8008a24:	e7c6      	b.n	80089b4 <_svfiprintf_r+0x124>
 8008a26:	fb05 2101 	mla	r1, r5, r1, r2
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	4607      	mov	r7, r0
 8008a2e:	e7f0      	b.n	8008a12 <_svfiprintf_r+0x182>
 8008a30:	ab03      	add	r3, sp, #12
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	4622      	mov	r2, r4
 8008a36:	4b11      	ldr	r3, [pc, #68]	; (8008a7c <_svfiprintf_r+0x1ec>)
 8008a38:	a904      	add	r1, sp, #16
 8008a3a:	4640      	mov	r0, r8
 8008a3c:	f3af 8000 	nop.w
 8008a40:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008a44:	4681      	mov	r9, r0
 8008a46:	d1d6      	bne.n	80089f6 <_svfiprintf_r+0x166>
 8008a48:	89a3      	ldrh	r3, [r4, #12]
 8008a4a:	065b      	lsls	r3, r3, #25
 8008a4c:	f53f af35 	bmi.w	80088ba <_svfiprintf_r+0x2a>
 8008a50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a52:	b01d      	add	sp, #116	; 0x74
 8008a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a58:	ab03      	add	r3, sp, #12
 8008a5a:	9300      	str	r3, [sp, #0]
 8008a5c:	4622      	mov	r2, r4
 8008a5e:	4b07      	ldr	r3, [pc, #28]	; (8008a7c <_svfiprintf_r+0x1ec>)
 8008a60:	a904      	add	r1, sp, #16
 8008a62:	4640      	mov	r0, r8
 8008a64:	f000 f9c2 	bl	8008dec <_printf_i>
 8008a68:	e7ea      	b.n	8008a40 <_svfiprintf_r+0x1b0>
 8008a6a:	bf00      	nop
 8008a6c:	08009792 	.word	0x08009792
 8008a70:	08009798 	.word	0x08009798
 8008a74:	0800979c 	.word	0x0800979c
 8008a78:	00000000 	.word	0x00000000
 8008a7c:	080087dd 	.word	0x080087dd

08008a80 <__sfputc_r>:
 8008a80:	6893      	ldr	r3, [r2, #8]
 8008a82:	3b01      	subs	r3, #1
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	b410      	push	{r4}
 8008a88:	6093      	str	r3, [r2, #8]
 8008a8a:	da08      	bge.n	8008a9e <__sfputc_r+0x1e>
 8008a8c:	6994      	ldr	r4, [r2, #24]
 8008a8e:	42a3      	cmp	r3, r4
 8008a90:	db01      	blt.n	8008a96 <__sfputc_r+0x16>
 8008a92:	290a      	cmp	r1, #10
 8008a94:	d103      	bne.n	8008a9e <__sfputc_r+0x1e>
 8008a96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a9a:	f000 bb0d 	b.w	80090b8 <__swbuf_r>
 8008a9e:	6813      	ldr	r3, [r2, #0]
 8008aa0:	1c58      	adds	r0, r3, #1
 8008aa2:	6010      	str	r0, [r2, #0]
 8008aa4:	7019      	strb	r1, [r3, #0]
 8008aa6:	4608      	mov	r0, r1
 8008aa8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008aac:	4770      	bx	lr

08008aae <__sfputs_r>:
 8008aae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ab0:	4606      	mov	r6, r0
 8008ab2:	460f      	mov	r7, r1
 8008ab4:	4614      	mov	r4, r2
 8008ab6:	18d5      	adds	r5, r2, r3
 8008ab8:	42ac      	cmp	r4, r5
 8008aba:	d101      	bne.n	8008ac0 <__sfputs_r+0x12>
 8008abc:	2000      	movs	r0, #0
 8008abe:	e007      	b.n	8008ad0 <__sfputs_r+0x22>
 8008ac0:	463a      	mov	r2, r7
 8008ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ac6:	4630      	mov	r0, r6
 8008ac8:	f7ff ffda 	bl	8008a80 <__sfputc_r>
 8008acc:	1c43      	adds	r3, r0, #1
 8008ace:	d1f3      	bne.n	8008ab8 <__sfputs_r+0xa>
 8008ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ad4 <_vfiprintf_r>:
 8008ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ad8:	460c      	mov	r4, r1
 8008ada:	b09d      	sub	sp, #116	; 0x74
 8008adc:	4617      	mov	r7, r2
 8008ade:	461d      	mov	r5, r3
 8008ae0:	4606      	mov	r6, r0
 8008ae2:	b118      	cbz	r0, 8008aec <_vfiprintf_r+0x18>
 8008ae4:	6983      	ldr	r3, [r0, #24]
 8008ae6:	b90b      	cbnz	r3, 8008aec <_vfiprintf_r+0x18>
 8008ae8:	f7ff fd7e 	bl	80085e8 <__sinit>
 8008aec:	4b7c      	ldr	r3, [pc, #496]	; (8008ce0 <_vfiprintf_r+0x20c>)
 8008aee:	429c      	cmp	r4, r3
 8008af0:	d158      	bne.n	8008ba4 <_vfiprintf_r+0xd0>
 8008af2:	6874      	ldr	r4, [r6, #4]
 8008af4:	89a3      	ldrh	r3, [r4, #12]
 8008af6:	0718      	lsls	r0, r3, #28
 8008af8:	d55e      	bpl.n	8008bb8 <_vfiprintf_r+0xe4>
 8008afa:	6923      	ldr	r3, [r4, #16]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d05b      	beq.n	8008bb8 <_vfiprintf_r+0xe4>
 8008b00:	2300      	movs	r3, #0
 8008b02:	9309      	str	r3, [sp, #36]	; 0x24
 8008b04:	2320      	movs	r3, #32
 8008b06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b0a:	2330      	movs	r3, #48	; 0x30
 8008b0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b10:	9503      	str	r5, [sp, #12]
 8008b12:	f04f 0b01 	mov.w	fp, #1
 8008b16:	46b8      	mov	r8, r7
 8008b18:	4645      	mov	r5, r8
 8008b1a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008b1e:	b10b      	cbz	r3, 8008b24 <_vfiprintf_r+0x50>
 8008b20:	2b25      	cmp	r3, #37	; 0x25
 8008b22:	d154      	bne.n	8008bce <_vfiprintf_r+0xfa>
 8008b24:	ebb8 0a07 	subs.w	sl, r8, r7
 8008b28:	d00b      	beq.n	8008b42 <_vfiprintf_r+0x6e>
 8008b2a:	4653      	mov	r3, sl
 8008b2c:	463a      	mov	r2, r7
 8008b2e:	4621      	mov	r1, r4
 8008b30:	4630      	mov	r0, r6
 8008b32:	f7ff ffbc 	bl	8008aae <__sfputs_r>
 8008b36:	3001      	adds	r0, #1
 8008b38:	f000 80c2 	beq.w	8008cc0 <_vfiprintf_r+0x1ec>
 8008b3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b3e:	4453      	add	r3, sl
 8008b40:	9309      	str	r3, [sp, #36]	; 0x24
 8008b42:	f898 3000 	ldrb.w	r3, [r8]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	f000 80ba 	beq.w	8008cc0 <_vfiprintf_r+0x1ec>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b56:	9304      	str	r3, [sp, #16]
 8008b58:	9307      	str	r3, [sp, #28]
 8008b5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b5e:	931a      	str	r3, [sp, #104]	; 0x68
 8008b60:	46a8      	mov	r8, r5
 8008b62:	2205      	movs	r2, #5
 8008b64:	f818 1b01 	ldrb.w	r1, [r8], #1
 8008b68:	485e      	ldr	r0, [pc, #376]	; (8008ce4 <_vfiprintf_r+0x210>)
 8008b6a:	f7f7 fb39 	bl	80001e0 <memchr>
 8008b6e:	9b04      	ldr	r3, [sp, #16]
 8008b70:	bb78      	cbnz	r0, 8008bd2 <_vfiprintf_r+0xfe>
 8008b72:	06d9      	lsls	r1, r3, #27
 8008b74:	bf44      	itt	mi
 8008b76:	2220      	movmi	r2, #32
 8008b78:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008b7c:	071a      	lsls	r2, r3, #28
 8008b7e:	bf44      	itt	mi
 8008b80:	222b      	movmi	r2, #43	; 0x2b
 8008b82:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008b86:	782a      	ldrb	r2, [r5, #0]
 8008b88:	2a2a      	cmp	r2, #42	; 0x2a
 8008b8a:	d02a      	beq.n	8008be2 <_vfiprintf_r+0x10e>
 8008b8c:	9a07      	ldr	r2, [sp, #28]
 8008b8e:	46a8      	mov	r8, r5
 8008b90:	2000      	movs	r0, #0
 8008b92:	250a      	movs	r5, #10
 8008b94:	4641      	mov	r1, r8
 8008b96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b9a:	3b30      	subs	r3, #48	; 0x30
 8008b9c:	2b09      	cmp	r3, #9
 8008b9e:	d969      	bls.n	8008c74 <_vfiprintf_r+0x1a0>
 8008ba0:	b360      	cbz	r0, 8008bfc <_vfiprintf_r+0x128>
 8008ba2:	e024      	b.n	8008bee <_vfiprintf_r+0x11a>
 8008ba4:	4b50      	ldr	r3, [pc, #320]	; (8008ce8 <_vfiprintf_r+0x214>)
 8008ba6:	429c      	cmp	r4, r3
 8008ba8:	d101      	bne.n	8008bae <_vfiprintf_r+0xda>
 8008baa:	68b4      	ldr	r4, [r6, #8]
 8008bac:	e7a2      	b.n	8008af4 <_vfiprintf_r+0x20>
 8008bae:	4b4f      	ldr	r3, [pc, #316]	; (8008cec <_vfiprintf_r+0x218>)
 8008bb0:	429c      	cmp	r4, r3
 8008bb2:	bf08      	it	eq
 8008bb4:	68f4      	ldreq	r4, [r6, #12]
 8008bb6:	e79d      	b.n	8008af4 <_vfiprintf_r+0x20>
 8008bb8:	4621      	mov	r1, r4
 8008bba:	4630      	mov	r0, r6
 8008bbc:	f000 faee 	bl	800919c <__swsetup_r>
 8008bc0:	2800      	cmp	r0, #0
 8008bc2:	d09d      	beq.n	8008b00 <_vfiprintf_r+0x2c>
 8008bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc8:	b01d      	add	sp, #116	; 0x74
 8008bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bce:	46a8      	mov	r8, r5
 8008bd0:	e7a2      	b.n	8008b18 <_vfiprintf_r+0x44>
 8008bd2:	4a44      	ldr	r2, [pc, #272]	; (8008ce4 <_vfiprintf_r+0x210>)
 8008bd4:	1a80      	subs	r0, r0, r2
 8008bd6:	fa0b f000 	lsl.w	r0, fp, r0
 8008bda:	4318      	orrs	r0, r3
 8008bdc:	9004      	str	r0, [sp, #16]
 8008bde:	4645      	mov	r5, r8
 8008be0:	e7be      	b.n	8008b60 <_vfiprintf_r+0x8c>
 8008be2:	9a03      	ldr	r2, [sp, #12]
 8008be4:	1d11      	adds	r1, r2, #4
 8008be6:	6812      	ldr	r2, [r2, #0]
 8008be8:	9103      	str	r1, [sp, #12]
 8008bea:	2a00      	cmp	r2, #0
 8008bec:	db01      	blt.n	8008bf2 <_vfiprintf_r+0x11e>
 8008bee:	9207      	str	r2, [sp, #28]
 8008bf0:	e004      	b.n	8008bfc <_vfiprintf_r+0x128>
 8008bf2:	4252      	negs	r2, r2
 8008bf4:	f043 0302 	orr.w	r3, r3, #2
 8008bf8:	9207      	str	r2, [sp, #28]
 8008bfa:	9304      	str	r3, [sp, #16]
 8008bfc:	f898 3000 	ldrb.w	r3, [r8]
 8008c00:	2b2e      	cmp	r3, #46	; 0x2e
 8008c02:	d10e      	bne.n	8008c22 <_vfiprintf_r+0x14e>
 8008c04:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008c08:	2b2a      	cmp	r3, #42	; 0x2a
 8008c0a:	d138      	bne.n	8008c7e <_vfiprintf_r+0x1aa>
 8008c0c:	9b03      	ldr	r3, [sp, #12]
 8008c0e:	1d1a      	adds	r2, r3, #4
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	9203      	str	r2, [sp, #12]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	bfb8      	it	lt
 8008c18:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c1c:	f108 0802 	add.w	r8, r8, #2
 8008c20:	9305      	str	r3, [sp, #20]
 8008c22:	4d33      	ldr	r5, [pc, #204]	; (8008cf0 <_vfiprintf_r+0x21c>)
 8008c24:	f898 1000 	ldrb.w	r1, [r8]
 8008c28:	2203      	movs	r2, #3
 8008c2a:	4628      	mov	r0, r5
 8008c2c:	f7f7 fad8 	bl	80001e0 <memchr>
 8008c30:	b140      	cbz	r0, 8008c44 <_vfiprintf_r+0x170>
 8008c32:	2340      	movs	r3, #64	; 0x40
 8008c34:	1b40      	subs	r0, r0, r5
 8008c36:	fa03 f000 	lsl.w	r0, r3, r0
 8008c3a:	9b04      	ldr	r3, [sp, #16]
 8008c3c:	4303      	orrs	r3, r0
 8008c3e:	f108 0801 	add.w	r8, r8, #1
 8008c42:	9304      	str	r3, [sp, #16]
 8008c44:	f898 1000 	ldrb.w	r1, [r8]
 8008c48:	482a      	ldr	r0, [pc, #168]	; (8008cf4 <_vfiprintf_r+0x220>)
 8008c4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c4e:	2206      	movs	r2, #6
 8008c50:	f108 0701 	add.w	r7, r8, #1
 8008c54:	f7f7 fac4 	bl	80001e0 <memchr>
 8008c58:	2800      	cmp	r0, #0
 8008c5a:	d037      	beq.n	8008ccc <_vfiprintf_r+0x1f8>
 8008c5c:	4b26      	ldr	r3, [pc, #152]	; (8008cf8 <_vfiprintf_r+0x224>)
 8008c5e:	bb1b      	cbnz	r3, 8008ca8 <_vfiprintf_r+0x1d4>
 8008c60:	9b03      	ldr	r3, [sp, #12]
 8008c62:	3307      	adds	r3, #7
 8008c64:	f023 0307 	bic.w	r3, r3, #7
 8008c68:	3308      	adds	r3, #8
 8008c6a:	9303      	str	r3, [sp, #12]
 8008c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c6e:	444b      	add	r3, r9
 8008c70:	9309      	str	r3, [sp, #36]	; 0x24
 8008c72:	e750      	b.n	8008b16 <_vfiprintf_r+0x42>
 8008c74:	fb05 3202 	mla	r2, r5, r2, r3
 8008c78:	2001      	movs	r0, #1
 8008c7a:	4688      	mov	r8, r1
 8008c7c:	e78a      	b.n	8008b94 <_vfiprintf_r+0xc0>
 8008c7e:	2300      	movs	r3, #0
 8008c80:	f108 0801 	add.w	r8, r8, #1
 8008c84:	9305      	str	r3, [sp, #20]
 8008c86:	4619      	mov	r1, r3
 8008c88:	250a      	movs	r5, #10
 8008c8a:	4640      	mov	r0, r8
 8008c8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c90:	3a30      	subs	r2, #48	; 0x30
 8008c92:	2a09      	cmp	r2, #9
 8008c94:	d903      	bls.n	8008c9e <_vfiprintf_r+0x1ca>
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d0c3      	beq.n	8008c22 <_vfiprintf_r+0x14e>
 8008c9a:	9105      	str	r1, [sp, #20]
 8008c9c:	e7c1      	b.n	8008c22 <_vfiprintf_r+0x14e>
 8008c9e:	fb05 2101 	mla	r1, r5, r1, r2
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	4680      	mov	r8, r0
 8008ca6:	e7f0      	b.n	8008c8a <_vfiprintf_r+0x1b6>
 8008ca8:	ab03      	add	r3, sp, #12
 8008caa:	9300      	str	r3, [sp, #0]
 8008cac:	4622      	mov	r2, r4
 8008cae:	4b13      	ldr	r3, [pc, #76]	; (8008cfc <_vfiprintf_r+0x228>)
 8008cb0:	a904      	add	r1, sp, #16
 8008cb2:	4630      	mov	r0, r6
 8008cb4:	f3af 8000 	nop.w
 8008cb8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008cbc:	4681      	mov	r9, r0
 8008cbe:	d1d5      	bne.n	8008c6c <_vfiprintf_r+0x198>
 8008cc0:	89a3      	ldrh	r3, [r4, #12]
 8008cc2:	065b      	lsls	r3, r3, #25
 8008cc4:	f53f af7e 	bmi.w	8008bc4 <_vfiprintf_r+0xf0>
 8008cc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cca:	e77d      	b.n	8008bc8 <_vfiprintf_r+0xf4>
 8008ccc:	ab03      	add	r3, sp, #12
 8008cce:	9300      	str	r3, [sp, #0]
 8008cd0:	4622      	mov	r2, r4
 8008cd2:	4b0a      	ldr	r3, [pc, #40]	; (8008cfc <_vfiprintf_r+0x228>)
 8008cd4:	a904      	add	r1, sp, #16
 8008cd6:	4630      	mov	r0, r6
 8008cd8:	f000 f888 	bl	8008dec <_printf_i>
 8008cdc:	e7ec      	b.n	8008cb8 <_vfiprintf_r+0x1e4>
 8008cde:	bf00      	nop
 8008ce0:	08009748 	.word	0x08009748
 8008ce4:	08009792 	.word	0x08009792
 8008ce8:	08009768 	.word	0x08009768
 8008cec:	08009728 	.word	0x08009728
 8008cf0:	08009798 	.word	0x08009798
 8008cf4:	0800979c 	.word	0x0800979c
 8008cf8:	00000000 	.word	0x00000000
 8008cfc:	08008aaf 	.word	0x08008aaf

08008d00 <_printf_common>:
 8008d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d04:	4691      	mov	r9, r2
 8008d06:	461f      	mov	r7, r3
 8008d08:	688a      	ldr	r2, [r1, #8]
 8008d0a:	690b      	ldr	r3, [r1, #16]
 8008d0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d10:	4293      	cmp	r3, r2
 8008d12:	bfb8      	it	lt
 8008d14:	4613      	movlt	r3, r2
 8008d16:	f8c9 3000 	str.w	r3, [r9]
 8008d1a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d1e:	4606      	mov	r6, r0
 8008d20:	460c      	mov	r4, r1
 8008d22:	b112      	cbz	r2, 8008d2a <_printf_common+0x2a>
 8008d24:	3301      	adds	r3, #1
 8008d26:	f8c9 3000 	str.w	r3, [r9]
 8008d2a:	6823      	ldr	r3, [r4, #0]
 8008d2c:	0699      	lsls	r1, r3, #26
 8008d2e:	bf42      	ittt	mi
 8008d30:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008d34:	3302      	addmi	r3, #2
 8008d36:	f8c9 3000 	strmi.w	r3, [r9]
 8008d3a:	6825      	ldr	r5, [r4, #0]
 8008d3c:	f015 0506 	ands.w	r5, r5, #6
 8008d40:	d107      	bne.n	8008d52 <_printf_common+0x52>
 8008d42:	f104 0a19 	add.w	sl, r4, #25
 8008d46:	68e3      	ldr	r3, [r4, #12]
 8008d48:	f8d9 2000 	ldr.w	r2, [r9]
 8008d4c:	1a9b      	subs	r3, r3, r2
 8008d4e:	42ab      	cmp	r3, r5
 8008d50:	dc28      	bgt.n	8008da4 <_printf_common+0xa4>
 8008d52:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008d56:	6822      	ldr	r2, [r4, #0]
 8008d58:	3300      	adds	r3, #0
 8008d5a:	bf18      	it	ne
 8008d5c:	2301      	movne	r3, #1
 8008d5e:	0692      	lsls	r2, r2, #26
 8008d60:	d42d      	bmi.n	8008dbe <_printf_common+0xbe>
 8008d62:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d66:	4639      	mov	r1, r7
 8008d68:	4630      	mov	r0, r6
 8008d6a:	47c0      	blx	r8
 8008d6c:	3001      	adds	r0, #1
 8008d6e:	d020      	beq.n	8008db2 <_printf_common+0xb2>
 8008d70:	6823      	ldr	r3, [r4, #0]
 8008d72:	68e5      	ldr	r5, [r4, #12]
 8008d74:	f8d9 2000 	ldr.w	r2, [r9]
 8008d78:	f003 0306 	and.w	r3, r3, #6
 8008d7c:	2b04      	cmp	r3, #4
 8008d7e:	bf08      	it	eq
 8008d80:	1aad      	subeq	r5, r5, r2
 8008d82:	68a3      	ldr	r3, [r4, #8]
 8008d84:	6922      	ldr	r2, [r4, #16]
 8008d86:	bf0c      	ite	eq
 8008d88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d8c:	2500      	movne	r5, #0
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	bfc4      	itt	gt
 8008d92:	1a9b      	subgt	r3, r3, r2
 8008d94:	18ed      	addgt	r5, r5, r3
 8008d96:	f04f 0900 	mov.w	r9, #0
 8008d9a:	341a      	adds	r4, #26
 8008d9c:	454d      	cmp	r5, r9
 8008d9e:	d11a      	bne.n	8008dd6 <_printf_common+0xd6>
 8008da0:	2000      	movs	r0, #0
 8008da2:	e008      	b.n	8008db6 <_printf_common+0xb6>
 8008da4:	2301      	movs	r3, #1
 8008da6:	4652      	mov	r2, sl
 8008da8:	4639      	mov	r1, r7
 8008daa:	4630      	mov	r0, r6
 8008dac:	47c0      	blx	r8
 8008dae:	3001      	adds	r0, #1
 8008db0:	d103      	bne.n	8008dba <_printf_common+0xba>
 8008db2:	f04f 30ff 	mov.w	r0, #4294967295
 8008db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dba:	3501      	adds	r5, #1
 8008dbc:	e7c3      	b.n	8008d46 <_printf_common+0x46>
 8008dbe:	18e1      	adds	r1, r4, r3
 8008dc0:	1c5a      	adds	r2, r3, #1
 8008dc2:	2030      	movs	r0, #48	; 0x30
 8008dc4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008dc8:	4422      	add	r2, r4
 8008dca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008dce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008dd2:	3302      	adds	r3, #2
 8008dd4:	e7c5      	b.n	8008d62 <_printf_common+0x62>
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	4622      	mov	r2, r4
 8008dda:	4639      	mov	r1, r7
 8008ddc:	4630      	mov	r0, r6
 8008dde:	47c0      	blx	r8
 8008de0:	3001      	adds	r0, #1
 8008de2:	d0e6      	beq.n	8008db2 <_printf_common+0xb2>
 8008de4:	f109 0901 	add.w	r9, r9, #1
 8008de8:	e7d8      	b.n	8008d9c <_printf_common+0x9c>
	...

08008dec <_printf_i>:
 8008dec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008df0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008df4:	460c      	mov	r4, r1
 8008df6:	7e09      	ldrb	r1, [r1, #24]
 8008df8:	b085      	sub	sp, #20
 8008dfa:	296e      	cmp	r1, #110	; 0x6e
 8008dfc:	4617      	mov	r7, r2
 8008dfe:	4606      	mov	r6, r0
 8008e00:	4698      	mov	r8, r3
 8008e02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e04:	f000 80b3 	beq.w	8008f6e <_printf_i+0x182>
 8008e08:	d822      	bhi.n	8008e50 <_printf_i+0x64>
 8008e0a:	2963      	cmp	r1, #99	; 0x63
 8008e0c:	d036      	beq.n	8008e7c <_printf_i+0x90>
 8008e0e:	d80a      	bhi.n	8008e26 <_printf_i+0x3a>
 8008e10:	2900      	cmp	r1, #0
 8008e12:	f000 80b9 	beq.w	8008f88 <_printf_i+0x19c>
 8008e16:	2958      	cmp	r1, #88	; 0x58
 8008e18:	f000 8083 	beq.w	8008f22 <_printf_i+0x136>
 8008e1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e20:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008e24:	e032      	b.n	8008e8c <_printf_i+0xa0>
 8008e26:	2964      	cmp	r1, #100	; 0x64
 8008e28:	d001      	beq.n	8008e2e <_printf_i+0x42>
 8008e2a:	2969      	cmp	r1, #105	; 0x69
 8008e2c:	d1f6      	bne.n	8008e1c <_printf_i+0x30>
 8008e2e:	6820      	ldr	r0, [r4, #0]
 8008e30:	6813      	ldr	r3, [r2, #0]
 8008e32:	0605      	lsls	r5, r0, #24
 8008e34:	f103 0104 	add.w	r1, r3, #4
 8008e38:	d52a      	bpl.n	8008e90 <_printf_i+0xa4>
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	6011      	str	r1, [r2, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	da03      	bge.n	8008e4a <_printf_i+0x5e>
 8008e42:	222d      	movs	r2, #45	; 0x2d
 8008e44:	425b      	negs	r3, r3
 8008e46:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008e4a:	486f      	ldr	r0, [pc, #444]	; (8009008 <_printf_i+0x21c>)
 8008e4c:	220a      	movs	r2, #10
 8008e4e:	e039      	b.n	8008ec4 <_printf_i+0xd8>
 8008e50:	2973      	cmp	r1, #115	; 0x73
 8008e52:	f000 809d 	beq.w	8008f90 <_printf_i+0x1a4>
 8008e56:	d808      	bhi.n	8008e6a <_printf_i+0x7e>
 8008e58:	296f      	cmp	r1, #111	; 0x6f
 8008e5a:	d020      	beq.n	8008e9e <_printf_i+0xb2>
 8008e5c:	2970      	cmp	r1, #112	; 0x70
 8008e5e:	d1dd      	bne.n	8008e1c <_printf_i+0x30>
 8008e60:	6823      	ldr	r3, [r4, #0]
 8008e62:	f043 0320 	orr.w	r3, r3, #32
 8008e66:	6023      	str	r3, [r4, #0]
 8008e68:	e003      	b.n	8008e72 <_printf_i+0x86>
 8008e6a:	2975      	cmp	r1, #117	; 0x75
 8008e6c:	d017      	beq.n	8008e9e <_printf_i+0xb2>
 8008e6e:	2978      	cmp	r1, #120	; 0x78
 8008e70:	d1d4      	bne.n	8008e1c <_printf_i+0x30>
 8008e72:	2378      	movs	r3, #120	; 0x78
 8008e74:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e78:	4864      	ldr	r0, [pc, #400]	; (800900c <_printf_i+0x220>)
 8008e7a:	e055      	b.n	8008f28 <_printf_i+0x13c>
 8008e7c:	6813      	ldr	r3, [r2, #0]
 8008e7e:	1d19      	adds	r1, r3, #4
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	6011      	str	r1, [r2, #0]
 8008e84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	e08c      	b.n	8008faa <_printf_i+0x1be>
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	6011      	str	r1, [r2, #0]
 8008e94:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008e98:	bf18      	it	ne
 8008e9a:	b21b      	sxthne	r3, r3
 8008e9c:	e7cf      	b.n	8008e3e <_printf_i+0x52>
 8008e9e:	6813      	ldr	r3, [r2, #0]
 8008ea0:	6825      	ldr	r5, [r4, #0]
 8008ea2:	1d18      	adds	r0, r3, #4
 8008ea4:	6010      	str	r0, [r2, #0]
 8008ea6:	0628      	lsls	r0, r5, #24
 8008ea8:	d501      	bpl.n	8008eae <_printf_i+0xc2>
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	e002      	b.n	8008eb4 <_printf_i+0xc8>
 8008eae:	0668      	lsls	r0, r5, #25
 8008eb0:	d5fb      	bpl.n	8008eaa <_printf_i+0xbe>
 8008eb2:	881b      	ldrh	r3, [r3, #0]
 8008eb4:	4854      	ldr	r0, [pc, #336]	; (8009008 <_printf_i+0x21c>)
 8008eb6:	296f      	cmp	r1, #111	; 0x6f
 8008eb8:	bf14      	ite	ne
 8008eba:	220a      	movne	r2, #10
 8008ebc:	2208      	moveq	r2, #8
 8008ebe:	2100      	movs	r1, #0
 8008ec0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008ec4:	6865      	ldr	r5, [r4, #4]
 8008ec6:	60a5      	str	r5, [r4, #8]
 8008ec8:	2d00      	cmp	r5, #0
 8008eca:	f2c0 8095 	blt.w	8008ff8 <_printf_i+0x20c>
 8008ece:	6821      	ldr	r1, [r4, #0]
 8008ed0:	f021 0104 	bic.w	r1, r1, #4
 8008ed4:	6021      	str	r1, [r4, #0]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d13d      	bne.n	8008f56 <_printf_i+0x16a>
 8008eda:	2d00      	cmp	r5, #0
 8008edc:	f040 808e 	bne.w	8008ffc <_printf_i+0x210>
 8008ee0:	4665      	mov	r5, ip
 8008ee2:	2a08      	cmp	r2, #8
 8008ee4:	d10b      	bne.n	8008efe <_printf_i+0x112>
 8008ee6:	6823      	ldr	r3, [r4, #0]
 8008ee8:	07db      	lsls	r3, r3, #31
 8008eea:	d508      	bpl.n	8008efe <_printf_i+0x112>
 8008eec:	6923      	ldr	r3, [r4, #16]
 8008eee:	6862      	ldr	r2, [r4, #4]
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	bfde      	ittt	le
 8008ef4:	2330      	movle	r3, #48	; 0x30
 8008ef6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008efa:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008efe:	ebac 0305 	sub.w	r3, ip, r5
 8008f02:	6123      	str	r3, [r4, #16]
 8008f04:	f8cd 8000 	str.w	r8, [sp]
 8008f08:	463b      	mov	r3, r7
 8008f0a:	aa03      	add	r2, sp, #12
 8008f0c:	4621      	mov	r1, r4
 8008f0e:	4630      	mov	r0, r6
 8008f10:	f7ff fef6 	bl	8008d00 <_printf_common>
 8008f14:	3001      	adds	r0, #1
 8008f16:	d14d      	bne.n	8008fb4 <_printf_i+0x1c8>
 8008f18:	f04f 30ff 	mov.w	r0, #4294967295
 8008f1c:	b005      	add	sp, #20
 8008f1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f22:	4839      	ldr	r0, [pc, #228]	; (8009008 <_printf_i+0x21c>)
 8008f24:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008f28:	6813      	ldr	r3, [r2, #0]
 8008f2a:	6821      	ldr	r1, [r4, #0]
 8008f2c:	1d1d      	adds	r5, r3, #4
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	6015      	str	r5, [r2, #0]
 8008f32:	060a      	lsls	r2, r1, #24
 8008f34:	d50b      	bpl.n	8008f4e <_printf_i+0x162>
 8008f36:	07ca      	lsls	r2, r1, #31
 8008f38:	bf44      	itt	mi
 8008f3a:	f041 0120 	orrmi.w	r1, r1, #32
 8008f3e:	6021      	strmi	r1, [r4, #0]
 8008f40:	b91b      	cbnz	r3, 8008f4a <_printf_i+0x15e>
 8008f42:	6822      	ldr	r2, [r4, #0]
 8008f44:	f022 0220 	bic.w	r2, r2, #32
 8008f48:	6022      	str	r2, [r4, #0]
 8008f4a:	2210      	movs	r2, #16
 8008f4c:	e7b7      	b.n	8008ebe <_printf_i+0xd2>
 8008f4e:	064d      	lsls	r5, r1, #25
 8008f50:	bf48      	it	mi
 8008f52:	b29b      	uxthmi	r3, r3
 8008f54:	e7ef      	b.n	8008f36 <_printf_i+0x14a>
 8008f56:	4665      	mov	r5, ip
 8008f58:	fbb3 f1f2 	udiv	r1, r3, r2
 8008f5c:	fb02 3311 	mls	r3, r2, r1, r3
 8008f60:	5cc3      	ldrb	r3, [r0, r3]
 8008f62:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008f66:	460b      	mov	r3, r1
 8008f68:	2900      	cmp	r1, #0
 8008f6a:	d1f5      	bne.n	8008f58 <_printf_i+0x16c>
 8008f6c:	e7b9      	b.n	8008ee2 <_printf_i+0xf6>
 8008f6e:	6813      	ldr	r3, [r2, #0]
 8008f70:	6825      	ldr	r5, [r4, #0]
 8008f72:	6961      	ldr	r1, [r4, #20]
 8008f74:	1d18      	adds	r0, r3, #4
 8008f76:	6010      	str	r0, [r2, #0]
 8008f78:	0628      	lsls	r0, r5, #24
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	d501      	bpl.n	8008f82 <_printf_i+0x196>
 8008f7e:	6019      	str	r1, [r3, #0]
 8008f80:	e002      	b.n	8008f88 <_printf_i+0x19c>
 8008f82:	066a      	lsls	r2, r5, #25
 8008f84:	d5fb      	bpl.n	8008f7e <_printf_i+0x192>
 8008f86:	8019      	strh	r1, [r3, #0]
 8008f88:	2300      	movs	r3, #0
 8008f8a:	6123      	str	r3, [r4, #16]
 8008f8c:	4665      	mov	r5, ip
 8008f8e:	e7b9      	b.n	8008f04 <_printf_i+0x118>
 8008f90:	6813      	ldr	r3, [r2, #0]
 8008f92:	1d19      	adds	r1, r3, #4
 8008f94:	6011      	str	r1, [r2, #0]
 8008f96:	681d      	ldr	r5, [r3, #0]
 8008f98:	6862      	ldr	r2, [r4, #4]
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	f7f7 f91f 	bl	80001e0 <memchr>
 8008fa2:	b108      	cbz	r0, 8008fa8 <_printf_i+0x1bc>
 8008fa4:	1b40      	subs	r0, r0, r5
 8008fa6:	6060      	str	r0, [r4, #4]
 8008fa8:	6863      	ldr	r3, [r4, #4]
 8008faa:	6123      	str	r3, [r4, #16]
 8008fac:	2300      	movs	r3, #0
 8008fae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fb2:	e7a7      	b.n	8008f04 <_printf_i+0x118>
 8008fb4:	6923      	ldr	r3, [r4, #16]
 8008fb6:	462a      	mov	r2, r5
 8008fb8:	4639      	mov	r1, r7
 8008fba:	4630      	mov	r0, r6
 8008fbc:	47c0      	blx	r8
 8008fbe:	3001      	adds	r0, #1
 8008fc0:	d0aa      	beq.n	8008f18 <_printf_i+0x12c>
 8008fc2:	6823      	ldr	r3, [r4, #0]
 8008fc4:	079b      	lsls	r3, r3, #30
 8008fc6:	d413      	bmi.n	8008ff0 <_printf_i+0x204>
 8008fc8:	68e0      	ldr	r0, [r4, #12]
 8008fca:	9b03      	ldr	r3, [sp, #12]
 8008fcc:	4298      	cmp	r0, r3
 8008fce:	bfb8      	it	lt
 8008fd0:	4618      	movlt	r0, r3
 8008fd2:	e7a3      	b.n	8008f1c <_printf_i+0x130>
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	464a      	mov	r2, r9
 8008fd8:	4639      	mov	r1, r7
 8008fda:	4630      	mov	r0, r6
 8008fdc:	47c0      	blx	r8
 8008fde:	3001      	adds	r0, #1
 8008fe0:	d09a      	beq.n	8008f18 <_printf_i+0x12c>
 8008fe2:	3501      	adds	r5, #1
 8008fe4:	68e3      	ldr	r3, [r4, #12]
 8008fe6:	9a03      	ldr	r2, [sp, #12]
 8008fe8:	1a9b      	subs	r3, r3, r2
 8008fea:	42ab      	cmp	r3, r5
 8008fec:	dcf2      	bgt.n	8008fd4 <_printf_i+0x1e8>
 8008fee:	e7eb      	b.n	8008fc8 <_printf_i+0x1dc>
 8008ff0:	2500      	movs	r5, #0
 8008ff2:	f104 0919 	add.w	r9, r4, #25
 8008ff6:	e7f5      	b.n	8008fe4 <_printf_i+0x1f8>
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d1ac      	bne.n	8008f56 <_printf_i+0x16a>
 8008ffc:	7803      	ldrb	r3, [r0, #0]
 8008ffe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009002:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009006:	e76c      	b.n	8008ee2 <_printf_i+0xf6>
 8009008:	080097a3 	.word	0x080097a3
 800900c:	080097b4 	.word	0x080097b4

08009010 <_sbrk_r>:
 8009010:	b538      	push	{r3, r4, r5, lr}
 8009012:	4c06      	ldr	r4, [pc, #24]	; (800902c <_sbrk_r+0x1c>)
 8009014:	2300      	movs	r3, #0
 8009016:	4605      	mov	r5, r0
 8009018:	4608      	mov	r0, r1
 800901a:	6023      	str	r3, [r4, #0]
 800901c:	f7fc fa24 	bl	8005468 <_sbrk>
 8009020:	1c43      	adds	r3, r0, #1
 8009022:	d102      	bne.n	800902a <_sbrk_r+0x1a>
 8009024:	6823      	ldr	r3, [r4, #0]
 8009026:	b103      	cbz	r3, 800902a <_sbrk_r+0x1a>
 8009028:	602b      	str	r3, [r5, #0]
 800902a:	bd38      	pop	{r3, r4, r5, pc}
 800902c:	20000980 	.word	0x20000980

08009030 <__sread>:
 8009030:	b510      	push	{r4, lr}
 8009032:	460c      	mov	r4, r1
 8009034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009038:	f000 faee 	bl	8009618 <_read_r>
 800903c:	2800      	cmp	r0, #0
 800903e:	bfab      	itete	ge
 8009040:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009042:	89a3      	ldrhlt	r3, [r4, #12]
 8009044:	181b      	addge	r3, r3, r0
 8009046:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800904a:	bfac      	ite	ge
 800904c:	6563      	strge	r3, [r4, #84]	; 0x54
 800904e:	81a3      	strhlt	r3, [r4, #12]
 8009050:	bd10      	pop	{r4, pc}

08009052 <__swrite>:
 8009052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009056:	461f      	mov	r7, r3
 8009058:	898b      	ldrh	r3, [r1, #12]
 800905a:	05db      	lsls	r3, r3, #23
 800905c:	4605      	mov	r5, r0
 800905e:	460c      	mov	r4, r1
 8009060:	4616      	mov	r6, r2
 8009062:	d505      	bpl.n	8009070 <__swrite+0x1e>
 8009064:	2302      	movs	r3, #2
 8009066:	2200      	movs	r2, #0
 8009068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800906c:	f000 f9c4 	bl	80093f8 <_lseek_r>
 8009070:	89a3      	ldrh	r3, [r4, #12]
 8009072:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009076:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800907a:	81a3      	strh	r3, [r4, #12]
 800907c:	4632      	mov	r2, r6
 800907e:	463b      	mov	r3, r7
 8009080:	4628      	mov	r0, r5
 8009082:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009086:	f000 b877 	b.w	8009178 <_write_r>

0800908a <__sseek>:
 800908a:	b510      	push	{r4, lr}
 800908c:	460c      	mov	r4, r1
 800908e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009092:	f000 f9b1 	bl	80093f8 <_lseek_r>
 8009096:	1c43      	adds	r3, r0, #1
 8009098:	89a3      	ldrh	r3, [r4, #12]
 800909a:	bf15      	itete	ne
 800909c:	6560      	strne	r0, [r4, #84]	; 0x54
 800909e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80090a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80090a6:	81a3      	strheq	r3, [r4, #12]
 80090a8:	bf18      	it	ne
 80090aa:	81a3      	strhne	r3, [r4, #12]
 80090ac:	bd10      	pop	{r4, pc}

080090ae <__sclose>:
 80090ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090b2:	f000 b8e1 	b.w	8009278 <_close_r>
	...

080090b8 <__swbuf_r>:
 80090b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ba:	460e      	mov	r6, r1
 80090bc:	4614      	mov	r4, r2
 80090be:	4605      	mov	r5, r0
 80090c0:	b118      	cbz	r0, 80090ca <__swbuf_r+0x12>
 80090c2:	6983      	ldr	r3, [r0, #24]
 80090c4:	b90b      	cbnz	r3, 80090ca <__swbuf_r+0x12>
 80090c6:	f7ff fa8f 	bl	80085e8 <__sinit>
 80090ca:	4b21      	ldr	r3, [pc, #132]	; (8009150 <__swbuf_r+0x98>)
 80090cc:	429c      	cmp	r4, r3
 80090ce:	d12a      	bne.n	8009126 <__swbuf_r+0x6e>
 80090d0:	686c      	ldr	r4, [r5, #4]
 80090d2:	69a3      	ldr	r3, [r4, #24]
 80090d4:	60a3      	str	r3, [r4, #8]
 80090d6:	89a3      	ldrh	r3, [r4, #12]
 80090d8:	071a      	lsls	r2, r3, #28
 80090da:	d52e      	bpl.n	800913a <__swbuf_r+0x82>
 80090dc:	6923      	ldr	r3, [r4, #16]
 80090de:	b363      	cbz	r3, 800913a <__swbuf_r+0x82>
 80090e0:	6923      	ldr	r3, [r4, #16]
 80090e2:	6820      	ldr	r0, [r4, #0]
 80090e4:	1ac0      	subs	r0, r0, r3
 80090e6:	6963      	ldr	r3, [r4, #20]
 80090e8:	b2f6      	uxtb	r6, r6
 80090ea:	4283      	cmp	r3, r0
 80090ec:	4637      	mov	r7, r6
 80090ee:	dc04      	bgt.n	80090fa <__swbuf_r+0x42>
 80090f0:	4621      	mov	r1, r4
 80090f2:	4628      	mov	r0, r5
 80090f4:	f000 f956 	bl	80093a4 <_fflush_r>
 80090f8:	bb28      	cbnz	r0, 8009146 <__swbuf_r+0x8e>
 80090fa:	68a3      	ldr	r3, [r4, #8]
 80090fc:	3b01      	subs	r3, #1
 80090fe:	60a3      	str	r3, [r4, #8]
 8009100:	6823      	ldr	r3, [r4, #0]
 8009102:	1c5a      	adds	r2, r3, #1
 8009104:	6022      	str	r2, [r4, #0]
 8009106:	701e      	strb	r6, [r3, #0]
 8009108:	6963      	ldr	r3, [r4, #20]
 800910a:	3001      	adds	r0, #1
 800910c:	4283      	cmp	r3, r0
 800910e:	d004      	beq.n	800911a <__swbuf_r+0x62>
 8009110:	89a3      	ldrh	r3, [r4, #12]
 8009112:	07db      	lsls	r3, r3, #31
 8009114:	d519      	bpl.n	800914a <__swbuf_r+0x92>
 8009116:	2e0a      	cmp	r6, #10
 8009118:	d117      	bne.n	800914a <__swbuf_r+0x92>
 800911a:	4621      	mov	r1, r4
 800911c:	4628      	mov	r0, r5
 800911e:	f000 f941 	bl	80093a4 <_fflush_r>
 8009122:	b190      	cbz	r0, 800914a <__swbuf_r+0x92>
 8009124:	e00f      	b.n	8009146 <__swbuf_r+0x8e>
 8009126:	4b0b      	ldr	r3, [pc, #44]	; (8009154 <__swbuf_r+0x9c>)
 8009128:	429c      	cmp	r4, r3
 800912a:	d101      	bne.n	8009130 <__swbuf_r+0x78>
 800912c:	68ac      	ldr	r4, [r5, #8]
 800912e:	e7d0      	b.n	80090d2 <__swbuf_r+0x1a>
 8009130:	4b09      	ldr	r3, [pc, #36]	; (8009158 <__swbuf_r+0xa0>)
 8009132:	429c      	cmp	r4, r3
 8009134:	bf08      	it	eq
 8009136:	68ec      	ldreq	r4, [r5, #12]
 8009138:	e7cb      	b.n	80090d2 <__swbuf_r+0x1a>
 800913a:	4621      	mov	r1, r4
 800913c:	4628      	mov	r0, r5
 800913e:	f000 f82d 	bl	800919c <__swsetup_r>
 8009142:	2800      	cmp	r0, #0
 8009144:	d0cc      	beq.n	80090e0 <__swbuf_r+0x28>
 8009146:	f04f 37ff 	mov.w	r7, #4294967295
 800914a:	4638      	mov	r0, r7
 800914c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800914e:	bf00      	nop
 8009150:	08009748 	.word	0x08009748
 8009154:	08009768 	.word	0x08009768
 8009158:	08009728 	.word	0x08009728

0800915c <__ascii_wctomb>:
 800915c:	b149      	cbz	r1, 8009172 <__ascii_wctomb+0x16>
 800915e:	2aff      	cmp	r2, #255	; 0xff
 8009160:	bf85      	ittet	hi
 8009162:	238a      	movhi	r3, #138	; 0x8a
 8009164:	6003      	strhi	r3, [r0, #0]
 8009166:	700a      	strbls	r2, [r1, #0]
 8009168:	f04f 30ff 	movhi.w	r0, #4294967295
 800916c:	bf98      	it	ls
 800916e:	2001      	movls	r0, #1
 8009170:	4770      	bx	lr
 8009172:	4608      	mov	r0, r1
 8009174:	4770      	bx	lr
	...

08009178 <_write_r>:
 8009178:	b538      	push	{r3, r4, r5, lr}
 800917a:	4c07      	ldr	r4, [pc, #28]	; (8009198 <_write_r+0x20>)
 800917c:	4605      	mov	r5, r0
 800917e:	4608      	mov	r0, r1
 8009180:	4611      	mov	r1, r2
 8009182:	2200      	movs	r2, #0
 8009184:	6022      	str	r2, [r4, #0]
 8009186:	461a      	mov	r2, r3
 8009188:	f7fc f91d 	bl	80053c6 <_write>
 800918c:	1c43      	adds	r3, r0, #1
 800918e:	d102      	bne.n	8009196 <_write_r+0x1e>
 8009190:	6823      	ldr	r3, [r4, #0]
 8009192:	b103      	cbz	r3, 8009196 <_write_r+0x1e>
 8009194:	602b      	str	r3, [r5, #0]
 8009196:	bd38      	pop	{r3, r4, r5, pc}
 8009198:	20000980 	.word	0x20000980

0800919c <__swsetup_r>:
 800919c:	4b32      	ldr	r3, [pc, #200]	; (8009268 <__swsetup_r+0xcc>)
 800919e:	b570      	push	{r4, r5, r6, lr}
 80091a0:	681d      	ldr	r5, [r3, #0]
 80091a2:	4606      	mov	r6, r0
 80091a4:	460c      	mov	r4, r1
 80091a6:	b125      	cbz	r5, 80091b2 <__swsetup_r+0x16>
 80091a8:	69ab      	ldr	r3, [r5, #24]
 80091aa:	b913      	cbnz	r3, 80091b2 <__swsetup_r+0x16>
 80091ac:	4628      	mov	r0, r5
 80091ae:	f7ff fa1b 	bl	80085e8 <__sinit>
 80091b2:	4b2e      	ldr	r3, [pc, #184]	; (800926c <__swsetup_r+0xd0>)
 80091b4:	429c      	cmp	r4, r3
 80091b6:	d10f      	bne.n	80091d8 <__swsetup_r+0x3c>
 80091b8:	686c      	ldr	r4, [r5, #4]
 80091ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091be:	b29a      	uxth	r2, r3
 80091c0:	0715      	lsls	r5, r2, #28
 80091c2:	d42c      	bmi.n	800921e <__swsetup_r+0x82>
 80091c4:	06d0      	lsls	r0, r2, #27
 80091c6:	d411      	bmi.n	80091ec <__swsetup_r+0x50>
 80091c8:	2209      	movs	r2, #9
 80091ca:	6032      	str	r2, [r6, #0]
 80091cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091d0:	81a3      	strh	r3, [r4, #12]
 80091d2:	f04f 30ff 	mov.w	r0, #4294967295
 80091d6:	e03e      	b.n	8009256 <__swsetup_r+0xba>
 80091d8:	4b25      	ldr	r3, [pc, #148]	; (8009270 <__swsetup_r+0xd4>)
 80091da:	429c      	cmp	r4, r3
 80091dc:	d101      	bne.n	80091e2 <__swsetup_r+0x46>
 80091de:	68ac      	ldr	r4, [r5, #8]
 80091e0:	e7eb      	b.n	80091ba <__swsetup_r+0x1e>
 80091e2:	4b24      	ldr	r3, [pc, #144]	; (8009274 <__swsetup_r+0xd8>)
 80091e4:	429c      	cmp	r4, r3
 80091e6:	bf08      	it	eq
 80091e8:	68ec      	ldreq	r4, [r5, #12]
 80091ea:	e7e6      	b.n	80091ba <__swsetup_r+0x1e>
 80091ec:	0751      	lsls	r1, r2, #29
 80091ee:	d512      	bpl.n	8009216 <__swsetup_r+0x7a>
 80091f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091f2:	b141      	cbz	r1, 8009206 <__swsetup_r+0x6a>
 80091f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091f8:	4299      	cmp	r1, r3
 80091fa:	d002      	beq.n	8009202 <__swsetup_r+0x66>
 80091fc:	4630      	mov	r0, r6
 80091fe:	f000 f997 	bl	8009530 <_free_r>
 8009202:	2300      	movs	r3, #0
 8009204:	6363      	str	r3, [r4, #52]	; 0x34
 8009206:	89a3      	ldrh	r3, [r4, #12]
 8009208:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800920c:	81a3      	strh	r3, [r4, #12]
 800920e:	2300      	movs	r3, #0
 8009210:	6063      	str	r3, [r4, #4]
 8009212:	6923      	ldr	r3, [r4, #16]
 8009214:	6023      	str	r3, [r4, #0]
 8009216:	89a3      	ldrh	r3, [r4, #12]
 8009218:	f043 0308 	orr.w	r3, r3, #8
 800921c:	81a3      	strh	r3, [r4, #12]
 800921e:	6923      	ldr	r3, [r4, #16]
 8009220:	b94b      	cbnz	r3, 8009236 <__swsetup_r+0x9a>
 8009222:	89a3      	ldrh	r3, [r4, #12]
 8009224:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009228:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800922c:	d003      	beq.n	8009236 <__swsetup_r+0x9a>
 800922e:	4621      	mov	r1, r4
 8009230:	4630      	mov	r0, r6
 8009232:	f000 f917 	bl	8009464 <__smakebuf_r>
 8009236:	89a2      	ldrh	r2, [r4, #12]
 8009238:	f012 0301 	ands.w	r3, r2, #1
 800923c:	d00c      	beq.n	8009258 <__swsetup_r+0xbc>
 800923e:	2300      	movs	r3, #0
 8009240:	60a3      	str	r3, [r4, #8]
 8009242:	6963      	ldr	r3, [r4, #20]
 8009244:	425b      	negs	r3, r3
 8009246:	61a3      	str	r3, [r4, #24]
 8009248:	6923      	ldr	r3, [r4, #16]
 800924a:	b953      	cbnz	r3, 8009262 <__swsetup_r+0xc6>
 800924c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009250:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009254:	d1ba      	bne.n	80091cc <__swsetup_r+0x30>
 8009256:	bd70      	pop	{r4, r5, r6, pc}
 8009258:	0792      	lsls	r2, r2, #30
 800925a:	bf58      	it	pl
 800925c:	6963      	ldrpl	r3, [r4, #20]
 800925e:	60a3      	str	r3, [r4, #8]
 8009260:	e7f2      	b.n	8009248 <__swsetup_r+0xac>
 8009262:	2000      	movs	r0, #0
 8009264:	e7f7      	b.n	8009256 <__swsetup_r+0xba>
 8009266:	bf00      	nop
 8009268:	20000018 	.word	0x20000018
 800926c:	08009748 	.word	0x08009748
 8009270:	08009768 	.word	0x08009768
 8009274:	08009728 	.word	0x08009728

08009278 <_close_r>:
 8009278:	b538      	push	{r3, r4, r5, lr}
 800927a:	4c06      	ldr	r4, [pc, #24]	; (8009294 <_close_r+0x1c>)
 800927c:	2300      	movs	r3, #0
 800927e:	4605      	mov	r5, r0
 8009280:	4608      	mov	r0, r1
 8009282:	6023      	str	r3, [r4, #0]
 8009284:	f7fc f8bb 	bl	80053fe <_close>
 8009288:	1c43      	adds	r3, r0, #1
 800928a:	d102      	bne.n	8009292 <_close_r+0x1a>
 800928c:	6823      	ldr	r3, [r4, #0]
 800928e:	b103      	cbz	r3, 8009292 <_close_r+0x1a>
 8009290:	602b      	str	r3, [r5, #0]
 8009292:	bd38      	pop	{r3, r4, r5, pc}
 8009294:	20000980 	.word	0x20000980

08009298 <__sflush_r>:
 8009298:	898a      	ldrh	r2, [r1, #12]
 800929a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800929e:	4605      	mov	r5, r0
 80092a0:	0710      	lsls	r0, r2, #28
 80092a2:	460c      	mov	r4, r1
 80092a4:	d458      	bmi.n	8009358 <__sflush_r+0xc0>
 80092a6:	684b      	ldr	r3, [r1, #4]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	dc05      	bgt.n	80092b8 <__sflush_r+0x20>
 80092ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	dc02      	bgt.n	80092b8 <__sflush_r+0x20>
 80092b2:	2000      	movs	r0, #0
 80092b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092ba:	2e00      	cmp	r6, #0
 80092bc:	d0f9      	beq.n	80092b2 <__sflush_r+0x1a>
 80092be:	2300      	movs	r3, #0
 80092c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80092c4:	682f      	ldr	r7, [r5, #0]
 80092c6:	6a21      	ldr	r1, [r4, #32]
 80092c8:	602b      	str	r3, [r5, #0]
 80092ca:	d032      	beq.n	8009332 <__sflush_r+0x9a>
 80092cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80092ce:	89a3      	ldrh	r3, [r4, #12]
 80092d0:	075a      	lsls	r2, r3, #29
 80092d2:	d505      	bpl.n	80092e0 <__sflush_r+0x48>
 80092d4:	6863      	ldr	r3, [r4, #4]
 80092d6:	1ac0      	subs	r0, r0, r3
 80092d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092da:	b10b      	cbz	r3, 80092e0 <__sflush_r+0x48>
 80092dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092de:	1ac0      	subs	r0, r0, r3
 80092e0:	2300      	movs	r3, #0
 80092e2:	4602      	mov	r2, r0
 80092e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092e6:	6a21      	ldr	r1, [r4, #32]
 80092e8:	4628      	mov	r0, r5
 80092ea:	47b0      	blx	r6
 80092ec:	1c43      	adds	r3, r0, #1
 80092ee:	89a3      	ldrh	r3, [r4, #12]
 80092f0:	d106      	bne.n	8009300 <__sflush_r+0x68>
 80092f2:	6829      	ldr	r1, [r5, #0]
 80092f4:	291d      	cmp	r1, #29
 80092f6:	d848      	bhi.n	800938a <__sflush_r+0xf2>
 80092f8:	4a29      	ldr	r2, [pc, #164]	; (80093a0 <__sflush_r+0x108>)
 80092fa:	40ca      	lsrs	r2, r1
 80092fc:	07d6      	lsls	r6, r2, #31
 80092fe:	d544      	bpl.n	800938a <__sflush_r+0xf2>
 8009300:	2200      	movs	r2, #0
 8009302:	6062      	str	r2, [r4, #4]
 8009304:	04d9      	lsls	r1, r3, #19
 8009306:	6922      	ldr	r2, [r4, #16]
 8009308:	6022      	str	r2, [r4, #0]
 800930a:	d504      	bpl.n	8009316 <__sflush_r+0x7e>
 800930c:	1c42      	adds	r2, r0, #1
 800930e:	d101      	bne.n	8009314 <__sflush_r+0x7c>
 8009310:	682b      	ldr	r3, [r5, #0]
 8009312:	b903      	cbnz	r3, 8009316 <__sflush_r+0x7e>
 8009314:	6560      	str	r0, [r4, #84]	; 0x54
 8009316:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009318:	602f      	str	r7, [r5, #0]
 800931a:	2900      	cmp	r1, #0
 800931c:	d0c9      	beq.n	80092b2 <__sflush_r+0x1a>
 800931e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009322:	4299      	cmp	r1, r3
 8009324:	d002      	beq.n	800932c <__sflush_r+0x94>
 8009326:	4628      	mov	r0, r5
 8009328:	f000 f902 	bl	8009530 <_free_r>
 800932c:	2000      	movs	r0, #0
 800932e:	6360      	str	r0, [r4, #52]	; 0x34
 8009330:	e7c0      	b.n	80092b4 <__sflush_r+0x1c>
 8009332:	2301      	movs	r3, #1
 8009334:	4628      	mov	r0, r5
 8009336:	47b0      	blx	r6
 8009338:	1c41      	adds	r1, r0, #1
 800933a:	d1c8      	bne.n	80092ce <__sflush_r+0x36>
 800933c:	682b      	ldr	r3, [r5, #0]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d0c5      	beq.n	80092ce <__sflush_r+0x36>
 8009342:	2b1d      	cmp	r3, #29
 8009344:	d001      	beq.n	800934a <__sflush_r+0xb2>
 8009346:	2b16      	cmp	r3, #22
 8009348:	d101      	bne.n	800934e <__sflush_r+0xb6>
 800934a:	602f      	str	r7, [r5, #0]
 800934c:	e7b1      	b.n	80092b2 <__sflush_r+0x1a>
 800934e:	89a3      	ldrh	r3, [r4, #12]
 8009350:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009354:	81a3      	strh	r3, [r4, #12]
 8009356:	e7ad      	b.n	80092b4 <__sflush_r+0x1c>
 8009358:	690f      	ldr	r7, [r1, #16]
 800935a:	2f00      	cmp	r7, #0
 800935c:	d0a9      	beq.n	80092b2 <__sflush_r+0x1a>
 800935e:	0793      	lsls	r3, r2, #30
 8009360:	680e      	ldr	r6, [r1, #0]
 8009362:	bf08      	it	eq
 8009364:	694b      	ldreq	r3, [r1, #20]
 8009366:	600f      	str	r7, [r1, #0]
 8009368:	bf18      	it	ne
 800936a:	2300      	movne	r3, #0
 800936c:	eba6 0807 	sub.w	r8, r6, r7
 8009370:	608b      	str	r3, [r1, #8]
 8009372:	f1b8 0f00 	cmp.w	r8, #0
 8009376:	dd9c      	ble.n	80092b2 <__sflush_r+0x1a>
 8009378:	4643      	mov	r3, r8
 800937a:	463a      	mov	r2, r7
 800937c:	6a21      	ldr	r1, [r4, #32]
 800937e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009380:	4628      	mov	r0, r5
 8009382:	47b0      	blx	r6
 8009384:	2800      	cmp	r0, #0
 8009386:	dc06      	bgt.n	8009396 <__sflush_r+0xfe>
 8009388:	89a3      	ldrh	r3, [r4, #12]
 800938a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800938e:	81a3      	strh	r3, [r4, #12]
 8009390:	f04f 30ff 	mov.w	r0, #4294967295
 8009394:	e78e      	b.n	80092b4 <__sflush_r+0x1c>
 8009396:	4407      	add	r7, r0
 8009398:	eba8 0800 	sub.w	r8, r8, r0
 800939c:	e7e9      	b.n	8009372 <__sflush_r+0xda>
 800939e:	bf00      	nop
 80093a0:	20400001 	.word	0x20400001

080093a4 <_fflush_r>:
 80093a4:	b538      	push	{r3, r4, r5, lr}
 80093a6:	690b      	ldr	r3, [r1, #16]
 80093a8:	4605      	mov	r5, r0
 80093aa:	460c      	mov	r4, r1
 80093ac:	b1db      	cbz	r3, 80093e6 <_fflush_r+0x42>
 80093ae:	b118      	cbz	r0, 80093b8 <_fflush_r+0x14>
 80093b0:	6983      	ldr	r3, [r0, #24]
 80093b2:	b90b      	cbnz	r3, 80093b8 <_fflush_r+0x14>
 80093b4:	f7ff f918 	bl	80085e8 <__sinit>
 80093b8:	4b0c      	ldr	r3, [pc, #48]	; (80093ec <_fflush_r+0x48>)
 80093ba:	429c      	cmp	r4, r3
 80093bc:	d109      	bne.n	80093d2 <_fflush_r+0x2e>
 80093be:	686c      	ldr	r4, [r5, #4]
 80093c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093c4:	b17b      	cbz	r3, 80093e6 <_fflush_r+0x42>
 80093c6:	4621      	mov	r1, r4
 80093c8:	4628      	mov	r0, r5
 80093ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093ce:	f7ff bf63 	b.w	8009298 <__sflush_r>
 80093d2:	4b07      	ldr	r3, [pc, #28]	; (80093f0 <_fflush_r+0x4c>)
 80093d4:	429c      	cmp	r4, r3
 80093d6:	d101      	bne.n	80093dc <_fflush_r+0x38>
 80093d8:	68ac      	ldr	r4, [r5, #8]
 80093da:	e7f1      	b.n	80093c0 <_fflush_r+0x1c>
 80093dc:	4b05      	ldr	r3, [pc, #20]	; (80093f4 <_fflush_r+0x50>)
 80093de:	429c      	cmp	r4, r3
 80093e0:	bf08      	it	eq
 80093e2:	68ec      	ldreq	r4, [r5, #12]
 80093e4:	e7ec      	b.n	80093c0 <_fflush_r+0x1c>
 80093e6:	2000      	movs	r0, #0
 80093e8:	bd38      	pop	{r3, r4, r5, pc}
 80093ea:	bf00      	nop
 80093ec:	08009748 	.word	0x08009748
 80093f0:	08009768 	.word	0x08009768
 80093f4:	08009728 	.word	0x08009728

080093f8 <_lseek_r>:
 80093f8:	b538      	push	{r3, r4, r5, lr}
 80093fa:	4c07      	ldr	r4, [pc, #28]	; (8009418 <_lseek_r+0x20>)
 80093fc:	4605      	mov	r5, r0
 80093fe:	4608      	mov	r0, r1
 8009400:	4611      	mov	r1, r2
 8009402:	2200      	movs	r2, #0
 8009404:	6022      	str	r2, [r4, #0]
 8009406:	461a      	mov	r2, r3
 8009408:	f7fc f820 	bl	800544c <_lseek>
 800940c:	1c43      	adds	r3, r0, #1
 800940e:	d102      	bne.n	8009416 <_lseek_r+0x1e>
 8009410:	6823      	ldr	r3, [r4, #0]
 8009412:	b103      	cbz	r3, 8009416 <_lseek_r+0x1e>
 8009414:	602b      	str	r3, [r5, #0]
 8009416:	bd38      	pop	{r3, r4, r5, pc}
 8009418:	20000980 	.word	0x20000980

0800941c <__swhatbuf_r>:
 800941c:	b570      	push	{r4, r5, r6, lr}
 800941e:	460e      	mov	r6, r1
 8009420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009424:	2900      	cmp	r1, #0
 8009426:	b096      	sub	sp, #88	; 0x58
 8009428:	4614      	mov	r4, r2
 800942a:	461d      	mov	r5, r3
 800942c:	da07      	bge.n	800943e <__swhatbuf_r+0x22>
 800942e:	2300      	movs	r3, #0
 8009430:	602b      	str	r3, [r5, #0]
 8009432:	89b3      	ldrh	r3, [r6, #12]
 8009434:	061a      	lsls	r2, r3, #24
 8009436:	d410      	bmi.n	800945a <__swhatbuf_r+0x3e>
 8009438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800943c:	e00e      	b.n	800945c <__swhatbuf_r+0x40>
 800943e:	466a      	mov	r2, sp
 8009440:	f000 f8fc 	bl	800963c <_fstat_r>
 8009444:	2800      	cmp	r0, #0
 8009446:	dbf2      	blt.n	800942e <__swhatbuf_r+0x12>
 8009448:	9a01      	ldr	r2, [sp, #4]
 800944a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800944e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009452:	425a      	negs	r2, r3
 8009454:	415a      	adcs	r2, r3
 8009456:	602a      	str	r2, [r5, #0]
 8009458:	e7ee      	b.n	8009438 <__swhatbuf_r+0x1c>
 800945a:	2340      	movs	r3, #64	; 0x40
 800945c:	2000      	movs	r0, #0
 800945e:	6023      	str	r3, [r4, #0]
 8009460:	b016      	add	sp, #88	; 0x58
 8009462:	bd70      	pop	{r4, r5, r6, pc}

08009464 <__smakebuf_r>:
 8009464:	898b      	ldrh	r3, [r1, #12]
 8009466:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009468:	079d      	lsls	r5, r3, #30
 800946a:	4606      	mov	r6, r0
 800946c:	460c      	mov	r4, r1
 800946e:	d507      	bpl.n	8009480 <__smakebuf_r+0x1c>
 8009470:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009474:	6023      	str	r3, [r4, #0]
 8009476:	6123      	str	r3, [r4, #16]
 8009478:	2301      	movs	r3, #1
 800947a:	6163      	str	r3, [r4, #20]
 800947c:	b002      	add	sp, #8
 800947e:	bd70      	pop	{r4, r5, r6, pc}
 8009480:	ab01      	add	r3, sp, #4
 8009482:	466a      	mov	r2, sp
 8009484:	f7ff ffca 	bl	800941c <__swhatbuf_r>
 8009488:	9900      	ldr	r1, [sp, #0]
 800948a:	4605      	mov	r5, r0
 800948c:	4630      	mov	r0, r6
 800948e:	f7ff f94b 	bl	8008728 <_malloc_r>
 8009492:	b948      	cbnz	r0, 80094a8 <__smakebuf_r+0x44>
 8009494:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009498:	059a      	lsls	r2, r3, #22
 800949a:	d4ef      	bmi.n	800947c <__smakebuf_r+0x18>
 800949c:	f023 0303 	bic.w	r3, r3, #3
 80094a0:	f043 0302 	orr.w	r3, r3, #2
 80094a4:	81a3      	strh	r3, [r4, #12]
 80094a6:	e7e3      	b.n	8009470 <__smakebuf_r+0xc>
 80094a8:	4b0d      	ldr	r3, [pc, #52]	; (80094e0 <__smakebuf_r+0x7c>)
 80094aa:	62b3      	str	r3, [r6, #40]	; 0x28
 80094ac:	89a3      	ldrh	r3, [r4, #12]
 80094ae:	6020      	str	r0, [r4, #0]
 80094b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094b4:	81a3      	strh	r3, [r4, #12]
 80094b6:	9b00      	ldr	r3, [sp, #0]
 80094b8:	6163      	str	r3, [r4, #20]
 80094ba:	9b01      	ldr	r3, [sp, #4]
 80094bc:	6120      	str	r0, [r4, #16]
 80094be:	b15b      	cbz	r3, 80094d8 <__smakebuf_r+0x74>
 80094c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094c4:	4630      	mov	r0, r6
 80094c6:	f000 f8cb 	bl	8009660 <_isatty_r>
 80094ca:	b128      	cbz	r0, 80094d8 <__smakebuf_r+0x74>
 80094cc:	89a3      	ldrh	r3, [r4, #12]
 80094ce:	f023 0303 	bic.w	r3, r3, #3
 80094d2:	f043 0301 	orr.w	r3, r3, #1
 80094d6:	81a3      	strh	r3, [r4, #12]
 80094d8:	89a3      	ldrh	r3, [r4, #12]
 80094da:	431d      	orrs	r5, r3
 80094dc:	81a5      	strh	r5, [r4, #12]
 80094de:	e7cd      	b.n	800947c <__smakebuf_r+0x18>
 80094e0:	080085b1 	.word	0x080085b1

080094e4 <memcpy>:
 80094e4:	b510      	push	{r4, lr}
 80094e6:	1e43      	subs	r3, r0, #1
 80094e8:	440a      	add	r2, r1
 80094ea:	4291      	cmp	r1, r2
 80094ec:	d100      	bne.n	80094f0 <memcpy+0xc>
 80094ee:	bd10      	pop	{r4, pc}
 80094f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094f8:	e7f7      	b.n	80094ea <memcpy+0x6>

080094fa <memmove>:
 80094fa:	4288      	cmp	r0, r1
 80094fc:	b510      	push	{r4, lr}
 80094fe:	eb01 0302 	add.w	r3, r1, r2
 8009502:	d807      	bhi.n	8009514 <memmove+0x1a>
 8009504:	1e42      	subs	r2, r0, #1
 8009506:	4299      	cmp	r1, r3
 8009508:	d00a      	beq.n	8009520 <memmove+0x26>
 800950a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800950e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009512:	e7f8      	b.n	8009506 <memmove+0xc>
 8009514:	4283      	cmp	r3, r0
 8009516:	d9f5      	bls.n	8009504 <memmove+0xa>
 8009518:	1881      	adds	r1, r0, r2
 800951a:	1ad2      	subs	r2, r2, r3
 800951c:	42d3      	cmn	r3, r2
 800951e:	d100      	bne.n	8009522 <memmove+0x28>
 8009520:	bd10      	pop	{r4, pc}
 8009522:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009526:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800952a:	e7f7      	b.n	800951c <memmove+0x22>

0800952c <__malloc_lock>:
 800952c:	4770      	bx	lr

0800952e <__malloc_unlock>:
 800952e:	4770      	bx	lr

08009530 <_free_r>:
 8009530:	b538      	push	{r3, r4, r5, lr}
 8009532:	4605      	mov	r5, r0
 8009534:	2900      	cmp	r1, #0
 8009536:	d045      	beq.n	80095c4 <_free_r+0x94>
 8009538:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800953c:	1f0c      	subs	r4, r1, #4
 800953e:	2b00      	cmp	r3, #0
 8009540:	bfb8      	it	lt
 8009542:	18e4      	addlt	r4, r4, r3
 8009544:	f7ff fff2 	bl	800952c <__malloc_lock>
 8009548:	4a1f      	ldr	r2, [pc, #124]	; (80095c8 <_free_r+0x98>)
 800954a:	6813      	ldr	r3, [r2, #0]
 800954c:	4610      	mov	r0, r2
 800954e:	b933      	cbnz	r3, 800955e <_free_r+0x2e>
 8009550:	6063      	str	r3, [r4, #4]
 8009552:	6014      	str	r4, [r2, #0]
 8009554:	4628      	mov	r0, r5
 8009556:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800955a:	f7ff bfe8 	b.w	800952e <__malloc_unlock>
 800955e:	42a3      	cmp	r3, r4
 8009560:	d90c      	bls.n	800957c <_free_r+0x4c>
 8009562:	6821      	ldr	r1, [r4, #0]
 8009564:	1862      	adds	r2, r4, r1
 8009566:	4293      	cmp	r3, r2
 8009568:	bf04      	itt	eq
 800956a:	681a      	ldreq	r2, [r3, #0]
 800956c:	685b      	ldreq	r3, [r3, #4]
 800956e:	6063      	str	r3, [r4, #4]
 8009570:	bf04      	itt	eq
 8009572:	1852      	addeq	r2, r2, r1
 8009574:	6022      	streq	r2, [r4, #0]
 8009576:	6004      	str	r4, [r0, #0]
 8009578:	e7ec      	b.n	8009554 <_free_r+0x24>
 800957a:	4613      	mov	r3, r2
 800957c:	685a      	ldr	r2, [r3, #4]
 800957e:	b10a      	cbz	r2, 8009584 <_free_r+0x54>
 8009580:	42a2      	cmp	r2, r4
 8009582:	d9fa      	bls.n	800957a <_free_r+0x4a>
 8009584:	6819      	ldr	r1, [r3, #0]
 8009586:	1858      	adds	r0, r3, r1
 8009588:	42a0      	cmp	r0, r4
 800958a:	d10b      	bne.n	80095a4 <_free_r+0x74>
 800958c:	6820      	ldr	r0, [r4, #0]
 800958e:	4401      	add	r1, r0
 8009590:	1858      	adds	r0, r3, r1
 8009592:	4282      	cmp	r2, r0
 8009594:	6019      	str	r1, [r3, #0]
 8009596:	d1dd      	bne.n	8009554 <_free_r+0x24>
 8009598:	6810      	ldr	r0, [r2, #0]
 800959a:	6852      	ldr	r2, [r2, #4]
 800959c:	605a      	str	r2, [r3, #4]
 800959e:	4401      	add	r1, r0
 80095a0:	6019      	str	r1, [r3, #0]
 80095a2:	e7d7      	b.n	8009554 <_free_r+0x24>
 80095a4:	d902      	bls.n	80095ac <_free_r+0x7c>
 80095a6:	230c      	movs	r3, #12
 80095a8:	602b      	str	r3, [r5, #0]
 80095aa:	e7d3      	b.n	8009554 <_free_r+0x24>
 80095ac:	6820      	ldr	r0, [r4, #0]
 80095ae:	1821      	adds	r1, r4, r0
 80095b0:	428a      	cmp	r2, r1
 80095b2:	bf04      	itt	eq
 80095b4:	6811      	ldreq	r1, [r2, #0]
 80095b6:	6852      	ldreq	r2, [r2, #4]
 80095b8:	6062      	str	r2, [r4, #4]
 80095ba:	bf04      	itt	eq
 80095bc:	1809      	addeq	r1, r1, r0
 80095be:	6021      	streq	r1, [r4, #0]
 80095c0:	605c      	str	r4, [r3, #4]
 80095c2:	e7c7      	b.n	8009554 <_free_r+0x24>
 80095c4:	bd38      	pop	{r3, r4, r5, pc}
 80095c6:	bf00      	nop
 80095c8:	20000290 	.word	0x20000290

080095cc <_realloc_r>:
 80095cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ce:	4607      	mov	r7, r0
 80095d0:	4614      	mov	r4, r2
 80095d2:	460e      	mov	r6, r1
 80095d4:	b921      	cbnz	r1, 80095e0 <_realloc_r+0x14>
 80095d6:	4611      	mov	r1, r2
 80095d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80095dc:	f7ff b8a4 	b.w	8008728 <_malloc_r>
 80095e0:	b922      	cbnz	r2, 80095ec <_realloc_r+0x20>
 80095e2:	f7ff ffa5 	bl	8009530 <_free_r>
 80095e6:	4625      	mov	r5, r4
 80095e8:	4628      	mov	r0, r5
 80095ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095ec:	f000 f848 	bl	8009680 <_malloc_usable_size_r>
 80095f0:	42a0      	cmp	r0, r4
 80095f2:	d20f      	bcs.n	8009614 <_realloc_r+0x48>
 80095f4:	4621      	mov	r1, r4
 80095f6:	4638      	mov	r0, r7
 80095f8:	f7ff f896 	bl	8008728 <_malloc_r>
 80095fc:	4605      	mov	r5, r0
 80095fe:	2800      	cmp	r0, #0
 8009600:	d0f2      	beq.n	80095e8 <_realloc_r+0x1c>
 8009602:	4631      	mov	r1, r6
 8009604:	4622      	mov	r2, r4
 8009606:	f7ff ff6d 	bl	80094e4 <memcpy>
 800960a:	4631      	mov	r1, r6
 800960c:	4638      	mov	r0, r7
 800960e:	f7ff ff8f 	bl	8009530 <_free_r>
 8009612:	e7e9      	b.n	80095e8 <_realloc_r+0x1c>
 8009614:	4635      	mov	r5, r6
 8009616:	e7e7      	b.n	80095e8 <_realloc_r+0x1c>

08009618 <_read_r>:
 8009618:	b538      	push	{r3, r4, r5, lr}
 800961a:	4c07      	ldr	r4, [pc, #28]	; (8009638 <_read_r+0x20>)
 800961c:	4605      	mov	r5, r0
 800961e:	4608      	mov	r0, r1
 8009620:	4611      	mov	r1, r2
 8009622:	2200      	movs	r2, #0
 8009624:	6022      	str	r2, [r4, #0]
 8009626:	461a      	mov	r2, r3
 8009628:	f7fb feb0 	bl	800538c <_read>
 800962c:	1c43      	adds	r3, r0, #1
 800962e:	d102      	bne.n	8009636 <_read_r+0x1e>
 8009630:	6823      	ldr	r3, [r4, #0]
 8009632:	b103      	cbz	r3, 8009636 <_read_r+0x1e>
 8009634:	602b      	str	r3, [r5, #0]
 8009636:	bd38      	pop	{r3, r4, r5, pc}
 8009638:	20000980 	.word	0x20000980

0800963c <_fstat_r>:
 800963c:	b538      	push	{r3, r4, r5, lr}
 800963e:	4c07      	ldr	r4, [pc, #28]	; (800965c <_fstat_r+0x20>)
 8009640:	2300      	movs	r3, #0
 8009642:	4605      	mov	r5, r0
 8009644:	4608      	mov	r0, r1
 8009646:	4611      	mov	r1, r2
 8009648:	6023      	str	r3, [r4, #0]
 800964a:	f7fb fee4 	bl	8005416 <_fstat>
 800964e:	1c43      	adds	r3, r0, #1
 8009650:	d102      	bne.n	8009658 <_fstat_r+0x1c>
 8009652:	6823      	ldr	r3, [r4, #0]
 8009654:	b103      	cbz	r3, 8009658 <_fstat_r+0x1c>
 8009656:	602b      	str	r3, [r5, #0]
 8009658:	bd38      	pop	{r3, r4, r5, pc}
 800965a:	bf00      	nop
 800965c:	20000980 	.word	0x20000980

08009660 <_isatty_r>:
 8009660:	b538      	push	{r3, r4, r5, lr}
 8009662:	4c06      	ldr	r4, [pc, #24]	; (800967c <_isatty_r+0x1c>)
 8009664:	2300      	movs	r3, #0
 8009666:	4605      	mov	r5, r0
 8009668:	4608      	mov	r0, r1
 800966a:	6023      	str	r3, [r4, #0]
 800966c:	f7fb fee3 	bl	8005436 <_isatty>
 8009670:	1c43      	adds	r3, r0, #1
 8009672:	d102      	bne.n	800967a <_isatty_r+0x1a>
 8009674:	6823      	ldr	r3, [r4, #0]
 8009676:	b103      	cbz	r3, 800967a <_isatty_r+0x1a>
 8009678:	602b      	str	r3, [r5, #0]
 800967a:	bd38      	pop	{r3, r4, r5, pc}
 800967c:	20000980 	.word	0x20000980

08009680 <_malloc_usable_size_r>:
 8009680:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009684:	1f18      	subs	r0, r3, #4
 8009686:	2b00      	cmp	r3, #0
 8009688:	bfbc      	itt	lt
 800968a:	580b      	ldrlt	r3, [r1, r0]
 800968c:	18c0      	addlt	r0, r0, r3
 800968e:	4770      	bx	lr

08009690 <_init>:
 8009690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009692:	bf00      	nop
 8009694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009696:	bc08      	pop	{r3}
 8009698:	469e      	mov	lr, r3
 800969a:	4770      	bx	lr

0800969c <_fini>:
 800969c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800969e:	bf00      	nop
 80096a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096a2:	bc08      	pop	{r3}
 80096a4:	469e      	mov	lr, r3
 80096a6:	4770      	bx	lr
