--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1045 paths analyzed, 657 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.372ns.
--------------------------------------------------------------------------------
Slack:                  15.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_x_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.684 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_x_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y25.D2       net (fanout=4)        1.433   M_stage_q_3_1
    SLICE_X9Y25.D        Tilo                  0.259   rng/_n0042_inv
                                                       rng/_n0042_inv1
    SLICE_X13Y36.CE      net (fanout=8)        1.705   rng/_n0042_inv
    SLICE_X13Y36.CLK     Tceck                 0.408   rng/M_x_q[3]
                                                       rng/M_x_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (1.143ns logic, 3.138ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  15.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_x_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.684 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_x_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y25.D2       net (fanout=4)        1.433   M_stage_q_3_1
    SLICE_X9Y25.D        Tilo                  0.259   rng/_n0042_inv
                                                       rng/_n0042_inv1
    SLICE_X13Y36.CE      net (fanout=8)        1.705   rng/_n0042_inv
    SLICE_X13Y36.CLK     Tceck                 0.390   rng/M_x_q[3]
                                                       rng/M_x_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (1.125ns logic, 3.138ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_x_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.684 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_x_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y25.D2       net (fanout=4)        1.433   M_stage_q_3_1
    SLICE_X9Y25.D        Tilo                  0.259   rng/_n0042_inv
                                                       rng/_n0042_inv1
    SLICE_X13Y36.CE      net (fanout=8)        1.705   rng/_n0042_inv
    SLICE_X13Y36.CLK     Tceck                 0.382   rng/M_x_q[3]
                                                       rng/M_x_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (1.117ns logic, 3.138ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  15.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_x_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.684 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_x_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y25.D2       net (fanout=4)        1.433   M_stage_q_3_1
    SLICE_X9Y25.D        Tilo                  0.259   rng/_n0042_inv
                                                       rng/_n0042_inv1
    SLICE_X13Y36.CE      net (fanout=8)        1.705   rng/_n0042_inv
    SLICE_X13Y36.CLK     Tceck                 0.365   rng/M_x_q[3]
                                                       rng/M_x_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (1.100ns logic, 3.138ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  15.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_z_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.676 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_z_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y24.D3       net (fanout=4)        1.110   M_stage_q_3_1
    SLICE_X9Y24.D        Tilo                  0.259   rng/_n0042_inv11
                                                       rng/_n0042_inv1_2
    SLICE_X12Y40.CE      net (fanout=6)        2.053   rng/_n0042_inv11
    SLICE_X12Y40.CLK     Tceck                 0.313   rng/M_z_q[6]
                                                       rng/M_z_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (1.048ns logic, 3.163ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.167ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.676 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y24.D3       net (fanout=4)        1.110   M_stage_q_3_1
    SLICE_X9Y24.D        Tilo                  0.259   rng/_n0042_inv11
                                                       rng/_n0042_inv1_2
    SLICE_X12Y40.CE      net (fanout=6)        2.053   rng/_n0042_inv11
    SLICE_X12Y40.CLK     Tceck                 0.269   rng/M_z_q[6]
                                                       rng/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (1.004ns logic, 3.163ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  15.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_z_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.676 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_z_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y24.D3       net (fanout=4)        1.110   M_stage_q_3_1
    SLICE_X9Y24.D        Tilo                  0.259   rng/_n0042_inv11
                                                       rng/_n0042_inv1_2
    SLICE_X12Y40.CE      net (fanout=6)        2.053   rng/_n0042_inv11
    SLICE_X12Y40.CLK     Tceck                 0.266   rng/M_z_q[6]
                                                       rng/M_z_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.001ns logic, 3.163ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_z_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.676 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_z_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y24.D3       net (fanout=4)        1.110   M_stage_q_3_1
    SLICE_X9Y24.D        Tilo                  0.259   rng/_n0042_inv11
                                                       rng/_n0042_inv1_2
    SLICE_X12Y40.CE      net (fanout=6)        2.053   rng/_n0042_inv11
    SLICE_X12Y40.CLK     Tceck                 0.253   rng/M_z_q[6]
                                                       rng/M_z_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.988ns logic, 3.163ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.183ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.730 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y25.D2       net (fanout=4)        1.433   M_stage_q_3_1
    SLICE_X9Y25.D        Tilo                  0.259   rng/_n0042_inv
                                                       rng/_n0042_inv1
    SLICE_X2Y35.CE       net (fanout=8)        1.701   rng/_n0042_inv
    SLICE_X2Y35.CLK      Tceck                 0.314   rng/M_x_q[27]
                                                       rng/M_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (1.049ns logic, 3.134ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  15.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.134ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.688 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y25.A3       net (fanout=4)        1.290   M_stage_q_3_1
    SLICE_X8Y25.A        Tilo                  0.254   rng/_n0042_inv12
                                                       rng/_n0042_inv1_3
    SLICE_X12Y34.CE      net (fanout=9)        1.801   rng/_n0042_inv12
    SLICE_X12Y34.CLK     Tceck                 0.313   M_rng_num[7]
                                                       rng/M_w_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (1.043ns logic, 3.091ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  15.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_x_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.730 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_x_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y25.D2       net (fanout=4)        1.433   M_stage_q_3_1
    SLICE_X9Y25.D        Tilo                  0.259   rng/_n0042_inv
                                                       rng/_n0042_inv1
    SLICE_X2Y35.CE       net (fanout=8)        1.701   rng/_n0042_inv
    SLICE_X2Y35.CLK      Tceck                 0.291   rng/M_x_q[27]
                                                       rng/M_x_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (1.026ns logic, 3.134ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  15.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_x_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.730 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_x_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y25.D2       net (fanout=4)        1.433   M_stage_q_3_1
    SLICE_X9Y25.D        Tilo                  0.259   rng/_n0042_inv
                                                       rng/_n0042_inv1
    SLICE_X2Y35.CE       net (fanout=8)        1.701   rng/_n0042_inv
    SLICE_X2Y35.CLK      Tceck                 0.289   rng/M_x_q[27]
                                                       rng/M_x_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (1.024ns logic, 3.134ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          rng/M_z_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.130ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.676 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to rng/M_z_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AMUX    Tshcko                0.518   M_last_q
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y24.D4       net (fanout=4)        0.987   M_state_q_FSM_FFd1_1
    SLICE_X9Y24.D        Tilo                  0.259   rng/_n0042_inv11
                                                       rng/_n0042_inv1_2
    SLICE_X12Y40.CE      net (fanout=6)        2.053   rng/_n0042_inv11
    SLICE_X12Y40.CLK     Tceck                 0.313   rng/M_z_q[6]
                                                       rng/M_z_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (1.090ns logic, 3.040ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_x_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.140ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.730 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_x_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y25.D2       net (fanout=4)        1.433   M_stage_q_3_1
    SLICE_X9Y25.D        Tilo                  0.259   rng/_n0042_inv
                                                       rng/_n0042_inv1
    SLICE_X2Y35.CE       net (fanout=8)        1.701   rng/_n0042_inv
    SLICE_X2Y35.CLK      Tceck                 0.271   rng/M_x_q[27]
                                                       rng/M_x_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (1.006ns logic, 3.134ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.688 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y25.A3       net (fanout=4)        1.290   M_stage_q_3_1
    SLICE_X8Y25.A        Tilo                  0.254   rng/_n0042_inv12
                                                       rng/_n0042_inv1_3
    SLICE_X12Y34.CE      net (fanout=9)        1.801   rng/_n0042_inv12
    SLICE_X12Y34.CLK     Tceck                 0.269   M_rng_num[7]
                                                       rng/M_w_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (0.999ns logic, 3.091ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.087ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.688 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y25.A3       net (fanout=4)        1.290   M_stage_q_3_1
    SLICE_X8Y25.A        Tilo                  0.254   rng/_n0042_inv12
                                                       rng/_n0042_inv1_3
    SLICE_X12Y34.CE      net (fanout=9)        1.801   rng/_n0042_inv12
    SLICE_X12Y34.CLK     Tceck                 0.266   M_rng_num[7]
                                                       rng/M_w_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (0.996ns logic, 3.091ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.074ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.688 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y25.A3       net (fanout=4)        1.290   M_stage_q_3_1
    SLICE_X8Y25.A        Tilo                  0.254   rng/_n0042_inv12
                                                       rng/_n0042_inv1_3
    SLICE_X12Y34.CE      net (fanout=9)        1.801   rng/_n0042_inv12
    SLICE_X12Y34.CLK     Tceck                 0.253   M_rng_num[7]
                                                       rng/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (0.983ns logic, 3.091ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  15.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          rng/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.676 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to rng/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AMUX    Tshcko                0.518   M_last_q
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y24.D4       net (fanout=4)        0.987   M_state_q_FSM_FFd1_1
    SLICE_X9Y24.D        Tilo                  0.259   rng/_n0042_inv11
                                                       rng/_n0042_inv1_2
    SLICE_X12Y40.CE      net (fanout=6)        2.053   rng/_n0042_inv11
    SLICE_X12Y40.CLK     Tceck                 0.269   rng/M_z_q[6]
                                                       rng/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (1.046ns logic, 3.040ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  15.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          rng/M_z_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.676 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to rng/M_z_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AMUX    Tshcko                0.518   M_last_q
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y24.D4       net (fanout=4)        0.987   M_state_q_FSM_FFd1_1
    SLICE_X9Y24.D        Tilo                  0.259   rng/_n0042_inv11
                                                       rng/_n0042_inv1_2
    SLICE_X12Y40.CE      net (fanout=6)        2.053   rng/_n0042_inv11
    SLICE_X12Y40.CLK     Tceck                 0.266   rng/M_z_q[6]
                                                       rng/M_z_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.043ns logic, 3.040ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  15.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          rng/M_z_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.070ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.676 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to rng/M_z_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AMUX    Tshcko                0.518   M_last_q
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y24.D4       net (fanout=4)        0.987   M_state_q_FSM_FFd1_1
    SLICE_X9Y24.D        Tilo                  0.259   rng/_n0042_inv11
                                                       rng/_n0042_inv1_2
    SLICE_X12Y40.CE      net (fanout=6)        2.053   rng/_n0042_inv11
    SLICE_X12Y40.CLK     Tceck                 0.253   rng/M_z_q[6]
                                                       rng/M_z_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (1.030ns logic, 3.040ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  15.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.690 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y25.A3       net (fanout=4)        1.290   M_stage_q_3_1
    SLICE_X8Y25.A        Tilo                  0.254   rng/_n0042_inv12
                                                       rng/_n0042_inv1_3
    SLICE_X13Y32.CE      net (fanout=9)        1.581   rng/_n0042_inv12
    SLICE_X13Y32.CLK     Tceck                 0.408   M_rng_num[3]
                                                       rng/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.138ns logic, 2.871ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.991ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.690 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y25.A3       net (fanout=4)        1.290   M_stage_q_3_1
    SLICE_X8Y25.A        Tilo                  0.254   rng/_n0042_inv12
                                                       rng/_n0042_inv1_3
    SLICE_X13Y32.CE      net (fanout=9)        1.581   rng/_n0042_inv12
    SLICE_X13Y32.CLK     Tceck                 0.390   M_rng_num[3]
                                                       rng/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (1.120ns logic, 2.871ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  15.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.690 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y25.A3       net (fanout=4)        1.290   M_stage_q_3_1
    SLICE_X8Y25.A        Tilo                  0.254   rng/_n0042_inv12
                                                       rng/_n0042_inv1_3
    SLICE_X13Y32.CE      net (fanout=9)        1.581   rng/_n0042_inv12
    SLICE_X13Y32.CLK     Tceck                 0.382   M_rng_num[3]
                                                       rng/M_w_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.112ns logic, 2.871ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  15.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_y_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.008ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.730 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_y_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y24.D3       net (fanout=4)        1.080   M_stage_q_3_1
    SLICE_X8Y24.D        Tilo                  0.254   rng/_n0042_inv1
                                                       rng/_n0042_inv1_1
    SLICE_X3Y35.CE       net (fanout=8)        1.790   rng/_n0042_inv1
    SLICE_X3Y35.CLK      Tceck                 0.408   rng/M_y_q[27]
                                                       rng/M_y_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (1.138ns logic, 2.870ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.966ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.690 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y25.A3       net (fanout=4)        1.290   M_stage_q_3_1
    SLICE_X8Y25.A        Tilo                  0.254   rng/_n0042_inv12
                                                       rng/_n0042_inv1_3
    SLICE_X13Y32.CE      net (fanout=9)        1.581   rng/_n0042_inv12
    SLICE_X13Y32.CLK     Tceck                 0.365   M_rng_num[3]
                                                       rng/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (1.095ns logic, 2.871ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_y_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.730 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_y_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y24.D3       net (fanout=4)        1.080   M_stage_q_3_1
    SLICE_X8Y24.D        Tilo                  0.254   rng/_n0042_inv1
                                                       rng/_n0042_inv1_1
    SLICE_X3Y35.CE       net (fanout=8)        1.790   rng/_n0042_inv1
    SLICE_X3Y35.CLK      Tceck                 0.390   rng/M_y_q[27]
                                                       rng/M_y_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.120ns logic, 2.870ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  15.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_y_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.730 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_y_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y24.D3       net (fanout=4)        1.080   M_stage_q_3_1
    SLICE_X8Y24.D        Tilo                  0.254   rng/_n0042_inv1
                                                       rng/_n0042_inv1_1
    SLICE_X3Y35.CE       net (fanout=8)        1.790   rng/_n0042_inv1
    SLICE_X3Y35.CLK      Tceck                 0.382   rng/M_y_q[27]
                                                       rng/M_y_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.112ns logic, 2.870ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  15.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_y_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.730 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_y_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y24.D3       net (fanout=4)        1.080   M_stage_q_3_1
    SLICE_X8Y24.D        Tilo                  0.254   rng/_n0042_inv1
                                                       rng/_n0042_inv1_1
    SLICE_X3Y35.CE       net (fanout=8)        1.790   rng/_n0042_inv1
    SLICE_X3Y35.CLK      Tceck                 0.365   rng/M_y_q[27]
                                                       rng/M_y_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (1.095ns logic, 2.870ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  16.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.897ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.602 - 0.647)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y25.A3       net (fanout=4)        1.290   M_stage_q_3_1
    SLICE_X8Y25.A        Tilo                  0.254   rng/_n0042_inv12
                                                       rng/_n0042_inv1_3
    SLICE_X12Y31.CE      net (fanout=9)        1.564   rng/_n0042_inv12
    SLICE_X12Y31.CLK     Tceck                 0.313   M_rng_num[15]
                                                       rng/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (1.043ns logic, 2.854ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  16.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.887ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.598 - 0.647)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.DQ      Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X8Y25.A3       net (fanout=4)        1.290   M_stage_q_3_1
    SLICE_X8Y25.A        Tilo                  0.254   rng/_n0042_inv12
                                                       rng/_n0042_inv1_3
    SLICE_X13Y28.CE      net (fanout=9)        1.477   rng/_n0042_inv12
    SLICE_X13Y28.CLK     Tceck                 0.390   rng/M_w_q[29]
                                                       rng/M_w_q_29
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (1.120ns logic, 2.767ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[19]/CLK
  Logical resource: rng/M_x_q_16/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[19]/CLK
  Logical resource: rng/M_x_q_17/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[19]/CLK
  Logical resource: rng/M_x_q_18/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[19]/CLK
  Logical resource: rng/M_x_q_19/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[7]/CLK
  Logical resource: rng/M_x_q_4/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[7]/CLK
  Logical resource: rng/M_x_q_5/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[7]/CLK
  Logical resource: rng/M_x_q_6/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[7]/CLK
  Logical resource: rng/M_x_q_7/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[31]/CLK
  Logical resource: rng/M_z_q_28/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[31]/CLK
  Logical resource: rng/M_z_q_29/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[31]/CLK
  Logical resource: rng/M_z_q_30/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[31]/CLK
  Logical resource: rng/M_z_q_31/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_20/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_21/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_22/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_23/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[13]/CLK
  Logical resource: rng/M_z_q_8/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[13]/CLK
  Logical resource: rng/M_z_q_11/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[13]/CLK
  Logical resource: rng/M_z_q_12/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[13]/CLK
  Logical resource: rng/M_z_q_13/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[15]/CLK
  Logical resource: rng/M_w_q_13/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[15]/CLK
  Logical resource: rng/M_w_q_14/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[15]/CLK
  Logical resource: rng/M_w_q_15/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[7]/CLK
  Logical resource: rng/M_w_q_4/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[7]/CLK
  Logical resource: rng/M_w_q_5/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[7]/CLK
  Logical resource: rng/M_w_q_6/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[7]/CLK
  Logical resource: rng/M_w_q_7/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_current_map_q/CLK
  Logical resource: M_current_map_q/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[6]/CLK
  Logical resource: rng/M_z_q_1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.372|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1045 paths, 0 nets, and 555 connections

Design statistics:
   Minimum period:   4.372ns{1}   (Maximum frequency: 228.728MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 15 17:58:49 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4551 MB



