*************************************************************

Copyright (c) 2014 by PANGO MICROSYSTEMS, INC
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_PREADD_MULTADD27]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

***************************************************************************/
fabric
implementation impl of GTP_PREADD_MULTADD27 @(1,0 # 4,1)
{
    bit SC_PSE_A0[25:0] = 26'b00000000000000000000000000;
    bit SC_PSE_B0[24:0] = 25'b0000000000000000000000000;
    bit SC_PSE_C0[24:0] = 25'b0000000000000000000000000;
    bit SC_PSE_A1[25:0] = 26'b00000000000000000000000000;
    bit SC_PSE_B1[24:0] = 25'b0000000000000000000000000;
    bit SC_PSE_C1[24:0] = 25'b0000000000000000000000000;
    wire cpo[64:0];
    wire cpo_signed;
    wire cyo[26:0];
    wire cyo_signed;

    operator gopAPM64 madd27o
    parameter map
    (
        CTRL_IRBYP_1_OP7 => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        CTRL_IRBYP_2_OPA => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        CTRL_IRBYP_3_OPB => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        CTRL_IRBYP_4_OP8 => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        CTRL_PRBYP_1_OP7 => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        CTRL_PRBYP_2_OP8 => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP_ZA => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP_ZB => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        AREG_BYP => (PREREG_EN == "FALSE") ? 1'b1 : 1'b0,
        MREG_BYP => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        OREG_BYP => (OUTREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        AREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        MREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        OREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        OP_PRAD_A => 27,
        OP_PRAD_B => 27,
        OP_MULT_A => 27,
        OP_MULT_B => 27,
        ALU_MODE => "ADD27",
        TERNARY => 1'b1,
        OPCD         => {2'b01, {2{ADDSUB_OP}}, 7'b010_0001},
        OPCD_DYN_SEL => {2'b00, {2{DYN_ADDSUB_OP}}, 7'h00},
        PSE_A1 => {8'hFF, SC_PSE_A1[25], SC_PSE_A1[25:18]},
        PSE_B1 => {9'h1FF,SC_PSE_B1[24], SC_PSE_B1[24:18]},
        PSE_C1 => {9'h1FF,SC_PSE_C1[24], SC_PSE_C1[24:18]},
        GRS_DISABLED => (GRS_EN == "FALSE") ? 1'b1 : 1'b0
    )
    port map
    (
        CLK => CLK,
        CE  => CE,
        RST => RST,
        OP_PRAD => {PREADDSUB[1],PREADDSUB[1]},
        OP_POST_7 => ADDSUB,
        OP_POST_8 => ADDSUB,
        DXA       => A1[17:0],
        DYA       => B1[17:0],
        DZA[17:0] => C1[17:0],
        DXA_SIGNED => 1'b0,
        DYA_SIGNED => 1'b0,
        DZA_SIGNED => 1'b0,
        DXB[17]   => A1[26],
        DXB[16:9] => 8'h00,
        DXB[8:0]  => A1[26:18],
        DYB[17]   => B1[25],
        DYB[16:8] => 9'h00,
        DYB[7:0]  => B1[25:18],
        DZB[17]   => C1[25],
        DZB[16:8] => 9'h00,
        DZB[7:0]  => C1[25:18],
        DXB_SIGNED => A_SIGNED,
        DYB_SIGNED => B_SIGNED,
        DZB_SIGNED => C_SIGNED,
        DP[54:0] => P,
        CYI => cyo,
        CYI_SIGNED => cyo_signed,
        CPI      => cpo,
        CPI_SIGNED => cpo_signed
    )@[0,4];

    operator gopAPM64 madd27i
    parameter map
    (
        CTRL_IRBYP_2_OPA => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        CTRL_IRBYP_3_OPB => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP_ZA => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP_ZB => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        AREG_BYP => (PREREG_EN == "FALSE") ? 1'b1 : 1'b0,
        MREG_BYP => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        OREG_BYP => 1'b1,
        IREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        AREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        MREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        OREG_SYNC => 1'b0,
        OP_PRAD_A => 27,
        OP_PRAD_B => 27,
        OP_MULT_A => 27,
        ALU_MODE => "ADD27",
        OPCD         => 11'b0100_000_0001,
        OR2CASCADE_EN => 1'b1,
        PSE_A1 => {8'hFF, SC_PSE_A0[25], SC_PSE_A0[25:18]},
        PSE_B1 => {9'h1FF,SC_PSE_B0[24], SC_PSE_B0[24:18]},
        PSE_C1 => {9'h1FF,SC_PSE_C0[24], SC_PSE_C0[24:18]},
        GRS_DISABLED => (GRS_EN == "FALSE") ? 1'b1 : 1'b0
    )
    port map
    (
        CLK => CLK,
        CE  => CE,
        RST => RST,
        OP_PRAD => {PREADDSUB[0],PREADDSUB[0]},
    //  OP_POST_7 => 1'b0,
    //  OP_POST_8 =>,
        DXA       => A0[17:0],
        DYA       => B0[17:0],
        DZA[17:0] => C0[17:0],
        DXA_SIGNED => 1'b0,
        DYA_SIGNED => 1'b0,
        DZA_SIGNED => 1'b0,
        DXB[17]   => A0[26],
        DXB[16:9] => 8'h00,
        DXB[8:0]  => A0[26:18],
        DYB[17]   => B0[25],
        DYB[16:8] => 9'h00,
        DYB[7:0]  => B0[25:18],
        DZB[17]   => C0[25],
        DZB[16:8] => 9'h00,
        DZB[7:0]  => C0[25:18],
        DXB_SIGNED => A_SIGNED,
        DYB_SIGNED => B_SIGNED,
        DZB_SIGNED => C_SIGNED,
    //  DP =>,
        CYO => cyo,
        CYO_SIGNED => cyo_signed,
        CPO => cpo,
        CPO_SIGNED => cpo_signed
    )@[0,0];
};

