// Seed: 828717771
module module_0 (
    output wire id_0,
    output wire id_1,
    input tri0 id_2,
    output supply0 id_3
);
  parameter id_5 = 1;
  assign module_1.id_2 = 0;
  id_6 :
  assert property (@(posedge 1) id_5)
  else;
endmodule
module module_1 #(
    parameter id_6 = 32'd4
) (
    input  wor  id_0,
    output wire id_1,
    input  wire id_2,
    output tri0 id_3,
    input  wire id_4,
    input  tri0 id_5,
    output tri1 _id_6,
    input  tri1 id_7
);
  supply0 id_9 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_1
  );
  logic [id_6 : -1 'b0] id_10;
  wire id_11;
endmodule
