

================================================================
== Vitis HLS Report for 'concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config14_s'
================================================================
* Date:           Sun Apr 28 19:53:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.095 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       16|       16|  80.000 ns|  80.000 ns|   16|   16|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                       |                                                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_concatenate1d_array_array_array_ap_fixed_25u_config14_Pipeline_ConcatLoop1_fu_287  |concatenate1d_array_array_array_ap_fixed_25u_config14_Pipeline_ConcatLoop1  |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        9|       73|     -|
|Memory               |        0|      -|       32|       34|     0|
|Multiplexer          |        -|      -|        -|      363|     -|
|Register             |        -|      -|      332|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      373|      474|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+
    |                                        Instance                                       |                                   Module                                   | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+
    |grp_concatenate1d_array_array_array_ap_fixed_25u_config14_Pipeline_ConcatLoop1_fu_287  |concatenate1d_array_array_array_ap_fixed_25u_config14_Pipeline_ConcatLoop1  |        0|   0|  9|  73|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+
    |Total                                                                                  |                                                                            |        0|   0|  9|  73|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |out_data_U    |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config14_s_out_data_RqcK  |        0|  16|  17|    0|    13|   16|     1|          208|
    |out_data_1_U  |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config14_s_out_data_RqcK  |        0|  16|  17|    0|    13|   16|     1|          208|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                                                                  |        0|  32|  34|    0|    26|   32|     2|          416|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  54|         10|    1|         10|
    |ap_done               |   9|          2|    1|          2|
    |layer11_out_read      |   9|          2|    1|          2|
    |layer14_out_blk_n     |   9|          2|    1|          2|
    |out_data_1_address0   |  43|          8|    4|         32|
    |out_data_1_address1   |  43|          8|    4|         32|
    |out_data_1_ce0        |  14|          3|    1|          3|
    |out_data_1_ce1        |  14|          3|    1|          3|
    |out_data_1_we0        |   9|          2|    1|          2|
    |out_data_1_we1        |   9|          2|    1|          2|
    |out_data_address0     |  43|          8|    4|         32|
    |out_data_address1     |  43|          8|    4|         32|
    |out_data_ce0          |  14|          3|    1|          3|
    |out_data_ce1          |  14|          3|    1|          3|
    |out_data_we0          |   9|          2|    1|          2|
    |out_data_we1          |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    |y0_input_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 363|         72|   30|        168|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                                | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                           |   9|   0|    9|          0|
    |ap_done_reg                                                                                         |   1|   0|    1|          0|
    |grp_concatenate1d_array_array_array_ap_fixed_25u_config14_Pipeline_ConcatLoop1_fu_287_ap_start_reg  |   1|   0|    1|          0|
    |out_data_1_load_1_reg_387                                                                           |  16|   0|   16|          0|
    |out_data_1_load_2_reg_417                                                                           |  16|   0|   16|          0|
    |out_data_1_load_3_reg_427                                                                           |  16|   0|   16|          0|
    |out_data_1_load_4_reg_457                                                                           |  16|   0|   16|          0|
    |out_data_1_load_5_reg_467                                                                           |  16|   0|   16|          0|
    |out_data_1_load_6_reg_497                                                                           |  16|   0|   16|          0|
    |out_data_1_load_7_reg_507                                                                           |  16|   0|   16|          0|
    |out_data_1_load_8_reg_537                                                                           |  16|   0|   16|          0|
    |out_data_1_load_9_reg_547                                                                           |  16|   0|   16|          0|
    |out_data_1_load_reg_377                                                                             |  16|   0|   16|          0|
    |out_data_load_1_reg_382                                                                             |  16|   0|   16|          0|
    |out_data_load_2_reg_412                                                                             |  16|   0|   16|          0|
    |out_data_load_3_reg_422                                                                             |  16|   0|   16|          0|
    |out_data_load_4_reg_452                                                                             |  16|   0|   16|          0|
    |out_data_load_5_reg_462                                                                             |  16|   0|   16|          0|
    |out_data_load_6_reg_492                                                                             |  16|   0|   16|          0|
    |out_data_load_7_reg_502                                                                             |  16|   0|   16|          0|
    |out_data_load_8_reg_532                                                                             |  16|   0|   16|          0|
    |out_data_load_9_reg_542                                                                             |  16|   0|   16|          0|
    |out_data_load_reg_372                                                                               |  16|   0|   16|          0|
    |start_once_reg                                                                                      |   1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                               | 332|   0|  332|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14>|  return value|
|layer11_out_dout            |   in|   64|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|    4|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|    4|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_empty_n         |   in|    1|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_read            |  out|    1|     ap_fifo|                                                          layer11_out|       pointer|
|y0_input_TDATA              |   in|   16|        axis|                                                             y0_input|       pointer|
|y0_input_TVALID             |   in|    1|        axis|                                                             y0_input|       pointer|
|y0_input_TREADY             |  out|    1|        axis|                                                             y0_input|       pointer|
|layer14_out_din             |  out|  400|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_num_data_valid  |   in|    2|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_fifo_cap        |   in|    2|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_full_n          |   in|    1|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_write           |  out|    1|     ap_fifo|                                                          layer14_out|       pointer|
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.68>
ST_1 : Operation 10 [1/1] (0.68ns)   --->   "%out_data = alloca i64 1" [firmware/nnet_utils/nnet_merge_stream.h:344]   --->   Operation 10 'alloca' 'out_data' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_1 : Operation 11 [1/1] (0.68ns)   --->   "%out_data_1 = alloca i64 1" [firmware/nnet_utils/nnet_merge_stream.h:344]   --->   Operation 11 'alloca' 'out_data_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 12 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @concatenate1d<array,array,array<ap_fixed,25u>,config14>_Pipeline_ConcatLoop1, i16 %out_data_1, i16 %out_data, i64 %layer11_out"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln0 = call void @concatenate1d<array,array,array<ap_fixed,25u>,config14>_Pipeline_ConcatLoop1, i16 %out_data_1, i16 %out_data, i64 %layer11_out"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.68>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%out_data_addr = getelementptr i16 %out_data, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'out_data_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%out_data_1_addr = getelementptr i16 %out_data_1, i64 0, i64 0"   --->   Operation 16 'getelementptr' 'out_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_55 = wait i32 @_ssdm_op_Wait"   --->   Operation 17 'wait' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%out_data_addr_1 = getelementptr i16 %out_data, i64 0, i64 1" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 18 'getelementptr' 'out_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%out_data_1_addr_1 = getelementptr i16 %out_data_1, i64 0, i64 1" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 19 'getelementptr' 'out_data_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.68ns)   --->   "%out_data_load = load i4 %out_data_addr" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 20 'load' 'out_data_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_3 : Operation 21 [2/2] (0.68ns)   --->   "%out_data_1_load = load i4 %out_data_1_addr" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 21 'load' 'out_data_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_3 : Operation 22 [2/2] (0.68ns)   --->   "%out_data_load_1 = load i4 %out_data_addr_1" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 22 'load' 'out_data_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_3 : Operation 23 [2/2] (0.68ns)   --->   "%out_data_1_load_1 = load i4 %out_data_1_addr_1" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 23 'load' 'out_data_1_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>

State 4 <SV = 3> <Delay = 0.68>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%out_data_addr_2 = getelementptr i16 %out_data, i64 0, i64 2" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 24 'getelementptr' 'out_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%out_data_1_addr_2 = getelementptr i16 %out_data_1, i64 0, i64 2" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 25 'getelementptr' 'out_data_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%out_data_addr_3 = getelementptr i16 %out_data, i64 0, i64 3" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 26 'getelementptr' 'out_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%out_data_1_addr_3 = getelementptr i16 %out_data_1, i64 0, i64 3" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 27 'getelementptr' 'out_data_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.68ns)   --->   "%out_data_load = load i4 %out_data_addr" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 28 'load' 'out_data_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 29 [1/2] (0.68ns)   --->   "%out_data_1_load = load i4 %out_data_1_addr" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 29 'load' 'out_data_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 30 [1/2] (0.68ns)   --->   "%out_data_load_1 = load i4 %out_data_addr_1" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 30 'load' 'out_data_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 31 [1/2] (0.68ns)   --->   "%out_data_1_load_1 = load i4 %out_data_1_addr_1" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 31 'load' 'out_data_1_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 32 [2/2] (0.68ns)   --->   "%out_data_load_2 = load i4 %out_data_addr_2" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 32 'load' 'out_data_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 33 [2/2] (0.68ns)   --->   "%out_data_1_load_2 = load i4 %out_data_1_addr_2" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 33 'load' 'out_data_1_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 34 [2/2] (0.68ns)   --->   "%out_data_load_3 = load i4 %out_data_addr_3" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 34 'load' 'out_data_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 35 [2/2] (0.68ns)   --->   "%out_data_1_load_3 = load i4 %out_data_1_addr_3" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 35 'load' 'out_data_1_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>

State 5 <SV = 4> <Delay = 0.68>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%out_data_addr_4 = getelementptr i16 %out_data, i64 0, i64 4" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 36 'getelementptr' 'out_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%out_data_1_addr_4 = getelementptr i16 %out_data_1, i64 0, i64 4" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 37 'getelementptr' 'out_data_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%out_data_addr_5 = getelementptr i16 %out_data, i64 0, i64 5" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 38 'getelementptr' 'out_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%out_data_1_addr_5 = getelementptr i16 %out_data_1, i64 0, i64 5" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 39 'getelementptr' 'out_data_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (0.68ns)   --->   "%out_data_load_2 = load i4 %out_data_addr_2" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 40 'load' 'out_data_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 41 [1/2] (0.68ns)   --->   "%out_data_1_load_2 = load i4 %out_data_1_addr_2" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 41 'load' 'out_data_1_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 42 [1/2] (0.68ns)   --->   "%out_data_load_3 = load i4 %out_data_addr_3" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 42 'load' 'out_data_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 43 [1/2] (0.68ns)   --->   "%out_data_1_load_3 = load i4 %out_data_1_addr_3" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 43 'load' 'out_data_1_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 44 [2/2] (0.68ns)   --->   "%out_data_load_4 = load i4 %out_data_addr_4" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 44 'load' 'out_data_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 45 [2/2] (0.68ns)   --->   "%out_data_1_load_4 = load i4 %out_data_1_addr_4" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 45 'load' 'out_data_1_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 46 [2/2] (0.68ns)   --->   "%out_data_load_5 = load i4 %out_data_addr_5" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 46 'load' 'out_data_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 47 [2/2] (0.68ns)   --->   "%out_data_1_load_5 = load i4 %out_data_1_addr_5" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 47 'load' 'out_data_1_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>

State 6 <SV = 5> <Delay = 0.68>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%out_data_addr_6 = getelementptr i16 %out_data, i64 0, i64 6" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 48 'getelementptr' 'out_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%out_data_1_addr_6 = getelementptr i16 %out_data_1, i64 0, i64 6" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 49 'getelementptr' 'out_data_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%out_data_addr_7 = getelementptr i16 %out_data, i64 0, i64 7" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 50 'getelementptr' 'out_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%out_data_1_addr_7 = getelementptr i16 %out_data_1, i64 0, i64 7" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 51 'getelementptr' 'out_data_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (0.68ns)   --->   "%out_data_load_4 = load i4 %out_data_addr_4" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 52 'load' 'out_data_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 53 [1/2] (0.68ns)   --->   "%out_data_1_load_4 = load i4 %out_data_1_addr_4" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 53 'load' 'out_data_1_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 54 [1/2] (0.68ns)   --->   "%out_data_load_5 = load i4 %out_data_addr_5" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 54 'load' 'out_data_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 55 [1/2] (0.68ns)   --->   "%out_data_1_load_5 = load i4 %out_data_1_addr_5" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 55 'load' 'out_data_1_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 56 [2/2] (0.68ns)   --->   "%out_data_load_6 = load i4 %out_data_addr_6" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 56 'load' 'out_data_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 57 [2/2] (0.68ns)   --->   "%out_data_1_load_6 = load i4 %out_data_1_addr_6" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 57 'load' 'out_data_1_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 58 [2/2] (0.68ns)   --->   "%out_data_load_7 = load i4 %out_data_addr_7" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 58 'load' 'out_data_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 59 [2/2] (0.68ns)   --->   "%out_data_1_load_7 = load i4 %out_data_1_addr_7" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 59 'load' 'out_data_1_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>

State 7 <SV = 6> <Delay = 0.68>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%out_data_addr_8 = getelementptr i16 %out_data, i64 0, i64 8" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 60 'getelementptr' 'out_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%out_data_1_addr_8 = getelementptr i16 %out_data_1, i64 0, i64 8" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 61 'getelementptr' 'out_data_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%out_data_addr_9 = getelementptr i16 %out_data, i64 0, i64 9" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 62 'getelementptr' 'out_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%out_data_1_addr_9 = getelementptr i16 %out_data_1, i64 0, i64 9" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 63 'getelementptr' 'out_data_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.68ns)   --->   "%out_data_load_6 = load i4 %out_data_addr_6" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 64 'load' 'out_data_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_7 : Operation 65 [1/2] (0.68ns)   --->   "%out_data_1_load_6 = load i4 %out_data_1_addr_6" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 65 'load' 'out_data_1_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_7 : Operation 66 [1/2] (0.68ns)   --->   "%out_data_load_7 = load i4 %out_data_addr_7" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 66 'load' 'out_data_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_7 : Operation 67 [1/2] (0.68ns)   --->   "%out_data_1_load_7 = load i4 %out_data_1_addr_7" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 67 'load' 'out_data_1_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_7 : Operation 68 [2/2] (0.68ns)   --->   "%out_data_load_8 = load i4 %out_data_addr_8" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 68 'load' 'out_data_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_7 : Operation 69 [2/2] (0.68ns)   --->   "%out_data_1_load_8 = load i4 %out_data_1_addr_8" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 69 'load' 'out_data_1_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_7 : Operation 70 [2/2] (0.68ns)   --->   "%out_data_load_9 = load i4 %out_data_addr_9" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 70 'load' 'out_data_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_7 : Operation 71 [2/2] (0.68ns)   --->   "%out_data_1_load_9 = load i4 %out_data_1_addr_9" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 71 'load' 'out_data_1_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%out_data_addr_10 = getelementptr i16 %out_data, i64 0, i64 10" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 72 'getelementptr' 'out_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%out_data_1_addr_10 = getelementptr i16 %out_data_1, i64 0, i64 10" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 73 'getelementptr' 'out_data_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%out_data_addr_11 = getelementptr i16 %out_data, i64 0, i64 11" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 74 'getelementptr' 'out_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%out_data_1_addr_11 = getelementptr i16 %out_data_1, i64 0, i64 11" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 75 'getelementptr' 'out_data_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/2] (0.68ns)   --->   "%out_data_load_8 = load i4 %out_data_addr_8" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 76 'load' 'out_data_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_8 : Operation 77 [1/2] (0.68ns)   --->   "%out_data_1_load_8 = load i4 %out_data_1_addr_8" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 77 'load' 'out_data_1_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_8 : Operation 78 [1/2] (0.68ns)   --->   "%out_data_load_9 = load i4 %out_data_addr_9" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 78 'load' 'out_data_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_8 : Operation 79 [1/2] (0.68ns)   --->   "%out_data_1_load_9 = load i4 %out_data_1_addr_9" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 79 'load' 'out_data_1_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_8 : Operation 80 [2/2] (0.68ns)   --->   "%out_data_load_10 = load i4 %out_data_addr_10" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 80 'load' 'out_data_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_8 : Operation 81 [2/2] (0.68ns)   --->   "%out_data_1_load_10 = load i4 %out_data_1_addr_10" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 81 'load' 'out_data_1_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_8 : Operation 82 [2/2] (0.68ns)   --->   "%out_data_load_11 = load i4 %out_data_addr_11" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 82 'load' 'out_data_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_8 : Operation 83 [2/2] (0.68ns)   --->   "%out_data_1_load_11 = load i4 %out_data_1_addr_11" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 83 'load' 'out_data_1_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>

State 9 <SV = 8> <Delay = 2.09>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i400 %layer14_out, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer11_out, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y0_input, void @empty_10, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%y0_input_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y0_input" [firmware/nnet_utils/nnet_merge_stream.h:359]   --->   Operation 87 'read' 'y0_input_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 88 [1/2] (0.68ns)   --->   "%out_data_load_10 = load i4 %out_data_addr_10" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 88 'load' 'out_data_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_9 : Operation 89 [1/2] (0.68ns)   --->   "%out_data_1_load_10 = load i4 %out_data_1_addr_10" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 89 'load' 'out_data_1_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_9 : Operation 90 [1/2] (0.68ns)   --->   "%out_data_load_11 = load i4 %out_data_addr_11" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 90 'load' 'out_data_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_9 : Operation 91 [1/2] (0.68ns)   --->   "%out_data_1_load_11 = load i4 %out_data_1_addr_11" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 91 'load' 'out_data_1_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i400 @_ssdm_op_BitConcatenate.i400.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %y0_input_read, i16 %out_data_1_load_11, i16 %out_data_load_11, i16 %out_data_1_load_10, i16 %out_data_load_10, i16 %out_data_1_load_9, i16 %out_data_load_9, i16 %out_data_1_load_8, i16 %out_data_load_8, i16 %out_data_1_load_7, i16 %out_data_load_7, i16 %out_data_1_load_6, i16 %out_data_load_6, i16 %out_data_1_load_5, i16 %out_data_load_5, i16 %out_data_1_load_4, i16 %out_data_load_4, i16 %out_data_1_load_3, i16 %out_data_load_3, i16 %out_data_1_load_2, i16 %out_data_load_2, i16 %out_data_1_load_1, i16 %out_data_load_1, i16 %out_data_1_load, i16 %out_data_load" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 92 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.41ns)   --->   "%write_ln366 = write void @_ssdm_op_Write.ap_fifo.volatile.i400P0A, i400 %layer14_out, i400 %p_s" [firmware/nnet_utils/nnet_merge_stream.h:366]   --->   Operation 93 'write' 'write_ln366' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 400> <Depth = 1> <FIFO>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln367 = ret" [firmware/nnet_utils/nnet_merge_stream.h:367]   --->   Operation 94 'ret' 'ret_ln367' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y0_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer14_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_data           (alloca        ) [ 0011111110]
out_data_1         (alloca        ) [ 0011111110]
empty              (wait          ) [ 0000000000]
call_ln0           (call          ) [ 0000000000]
out_data_addr      (getelementptr ) [ 0000100000]
out_data_1_addr    (getelementptr ) [ 0000100000]
empty_55           (wait          ) [ 0000000000]
out_data_addr_1    (getelementptr ) [ 0000100000]
out_data_1_addr_1  (getelementptr ) [ 0000100000]
out_data_addr_2    (getelementptr ) [ 0000010000]
out_data_1_addr_2  (getelementptr ) [ 0000010000]
out_data_addr_3    (getelementptr ) [ 0000010000]
out_data_1_addr_3  (getelementptr ) [ 0000010000]
out_data_load      (load          ) [ 0000011111]
out_data_1_load    (load          ) [ 0000011111]
out_data_load_1    (load          ) [ 0000011111]
out_data_1_load_1  (load          ) [ 0000011111]
out_data_addr_4    (getelementptr ) [ 0000001000]
out_data_1_addr_4  (getelementptr ) [ 0000001000]
out_data_addr_5    (getelementptr ) [ 0000001000]
out_data_1_addr_5  (getelementptr ) [ 0000001000]
out_data_load_2    (load          ) [ 0000001111]
out_data_1_load_2  (load          ) [ 0000001111]
out_data_load_3    (load          ) [ 0000001111]
out_data_1_load_3  (load          ) [ 0000001111]
out_data_addr_6    (getelementptr ) [ 0000000100]
out_data_1_addr_6  (getelementptr ) [ 0000000100]
out_data_addr_7    (getelementptr ) [ 0000000100]
out_data_1_addr_7  (getelementptr ) [ 0000000100]
out_data_load_4    (load          ) [ 0000000111]
out_data_1_load_4  (load          ) [ 0000000111]
out_data_load_5    (load          ) [ 0000000111]
out_data_1_load_5  (load          ) [ 0000000111]
out_data_addr_8    (getelementptr ) [ 0000000010]
out_data_1_addr_8  (getelementptr ) [ 0000000010]
out_data_addr_9    (getelementptr ) [ 0000000010]
out_data_1_addr_9  (getelementptr ) [ 0000000010]
out_data_load_6    (load          ) [ 0000000011]
out_data_1_load_6  (load          ) [ 0000000011]
out_data_load_7    (load          ) [ 0000000011]
out_data_1_load_7  (load          ) [ 0000000011]
out_data_addr_10   (getelementptr ) [ 0000000001]
out_data_1_addr_10 (getelementptr ) [ 0000000001]
out_data_addr_11   (getelementptr ) [ 0000000001]
out_data_1_addr_11 (getelementptr ) [ 0000000001]
out_data_load_8    (load          ) [ 0000000001]
out_data_1_load_8  (load          ) [ 0000000001]
out_data_load_9    (load          ) [ 0000000001]
out_data_1_load_9  (load          ) [ 0000000001]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
y0_input_read      (read          ) [ 0000000000]
out_data_load_10   (load          ) [ 0000000000]
out_data_1_load_10 (load          ) [ 0000000000]
out_data_load_11   (load          ) [ 0000000000]
out_data_1_load_11 (load          ) [ 0000000000]
p_s                (bitconcatenate) [ 0000000000]
write_ln366        (write         ) [ 0000000000]
ret_ln367          (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer11_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y0_input">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y0_input"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer14_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer14_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="concatenate1d<array,array,array<ap_fixed,25u>,config14>_Pipeline_ConcatLoop1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i400.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i400P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="out_data_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_data/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="out_data_1_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_data_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="y0_input_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y0_input_read/9 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln366_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="400" slack="0"/>
<pin id="73" dir="0" index="2" bw="400" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln366/9 "/>
</bind>
</comp>

<comp id="77" class="1004" name="out_data_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="1" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="out_data_1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="out_data_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_1/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="out_data_1_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_1/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="0"/>
<pin id="113" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_data_load/3 out_data_load_1/3 out_data_load_2/4 out_data_load_3/4 out_data_load_4/5 out_data_load_5/5 out_data_load_6/6 out_data_load_7/6 out_data_load_8/7 out_data_load_9/7 out_data_load_10/8 out_data_load_11/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="121" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="0"/>
<pin id="123" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_data_1_load/3 out_data_1_load_1/3 out_data_1_load_2/4 out_data_1_load_3/4 out_data_1_load_4/5 out_data_1_load_5/5 out_data_1_load_6/6 out_data_1_load_7/6 out_data_1_load_8/7 out_data_1_load_9/7 out_data_1_load_10/8 out_data_1_load_11/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="out_data_addr_2_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_2/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="out_data_1_addr_2_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_2/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="out_data_addr_3_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_3/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="out_data_1_addr_3_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_3/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="out_data_addr_4_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_4/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_data_1_addr_4_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_4/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="out_data_addr_5_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_5/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_data_1_addr_5_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_5/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="out_data_addr_6_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_6/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="out_data_1_addr_6_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_6/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="out_data_addr_7_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_7/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="out_data_1_addr_7_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_7/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="out_data_addr_8_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_8/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="out_data_1_addr_8_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_8/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="out_data_addr_9_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_9/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="out_data_1_addr_9_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_9/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="out_data_addr_10_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_10/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="out_data_1_addr_10_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_10/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="out_data_addr_11_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_11/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="out_data_1_addr_11_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_11/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_concatenate1d_array_array_array_ap_fixed_25u_config14_Pipeline_ConcatLoop1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="0" index="2" bw="16" slack="0"/>
<pin id="291" dir="0" index="3" bw="64" slack="0"/>
<pin id="292" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="400" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="0" index="2" bw="16" slack="0"/>
<pin id="301" dir="0" index="3" bw="16" slack="0"/>
<pin id="302" dir="0" index="4" bw="16" slack="0"/>
<pin id="303" dir="0" index="5" bw="16" slack="0"/>
<pin id="304" dir="0" index="6" bw="16" slack="1"/>
<pin id="305" dir="0" index="7" bw="16" slack="1"/>
<pin id="306" dir="0" index="8" bw="16" slack="1"/>
<pin id="307" dir="0" index="9" bw="16" slack="1"/>
<pin id="308" dir="0" index="10" bw="16" slack="2"/>
<pin id="309" dir="0" index="11" bw="16" slack="2"/>
<pin id="310" dir="0" index="12" bw="16" slack="2"/>
<pin id="311" dir="0" index="13" bw="16" slack="2"/>
<pin id="312" dir="0" index="14" bw="16" slack="3"/>
<pin id="313" dir="0" index="15" bw="16" slack="3"/>
<pin id="314" dir="0" index="16" bw="16" slack="3"/>
<pin id="315" dir="0" index="17" bw="16" slack="3"/>
<pin id="316" dir="0" index="18" bw="16" slack="4"/>
<pin id="317" dir="0" index="19" bw="16" slack="4"/>
<pin id="318" dir="0" index="20" bw="16" slack="4"/>
<pin id="319" dir="0" index="21" bw="16" slack="4"/>
<pin id="320" dir="0" index="22" bw="16" slack="5"/>
<pin id="321" dir="0" index="23" bw="16" slack="5"/>
<pin id="322" dir="0" index="24" bw="16" slack="5"/>
<pin id="323" dir="0" index="25" bw="16" slack="5"/>
<pin id="324" dir="1" index="26" bw="400" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/9 "/>
</bind>
</comp>

<comp id="332" class="1005" name="out_data_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="1"/>
<pin id="334" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="out_data_1_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="1"/>
<pin id="339" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="out_data_addr_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="1"/>
<pin id="344" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="out_data_1_addr_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="1"/>
<pin id="349" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr_1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="out_data_addr_2_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="1"/>
<pin id="354" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr_2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="out_data_1_addr_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr_2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="out_data_addr_3_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr_3 "/>
</bind>
</comp>

<comp id="367" class="1005" name="out_data_1_addr_3_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr_3 "/>
</bind>
</comp>

<comp id="372" class="1005" name="out_data_load_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="5"/>
<pin id="374" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="out_data_load "/>
</bind>
</comp>

<comp id="377" class="1005" name="out_data_1_load_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="5"/>
<pin id="379" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="out_data_1_load "/>
</bind>
</comp>

<comp id="382" class="1005" name="out_data_load_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="5"/>
<pin id="384" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="out_data_load_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="out_data_1_load_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="5"/>
<pin id="389" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="out_data_1_load_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="out_data_addr_4_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="1"/>
<pin id="394" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr_4 "/>
</bind>
</comp>

<comp id="397" class="1005" name="out_data_1_addr_4_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="1"/>
<pin id="399" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr_4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="out_data_addr_5_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="1"/>
<pin id="404" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr_5 "/>
</bind>
</comp>

<comp id="407" class="1005" name="out_data_1_addr_5_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="1"/>
<pin id="409" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr_5 "/>
</bind>
</comp>

<comp id="412" class="1005" name="out_data_load_2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="4"/>
<pin id="414" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="out_data_load_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="out_data_1_load_2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="4"/>
<pin id="419" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="out_data_1_load_2 "/>
</bind>
</comp>

<comp id="422" class="1005" name="out_data_load_3_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="4"/>
<pin id="424" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="out_data_load_3 "/>
</bind>
</comp>

<comp id="427" class="1005" name="out_data_1_load_3_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="4"/>
<pin id="429" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="out_data_1_load_3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="out_data_addr_6_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr_6 "/>
</bind>
</comp>

<comp id="437" class="1005" name="out_data_1_addr_6_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="1"/>
<pin id="439" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr_6 "/>
</bind>
</comp>

<comp id="442" class="1005" name="out_data_addr_7_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="1"/>
<pin id="444" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr_7 "/>
</bind>
</comp>

<comp id="447" class="1005" name="out_data_1_addr_7_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="1"/>
<pin id="449" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr_7 "/>
</bind>
</comp>

<comp id="452" class="1005" name="out_data_load_4_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="3"/>
<pin id="454" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_data_load_4 "/>
</bind>
</comp>

<comp id="457" class="1005" name="out_data_1_load_4_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="3"/>
<pin id="459" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_data_1_load_4 "/>
</bind>
</comp>

<comp id="462" class="1005" name="out_data_load_5_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="3"/>
<pin id="464" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_data_load_5 "/>
</bind>
</comp>

<comp id="467" class="1005" name="out_data_1_load_5_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="3"/>
<pin id="469" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_data_1_load_5 "/>
</bind>
</comp>

<comp id="472" class="1005" name="out_data_addr_8_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr_8 "/>
</bind>
</comp>

<comp id="477" class="1005" name="out_data_1_addr_8_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="1"/>
<pin id="479" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr_8 "/>
</bind>
</comp>

<comp id="482" class="1005" name="out_data_addr_9_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr_9 "/>
</bind>
</comp>

<comp id="487" class="1005" name="out_data_1_addr_9_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="1"/>
<pin id="489" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr_9 "/>
</bind>
</comp>

<comp id="492" class="1005" name="out_data_load_6_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="2"/>
<pin id="494" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="out_data_load_6 "/>
</bind>
</comp>

<comp id="497" class="1005" name="out_data_1_load_6_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="2"/>
<pin id="499" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="out_data_1_load_6 "/>
</bind>
</comp>

<comp id="502" class="1005" name="out_data_load_7_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="2"/>
<pin id="504" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="out_data_load_7 "/>
</bind>
</comp>

<comp id="507" class="1005" name="out_data_1_load_7_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="2"/>
<pin id="509" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="out_data_1_load_7 "/>
</bind>
</comp>

<comp id="512" class="1005" name="out_data_addr_10_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="1"/>
<pin id="514" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr_10 "/>
</bind>
</comp>

<comp id="517" class="1005" name="out_data_1_addr_10_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="1"/>
<pin id="519" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr_10 "/>
</bind>
</comp>

<comp id="522" class="1005" name="out_data_addr_11_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="1"/>
<pin id="524" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr_11 "/>
</bind>
</comp>

<comp id="527" class="1005" name="out_data_1_addr_11_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="1"/>
<pin id="529" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_addr_11 "/>
</bind>
</comp>

<comp id="532" class="1005" name="out_data_load_8_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="1"/>
<pin id="534" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_data_load_8 "/>
</bind>
</comp>

<comp id="537" class="1005" name="out_data_1_load_8_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="1"/>
<pin id="539" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_load_8 "/>
</bind>
</comp>

<comp id="542" class="1005" name="out_data_load_9_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="1"/>
<pin id="544" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_data_load_9 "/>
</bind>
</comp>

<comp id="547" class="1005" name="out_data_1_load_9_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="1"/>
<pin id="549" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1_load_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="50" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="114"><net_src comp="77" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="124"><net_src comp="84" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="91" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="126"><net_src comp="98" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="127" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="156"><net_src comp="134" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="157"><net_src comp="141" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="158"><net_src comp="148" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="187"><net_src comp="159" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="188"><net_src comp="166" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="189"><net_src comp="173" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="190"><net_src comp="180" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="191" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="220"><net_src comp="198" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="221"><net_src comp="205" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="222"><net_src comp="212" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="228"><net_src comp="12" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="251"><net_src comp="223" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="252"><net_src comp="230" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="253"><net_src comp="237" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="254"><net_src comp="244" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="283"><net_src comp="255" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="284"><net_src comp="262" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="285"><net_src comp="269" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="286"><net_src comp="276" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="293"><net_src comp="10" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="60" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="56" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="0" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="326"><net_src comp="64" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="327"><net_src comp="115" pin="3"/><net_sink comp="297" pin=2"/></net>

<net id="328"><net_src comp="105" pin="3"/><net_sink comp="297" pin=3"/></net>

<net id="329"><net_src comp="115" pin="7"/><net_sink comp="297" pin=4"/></net>

<net id="330"><net_src comp="105" pin="7"/><net_sink comp="297" pin=5"/></net>

<net id="331"><net_src comp="297" pin="26"/><net_sink comp="70" pin=2"/></net>

<net id="335"><net_src comp="77" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="340"><net_src comp="84" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="345"><net_src comp="91" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="350"><net_src comp="98" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="355"><net_src comp="127" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="360"><net_src comp="134" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="365"><net_src comp="141" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="370"><net_src comp="148" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="375"><net_src comp="105" pin="7"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="297" pin=25"/></net>

<net id="380"><net_src comp="115" pin="7"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="297" pin=24"/></net>

<net id="385"><net_src comp="105" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="297" pin=23"/></net>

<net id="390"><net_src comp="115" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="297" pin=22"/></net>

<net id="395"><net_src comp="159" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="400"><net_src comp="166" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="405"><net_src comp="173" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="410"><net_src comp="180" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="415"><net_src comp="105" pin="7"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="297" pin=21"/></net>

<net id="420"><net_src comp="115" pin="7"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="297" pin=20"/></net>

<net id="425"><net_src comp="105" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="297" pin=19"/></net>

<net id="430"><net_src comp="115" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="297" pin=18"/></net>

<net id="435"><net_src comp="191" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="440"><net_src comp="198" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="445"><net_src comp="205" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="450"><net_src comp="212" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="455"><net_src comp="105" pin="7"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="297" pin=17"/></net>

<net id="460"><net_src comp="115" pin="7"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="297" pin=16"/></net>

<net id="465"><net_src comp="105" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="297" pin=15"/></net>

<net id="470"><net_src comp="115" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="297" pin=14"/></net>

<net id="475"><net_src comp="223" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="480"><net_src comp="230" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="485"><net_src comp="237" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="490"><net_src comp="244" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="495"><net_src comp="105" pin="7"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="297" pin=13"/></net>

<net id="500"><net_src comp="115" pin="7"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="297" pin=12"/></net>

<net id="505"><net_src comp="105" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="297" pin=11"/></net>

<net id="510"><net_src comp="115" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="297" pin=10"/></net>

<net id="515"><net_src comp="255" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="520"><net_src comp="262" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="525"><net_src comp="269" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="530"><net_src comp="276" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="535"><net_src comp="105" pin="7"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="297" pin=9"/></net>

<net id="540"><net_src comp="115" pin="7"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="297" pin=8"/></net>

<net id="545"><net_src comp="105" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="297" pin=7"/></net>

<net id="550"><net_src comp="115" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="297" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y0_input | {}
	Port: layer14_out | {9 }
 - Input state : 
	Port: concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14> : layer11_out | {1 2 }
	Port: concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config14> : y0_input | {9 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		out_data_load : 1
		out_data_1_load : 1
		out_data_load_1 : 1
		out_data_1_load_1 : 1
	State 4
		out_data_load_2 : 1
		out_data_1_load_2 : 1
		out_data_load_3 : 1
		out_data_1_load_3 : 1
	State 5
		out_data_load_4 : 1
		out_data_1_load_4 : 1
		out_data_load_5 : 1
		out_data_1_load_5 : 1
	State 6
		out_data_load_6 : 1
		out_data_1_load_6 : 1
		out_data_load_7 : 1
		out_data_1_load_7 : 1
	State 7
		out_data_load_8 : 1
		out_data_1_load_8 : 1
		out_data_load_9 : 1
		out_data_1_load_9 : 1
	State 8
		out_data_load_10 : 1
		out_data_1_load_10 : 1
		out_data_load_11 : 1
		out_data_1_load_11 : 1
	State 9
		p_s : 1
		write_ln366 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------|---------|---------|
| Operation|                                    Functional Unit                                    |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------|---------|---------|
|   call   | grp_concatenate1d_array_array_array_ap_fixed_25u_config14_Pipeline_ConcatLoop1_fu_287 |    6    |    20   |
|----------|---------------------------------------------------------------------------------------|---------|---------|
|   read   |                                y0_input_read_read_fu_64                               |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|
|   write  |                                write_ln366_write_fu_70                                |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|
|bitconcatenate|                                       p_s_fu_297                                      |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                       |    6    |    20   |
|----------|---------------------------------------------------------------------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| out_data |    0   |   16   |   17   |    0   |
|out_data_1|    0   |   16   |   17   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |   32   |   34   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|out_data_1_addr_10_reg_517|    4   |
|out_data_1_addr_11_reg_527|    4   |
| out_data_1_addr_1_reg_347|    4   |
| out_data_1_addr_2_reg_357|    4   |
| out_data_1_addr_3_reg_367|    4   |
| out_data_1_addr_4_reg_397|    4   |
| out_data_1_addr_5_reg_407|    4   |
| out_data_1_addr_6_reg_437|    4   |
| out_data_1_addr_7_reg_447|    4   |
| out_data_1_addr_8_reg_477|    4   |
| out_data_1_addr_9_reg_487|    4   |
|  out_data_1_addr_reg_337 |    4   |
| out_data_1_load_1_reg_387|   16   |
| out_data_1_load_2_reg_417|   16   |
| out_data_1_load_3_reg_427|   16   |
| out_data_1_load_4_reg_457|   16   |
| out_data_1_load_5_reg_467|   16   |
| out_data_1_load_6_reg_497|   16   |
| out_data_1_load_7_reg_507|   16   |
| out_data_1_load_8_reg_537|   16   |
| out_data_1_load_9_reg_547|   16   |
|  out_data_1_load_reg_377 |   16   |
| out_data_addr_10_reg_512 |    4   |
| out_data_addr_11_reg_522 |    4   |
|  out_data_addr_1_reg_342 |    4   |
|  out_data_addr_2_reg_352 |    4   |
|  out_data_addr_3_reg_362 |    4   |
|  out_data_addr_4_reg_392 |    4   |
|  out_data_addr_5_reg_402 |    4   |
|  out_data_addr_6_reg_432 |    4   |
|  out_data_addr_7_reg_442 |    4   |
|  out_data_addr_8_reg_472 |    4   |
|  out_data_addr_9_reg_482 |    4   |
|   out_data_addr_reg_332  |    4   |
|  out_data_load_1_reg_382 |   16   |
|  out_data_load_2_reg_412 |   16   |
|  out_data_load_3_reg_422 |   16   |
|  out_data_load_4_reg_452 |   16   |
|  out_data_load_5_reg_462 |   16   |
|  out_data_load_6_reg_492 |   16   |
|  out_data_load_7_reg_502 |   16   |
|  out_data_load_8_reg_532 |   16   |
|  out_data_load_9_reg_542 |   16   |
|   out_data_load_reg_372  |   16   |
+--------------------------+--------+
|           Total          |   416  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |  12  |   4  |   48   ||    65   |
| grp_access_fu_105 |  p2  |  12  |   0  |    0   ||    65   |
| grp_access_fu_115 |  p0  |  12  |   4  |   48   ||    65   |
| grp_access_fu_115 |  p2  |  12  |   0  |    0   ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  2.472  ||   260   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    6   |   20   |    -   |
|   Memory  |    0   |    -   |   32   |   34   |    0   |
|Multiplexer|    -   |    2   |    -   |   260  |    -   |
|  Register |    -   |    -   |   416  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   454  |   314  |    0   |
+-----------+--------+--------+--------+--------+--------+
