<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: メンバ一覧</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>PCState メンバ一覧</h1>これは全メンバの一覧です。<a class="el" href="classX86ISA_1_1PCState.html">PCState</a>継承メンバも含んでいます。<table>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1PCStateBase.html#a1af7c66d6986c1ca86accf8304f958cf">_npc</a></td><td><a class="el" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#ac04fdfa88334f532e3358ae2d9cff2cd">_nupc</a></td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1PCStateBase.html#aca8c2d126b6fd936bb5c48007248beed">_pc</a></td><td><a class="el" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#aaa049a794bf092e892763bad507598b5">_size</a></td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#ada1172c4155a1a9d7c37c92ca5326ba7">_upc</a></td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#a8903a4e9f3d5fb42d0faa9d53e21d85c">advance</a>()</td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#aa6c21965de6773cbfc732c23d7263a9f">Base</a> typedef</td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#ae3f0eb15a9382eefff6b00cf7999c2e3">branching</a>() const </td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1PCStateBase.html#ae94f601fa23fcc26b8bbb57b896d10b5">instAddr</a>() const </td><td><a class="el" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#a8f0ea0df7a63b5fbf898277c4d3a1268">microPC</a>() const </td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1PCStateBase.html#a3886aca2600d9d263e3aa4f94f76ce07">nextInstAddr</a>() const </td><td><a class="el" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1SimplePCState.html#ae606c6164a927e305006d93c7fe0b0bd">npc</a>() const </td><td><a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1SimplePCState.html#aa18dbf528ad5e6696b84d1f5a7cab71b">npc</a>(Addr val)</td><td><a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#abc005b6462dcd78d9b0cfd3f0cfe3913">nupc</a>() const </td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#a58db0b2a7462cf953ace57aee78ac338">nupc</a>(MicroPC val)</td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#ac308decf5b5542401a4d52a91f43331b">operator!=</a>(const UPCState&lt; MachInst &gt; &amp;opc) const </td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#accc92b38a5f2592fb8bc4a32dcd7355c">operator==</a>(const UPCState&lt; MachInst &gt; &amp;opc) const </td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1SimplePCState.html#a4012b666ba851e747ea4229c7cf55c5b">pc</a>() const </td><td><a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1SimplePCState.html#a890f32c7e075e8c64c1c50252b1be15e">pc</a>(Addr val)</td><td><a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#af0fc4eddc36ef2caf56cce899bb3e252">PCState</a>()</td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#a52e3b52fc58e6f5d06eb20d00ba016b1">PCState</a>(Addr val)</td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1PCStateBase.html#abf32f706435adba1d91249653666dd18">PCStateBase</a>()</td><td><a class="el" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1PCStateBase.html#a0a7e4a569d0f1d5650f1b0c0016ba547">PCStateBase</a>(Addr val)</td><td><a class="el" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#a53e036786d17361be4c7320d39c99b84">serialize</a>(std::ostream &amp;os)</td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#a9a5b900e841dd75dc81970850547918f">set</a>(Addr val)</td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1SimplePCState.html#ade74699701e72921ce51377b7fb0fcd8">SimplePCState</a>()</td><td><a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1SimplePCState.html#aef426796c6d2f489ce04fc7ca7caf147">SimplePCState</a>(Addr val)</td><td><a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#a9a3afed8ccfa04ad21f51926ad1dae6a">size</a>() const </td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#a8f6acca1b2ed4d3f1f51c8711e91be2e">size</a>(uint8_t newSize)</td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#a5e17a0358d00a918a1b1b9beeed380d1">uAdvance</a>()</td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#a2f3cdfc88ed61928bd28242996e0f86e">uEnd</a>()</td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1PCState.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a>(Checkpoint *cp, const std::string &amp;section)</td><td><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#a58857cf73ead03fe3a2e9ca79587f326">upc</a>() const </td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#ae13f8fb6bc07c4a7ac4af3496277000c">upc</a>(MicroPC val)</td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#a617a27ae163e68a865b9935f62d5f821">UPCState</a>()</td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classGenericISA_1_1UPCState.html#ad29f717a0f93dcfb3b6da3854c4bd22d">UPCState</a>(Addr val)</td><td><a class="el" href="classGenericISA_1_1UPCState.html">UPCState&lt; MachInst &gt;</a></td><td><code> [inline]</code></td></tr>
</table></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
