// ----------------------------------------------------------------------------
// Smart High-Level Synthesis Tool Version 2025.2
// Copyright (c) 2015-2025 Microchip Technology Inc. All Rights Reserved.
// For support, please visit https://onlinedocs.microchip.com/v2/keyword-lookup?keyword=techsupport&redirect=true&version=latest.
// Date: Sat Feb 14 12:37:08 2026
// ----------------------------------------------------------------------------

SmartHLS Summary Report for Project: tinyml_complex.

Table of Contents
  1. RTL Interface
  2. Function and Loop Scheduling Results
  3. Memory Usage
  4. AXI4 Target Interface Address Map
  5. Resource Binding with Adaptive Latency


====== 1. RTL Interface ======

+------------------------------------------------------------------------------------------------------------+
| RTL Interface Generated by SmartHLS                                                                        |
+----------+-------------------------+---------------------------------+------------------+------------------+
| C++ Name | Interface Type          | Signal Name                     | Signal Bit-width | Signal Direction |
+----------+-------------------------+---------------------------------+------------------+------------------+
|          | Clock & Reset           | clk (positive edge)             | 1                | input            |
|          |                         | reset (synchronous active high) | 1                | input            |
+----------+-------------------------+---------------------------------+------------------+------------------+
|          | Control via AXI4 Target | axi4target_*                    |                  |                  |
+----------+-------------------------+---------------------------------+------------------+------------------+
| batch_n  | AXI4 Target             | axi4target_*                    |                  |                  |
+----------+-------------------------+---------------------------------+------------------+------------------+
| in       | AXI4 Target             | axi4target_*                    |                  |                  |
+----------+-------------------------+---------------------------------+------------------+------------------+
| out      | AXI4 Target             | axi4target_*                    |                  |                  |
+----------+-------------------------+---------------------------------+------------------+------------------+

The Verilog top-level module ports that are not listed in the above table are unused. Please tie the unused input ports to 0.

====== 2. Function and Loop Scheduling Results ======

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Function: tinyml_accel                                                                                                                                    |
+------------------------------------------------------+-------------------------------------------+------------+-------------------+-------+---------------+
| Loop                                                 | Location In Source                        | Trip Count | Iteration Latency | II    | Total Latency |
+------------------------------------------------------+-------------------------------------------+------------+-------------------+-------+---------------+
| for.loop:main_variations/main.fifo.cpp:178:5         | line 178 of main_variations/main.fifo.cpp | undef      | 12329 - 12457     | undef | undef         |
| ├── for.loop:main_variations/main.fifo.cpp:97:5      | line 97 of main_variations/main.fifo.cpp  | 64         | 6 - 8             | undef | 384 - 512     |
| ├── for.loop:main_variations/main.fifo.cpp:136:5     | line 136 of main_variations/main.fifo.cpp | 96         | 70                | undef | 6720          |
| │   └── for.loop:main_variations/main.fifo.cpp:139:9 | line 139 of main_variations/main.fifo.cpp | 64         | 3                 | 1     | 66            |
| ├── for.loop:main_variations/main.fifo.cpp:146:5     | line 146 of main_variations/main.fifo.cpp | 48         | 102               | undef | 4896          |
| │   └── for.loop:main_variations/main.fifo.cpp:149:9 | line 149 of main_variations/main.fifo.cpp | 96         | 3                 | 1     | 98            |
| └── for.loop:main_variations/main.fifo.cpp:157:5     | line 157 of main_variations/main.fifo.cpp | 6          | 54                | undef | 324           |
|     └── for.loop:main_variations/main.fifo.cpp:160:9 | line 160 of main_variations/main.fifo.cpp | 48         | 3                 | 1     | 50            |
+------------------------------------------------------+-------------------------------------------+------------+-------------------+-------+---------------+


Some trip counts could not be found. You can get more accurate scheduling results by providing them via the `bounds` pragma.
More details can be found here: https://microchiptech.github.io/fpga-hls-docs/pragmas.html#bound-loop

====== 3. Memory Usage ======

+-----------------------------------------------------------------------------------------------------------+
| Local Memories                                                                                            |
+--------------------------+-----------------------+------+-------------+------------+-------+--------------+
| Name                     | Accessing Function(s) | Type | Size [Bits] | Data Width | Depth | Read Latency |
+--------------------------+-----------------------+------+-------------+------------+-------+--------------+
| tinyml_accel_BB_0_feat_i | tinyml_accel          | RAM  | 1024        | 16         | 64    | 1            |
| tinyml_accel_BB_0_h1_i   | tinyml_accel          | RAM  | 3072        | 32         | 96    | 1            |
| tinyml_accel_BB_0_h2_i   | tinyml_accel          | RAM  | 1536        | 32         | 48    | 1            |
| var_ZL2B1                | tinyml_accel          | ROM  | 1536        | 16         | 96    | 1            |
| var_ZL2B2                | tinyml_accel          | ROM  | 768         | 16         | 48    | 1            |
| var_ZL2B3                | tinyml_accel          | ROM  | 96          | 16         | 6     | 1            |
| var_ZL2W1                | tinyml_accel          | ROM  | 49152       | 8          | 6144  | 1            |
| var_ZL2W2                | tinyml_accel          | ROM  | 36864       | 8          | 4608  | 1            |
| var_ZL2W3                | tinyml_accel          | ROM  | 2304        | 8          | 288   | 1            |
+--------------------------+-----------------------+------+-------------+------------+-------+--------------+

+-------------------------+
| Local Constant Memories |
+-------------------------+
| None                    |
+-------------------------+

+-----------------------+
| Shared Local Memories |
+-----------------------+
| None                  |
+-----------------------+

+------------------+
| Aliased Memories |
+------------------+
| None             |
+------------------+

+-------------------------------------------------------------------------------------------+
| I/O Memories                                                                              |
+---------+-----------------------+------+-------------+------------+--------+--------------+
| Name    | Accessing Function(s) | Type | Size [Bits] | Data Width | Depth  | Read Latency |
+---------+-----------------------+------+-------------+------------+--------+--------------+
| in_var  | tinyml_accel          | ROM  | 4194304     | 16         | 262144 | 1            |
| out_var | tinyml_accel          | RAM  | 196608      | 32         | 6144   | 1            |
+---------+-----------------------+------+-------------+------------+--------+--------------+


====== 4. AXI4 Target Interface Address Map ======

The project type is Icicle_SoC.
Compatibility of HLS accelerator with reference SoC features: Yes.
The accelerator meets the requirements of SmartHLS SoC projects.

Default base address in reference SoC: 0x70000000.

+-------------------------------------------------------------------+
| Accelerator Function: tinyml_accel (Address Space Range: 0x86040) |
+------------------+-----------------+----------------+-------------+
| Argument         | Address Offset  | Size [Bytes]   | Direction   |
+------------------+-----------------+----------------+-------------+
| Module Control   | 0x00008         | 4              | inout       |
| batch_n          | 0x0000c         | 4              | input       |
| in               | 0x00040         | 524288*        | input       |
| out              | 0x80040         | 24576*         | output      |
+------------------+-----------------+----------------+-------------+

* On PolarFire SoC devices, it is recommended to use the PDMA engine for data transfer when the transfer size is bigger than 16KB, and use the memcpy driver functions when the transfer size is smaller than 16KB.
See memcpy and dma transfer driver functions in hls_output/accelerator_drivers/tinyml_complex_accelerator_driver.[h|cpp]


====== 5. Resource Binding with Adaptive Latency ======

Binding to resource with adaptive latency is disabled.
You can enable this feature by setting config parameter 'ADAPTIVE_LATENCY_BINDING' to 1.


