INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:13:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 buffer120/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            fork51/control/generateBlocks[3].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.246ns (16.939%)  route 6.110ns (83.061%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2286, unset)         0.508     0.508    buffer120/control/clk
    SLICE_X24Y80         FDRE                                         r  buffer120/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer120/control/fullReg_reg/Q
                         net (fo=40, routed)          0.805     1.529    buffer120/control/fullReg_reg_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I1_O)        0.051     1.580 r  buffer120/control/dataReg[1]_i_3/O
                         net (fo=8, routed)           0.454     2.033    buffer120/control/dataReg_reg[0]
    SLICE_X31Y78         LUT5 (Prop_lut5_I1_O)        0.139     2.172 f  buffer120/control/outputValid_i_4__12/O
                         net (fo=17, routed)          0.568     2.740    init28/control/dataReg_reg[0]_1
    SLICE_X42Y82         LUT3 (Prop_lut3_I2_O)        0.133     2.873 f  init28/control/transmitValue_i_3__74/O
                         net (fo=20, routed)          0.360     3.234    buffer144/fifo/init28_outs
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.126     3.360 r  buffer144/fifo/outputValid_i_10__0/O
                         net (fo=1, routed)           0.396     3.756    buffer144/fifo/outputValid_i_10__0_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I4_O)        0.043     3.799 r  buffer144/fifo/outputValid_i_6__5/O
                         net (fo=2, routed)           0.391     4.190    buffer136/fifo/Full_reg_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I2_O)        0.043     4.233 f  buffer136/fifo/Empty_i_2__34/O
                         net (fo=5, routed)           0.399     4.631    buffer136/fifo/Empty_i_2__34_n_0
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.049     4.680 f  buffer136/fifo/transmitValue_i_2__17/O
                         net (fo=3, routed)           0.331     5.011    fork55/control/generateBlocks[1].regblock/Memory[0][5]_i_9_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I2_O)        0.129     5.140 f  fork55/control/generateBlocks[1].regblock/transmitValue_i_4__12/O
                         net (fo=3, routed)           0.390     5.531    buffer64/control/transmitValue_reg_4
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.043     5.574 f  buffer64/control/Memory[0][5]_i_9/O
                         net (fo=1, routed)           0.388     5.961    fork51/control/generateBlocks[1].regblock/Memory[0][5]_i_4
    SLICE_X24Y71         LUT6 (Prop_lut6_I1_O)        0.043     6.004 f  fork51/control/generateBlocks[1].regblock/Memory[0][5]_i_6/O
                         net (fo=1, routed)           0.219     6.223    fork51/control/generateBlocks[3].regblock/Full_reg
    SLICE_X24Y71         LUT6 (Prop_lut6_I1_O)        0.043     6.266 f  fork51/control/generateBlocks[3].regblock/Memory[0][5]_i_4/O
                         net (fo=6, routed)           0.723     6.989    fork50/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X21Y70         LUT2 (Prop_lut2_I1_O)        0.051     7.040 f  fork50/control/generateBlocks[1].regblock/transmitValue_i_3__8/O
                         net (fo=7, routed)           0.513     7.554    fork51/control/generateBlocks[3].regblock/backpressure__0
    SLICE_X16Y73         LUT3 (Prop_lut3_I2_O)        0.137     7.691 r  fork51/control/generateBlocks[3].regblock/transmitValue_i_1__32/O
                         net (fo=1, routed)           0.173     7.864    fork51/control/generateBlocks[3].regblock/transmitValue_i_1__32_n_0
    SLICE_X16Y73         FDSE                                         r  fork51/control/generateBlocks[3].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=2286, unset)         0.483    13.183    fork51/control/generateBlocks[3].regblock/clk
    SLICE_X16Y73         FDSE                                         r  fork51/control/generateBlocks[3].regblock/transmitValue_reg/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
    SLICE_X16Y73         FDSE (Setup_fdse_C_D)       -0.082    13.065    fork51/control/generateBlocks[3].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  5.202    




