$comment
	File created using the following command:
		vcd file arithmetic_processor.msim.vcd -direction
$end
$date
	Wed Apr 08 18:13:30 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ROUTER_vlg_vec_tst $end
$var reg 8 ! IN_8Bit [7:0] $end
$var reg 16 " IN_16Bit [15:0] $end
$var reg 1 # Select $end
$var wire 1 $ Output [15] $end
$var wire 1 % Output [14] $end
$var wire 1 & Output [13] $end
$var wire 1 ' Output [12] $end
$var wire 1 ( Output [11] $end
$var wire 1 ) Output [10] $end
$var wire 1 * Output [9] $end
$var wire 1 + Output [8] $end
$var wire 1 , Output [7] $end
$var wire 1 - Output [6] $end
$var wire 1 . Output [5] $end
$var wire 1 / Output [4] $end
$var wire 1 0 Output [3] $end
$var wire 1 1 Output [2] $end
$var wire 1 2 Output [1] $end
$var wire 1 3 Output [0] $end
$var wire 1 4 sampler $end
$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; Select~combout $end
$var wire 1 < Output~0_combout $end
$var wire 1 = Output~1_combout $end
$var wire 1 > Output~2_combout $end
$var wire 1 ? Output~3_combout $end
$var wire 1 @ Output~4_combout $end
$var wire 1 A Output~5_combout $end
$var wire 1 B Output~6_combout $end
$var wire 1 C Output~7_combout $end
$var wire 1 D Output~8_combout $end
$var wire 1 E Output~9_combout $end
$var wire 1 F Output~10_combout $end
$var wire 1 G Output~11_combout $end
$var wire 1 H Output~12_combout $end
$var wire 1 I Output~13_combout $end
$var wire 1 J Output~14_combout $end
$var wire 1 K Output~15_combout $end
$var wire 1 L IN_8Bit~combout [7] $end
$var wire 1 M IN_8Bit~combout [6] $end
$var wire 1 N IN_8Bit~combout [5] $end
$var wire 1 O IN_8Bit~combout [4] $end
$var wire 1 P IN_8Bit~combout [3] $end
$var wire 1 Q IN_8Bit~combout [2] $end
$var wire 1 R IN_8Bit~combout [1] $end
$var wire 1 S IN_8Bit~combout [0] $end
$var wire 1 T IN_16Bit~combout [15] $end
$var wire 1 U IN_16Bit~combout [14] $end
$var wire 1 V IN_16Bit~combout [13] $end
$var wire 1 W IN_16Bit~combout [12] $end
$var wire 1 X IN_16Bit~combout [11] $end
$var wire 1 Y IN_16Bit~combout [10] $end
$var wire 1 Z IN_16Bit~combout [9] $end
$var wire 1 [ IN_16Bit~combout [8] $end
$var wire 1 \ IN_16Bit~combout [7] $end
$var wire 1 ] IN_16Bit~combout [6] $end
$var wire 1 ^ IN_16Bit~combout [5] $end
$var wire 1 _ IN_16Bit~combout [4] $end
$var wire 1 ` IN_16Bit~combout [3] $end
$var wire 1 a IN_16Bit~combout [2] $end
$var wire 1 b IN_16Bit~combout [1] $end
$var wire 1 c IN_16Bit~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010 !
b1010101111001101 "
1#
13
02
11
10
0/
0.
1-
1,
0+
1*
0)
0(
1'
0&
0%
0$
x4
05
16
x7
18
19
1:
1;
1<
0=
1>
1?
0@
0A
1B
1C
0D
1E
0F
0G
1H
0I
0J
0K
0S
1R
0Q
0P
1O
0N
0M
0L
1c
0b
1a
1`
0_
0^
1]
1\
1[
1Z
0Y
1X
0W
1V
0U
1T
$end
#230000
0#
0;
04
1K
1I
0H
1G
1D
0C
0B
1@
0?
0>
1=
0<
1$
1&
0'
1(
1+
0,
0-
1/
00
01
12
03
#490000
b110010 !
b110110 !
b110100 !
1#
0R
1Q
1N
1;
14
0E
0=
1F
1>
0K
1H
0G
0D
1C
1B
0@
1?
1<
0*
02
1)
11
0$
1'
0(
0+
1,
1-
0/
10
13
#710000
0#
0;
04
1K
0H
1G
0F
1E
1D
0C
0B
1A
1@
0?
0<
1$
0'
1(
0)
1*
1+
0,
0-
1.
1/
00
03
#1000000
