// =============================================================================
// control_unit.sv  —  Sequencing FSM for the BRAM/DSP accelerator datapath
// =============================================================================
//
//  Standalone "Control Unit" block (per the architecture diagram): owns the run
//  sequence and emits every datapath strobe/counter. system_top wires the data
//  (weight-row packing, activation bytes) around it.
//
//  Sequence (CR-2 retires the old LOADW/WPULSE):
//      IDLE → WPRELOAD → WREAD → WLOAD → WSWAP → AWRITE → ASTREAM → COMPUTE
//          → DRAIN → DONE
//
//      WPRELOAD : write ARRAY_SIZE weight rows into the weight BRAM (1/cycle)
//      WREAD    : issue tile read from weight BRAM (data valid next cycle)
//      WLOAD    : wt_rd_valid high → array latches tile into its SHADOW regs
//      WSWAP    : 1-cycle shadow→active swap (0-stall fast load)
//      AWRITE   : stage activations into BRAM (ARRAY_SIZE banks per vector)
//      ASTREAM  : stream activation vectors into the array (1/cycle)
//      COMPUTE  : wait for the array + requant pipe to drain (perf_valid)
//      DRAIN    : read INT8 results out of the output BRAM
//      DONE     : hold until soft_reset
//
//  Strobes are COMBINATIONAL decodes of state so they stay aligned with the
//  registered counters (no 1-cycle skew). Counters are exposed so the parent
//  can address the BRAMs and pack the matching data.
// =============================================================================

`timescale 1ns/1ps

module control_unit #(
    parameter integer ARRAY_SIZE = 16,
    parameter integer ACT_DEPTH  = 512,
    parameter integer OUT_DEPTH  = 1024,
    parameter integer ACT_AW     = $clog2(ACT_DEPTH),
    parameter integer OUT_AW     = $clog2(OUT_DEPTH),
    parameter integer BANK_W     = $clog2(ARRAY_SIZE)
)(
    input  wire                  clk,
    input  wire                  rst_n,

    // ── Run control / status ─────────────────────────────────────────────────
    input  wire                  start_pulse,
    input  wire                  soft_reset,
    input  wire                  perf_valid,    // array finished draining
    input  wire [15:0]           num_acts,      // K activation vectors
    output reg                   busy,
    output reg                   done,
    output reg  [3:0]            fsm_state,
    output wire                  loading_weights,
    output wire                  streaming_acts,

    // ── Weight BRAM control ──────────────────────────────────────────────────
    output wire                  wt_wr_en,
    output wire [BANK_W-1:0]     wt_wr_row,
    output wire                  wt_wr_buf,
    output wire                  wt_rd_en,
    output wire                  wt_rd_buf,
    output wire                  weight_swap,

    // ── Activation BRAM control ──────────────────────────────────────────────
    output wire                  act_wr_en,
    output wire [BANK_W-1:0]     act_wr_bank,
    output wire [ACT_AW-1:0]     act_wr_addr,
    output wire                  act_wr_buf,
    output wire                  act_rd_en,
    output wire [ACT_AW-1:0]     act_rd_addr,
    output wire                  act_rd_buf,

    // ── Output BRAM control ──────────────────────────────────────────────────
    output wire                  out_rd_en,
    output wire [OUT_AW-1:0]     out_rd_addr,
    output wire                  out_wr_buf
);

    localparam [3:0] S_IDLE=4'd0, S_WPRELOAD=4'd1, S_WREAD=4'd2, S_WLOAD=4'd3,
                     S_WSWAP=4'd4, S_AWRITE=4'd5, S_ASTREAM=4'd6, S_COMPUTE=4'd7,
                     S_DRAIN=4'd8, S_DONE=4'd9;

    reg [3:0]        state;
    reg [15:0]       wrow;     // weight-row preload counter
    reg [15:0]       abank;    // activation bank counter (per vector)
    reg [15:0]       aaddr;    // activation vector index (write)
    reg [15:0]       acnt;     // activation read/stream counter
    reg [OUT_AW-1:0] dcnt;     // drain counter
    reg              wbuf, abuf, obuf;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n || soft_reset) begin
            state <= S_IDLE; wrow<=0; abank<=0; aaddr<=0; acnt<=0; dcnt<=0;
            wbuf<=0; abuf<=0; obuf<=0;
        end else begin
            case (state)
                S_IDLE: begin
                    wrow<=0; abank<=0; aaddr<=0; acnt<=0; dcnt<=0;
                    if (start_pulse) state <= S_WPRELOAD;
                end
                S_WPRELOAD:
                    if (wrow == ARRAY_SIZE-1) begin wrow<=0; state<=S_WREAD; end
                    else wrow <= wrow + 1;
                S_WREAD:  state <= S_WLOAD;
                S_WLOAD:  state <= S_WSWAP;
                S_WSWAP:  state <= S_AWRITE;
                S_AWRITE:
                    if (abank == ARRAY_SIZE-1) begin
                        abank <= 0;
                        if (aaddr == num_acts-1) begin aaddr<=0; state<=S_ASTREAM; end
                        else aaddr <= aaddr + 1;
                    end else abank <= abank + 1;
                S_ASTREAM:
                    if (acnt == num_acts-1) begin acnt<=0; state<=S_COMPUTE; end
                    else acnt <= acnt + 1;
                S_COMPUTE: if (perf_valid) begin state<=S_DRAIN; dcnt<=0; end
                S_DRAIN:
                    if (dcnt == num_acts-1) state <= S_DONE;
                    else dcnt <= dcnt + 1'b1;
                S_DONE: ;
                default: state <= S_IDLE;
            endcase
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin busy<=0; done<=0; fsm_state<=0; end
        else begin
            busy      <= (state!=S_IDLE) && (state!=S_DONE);
            done      <= (state==S_DONE);
            fsm_state <= state;
        end
    end

    // Combinational strobe decode (aligned with registered counters)
    assign loading_weights = (state == S_WPRELOAD);
    assign streaming_acts  = (state == S_ASTREAM);

    assign wt_wr_en   = (state == S_WPRELOAD);
    assign wt_wr_row  = wrow[BANK_W-1:0];
    assign wt_wr_buf  = wbuf;
    assign wt_rd_en   = (state == S_WREAD);
    assign wt_rd_buf  = wbuf;
    assign weight_swap= (state == S_WSWAP);

    assign act_wr_en  = (state == S_AWRITE);
    assign act_wr_bank= abank[BANK_W-1:0];
    assign act_wr_addr= aaddr[ACT_AW-1:0];
    assign act_wr_buf = abuf;
    assign act_rd_en  = (state == S_ASTREAM);
    assign act_rd_addr= acnt[ACT_AW-1:0];
    assign act_rd_buf = abuf;

    assign out_rd_en  = (state == S_DRAIN);
    assign out_rd_addr= dcnt;
    assign out_wr_buf = obuf;

endmodule
