<stg><name>doGain</name>


<trans_list>

<trans id="163" from="1" to="2">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="2" to="3">
<condition id="107">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="2" to="2">
<condition id="108">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="3" to="10">
<condition id="82">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="4">
<condition id="84">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="4" to="6">
<condition id="109">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="111">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="5" to="4">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="6" to="7">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="7" to="9">
<condition id="112">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="7" to="8">
<condition id="114">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="8" to="7">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="9" to="3">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="10" to="12">
<condition id="115">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="10" to="11">
<condition id="117">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="11" to="10">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader37.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.preheader37.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.preheader37.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader37.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader37.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
.preheader37.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
.preheader37.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader37.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.preheader37.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.preheader37.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader37.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader37.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
.preheader37.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
.preheader37.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader37.preheader:14  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @doGain_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="64">
<![CDATA[
.preheader37.preheader:15  %valIn_data_V = alloca [10000 x i32], align 4

]]></node>
<StgValue><ssdm name="valIn_data_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="4" op_0_bw="64">
<![CDATA[
.preheader37.preheader:16  %valIn_keep_V = alloca [10000 x i4], align 1

]]></node>
<StgValue><ssdm name="valIn_keep_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="4" op_0_bw="64">
<![CDATA[
.preheader37.preheader:17  %valIn_strb_V = alloca [10000 x i4], align 1

]]></node>
<StgValue><ssdm name="valIn_strb_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="2" op_0_bw="64">
<![CDATA[
.preheader37.preheader:18  %valIn_user_V = alloca [10000 x i2], align 1

]]></node>
<StgValue><ssdm name="valIn_user_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="64">
<![CDATA[
.preheader37.preheader:19  %valIn_last_V = alloca [10000 x i1], align 1

]]></node>
<StgValue><ssdm name="valIn_last_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="5" op_0_bw="64">
<![CDATA[
.preheader37.preheader:20  %valIn_id_V = alloca [10000 x i5], align 1

]]></node>
<StgValue><ssdm name="valIn_id_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="6" op_0_bw="64">
<![CDATA[
.preheader37.preheader:21  %valIn_dest_V = alloca [10000 x i6], align 1

]]></node>
<StgValue><ssdm name="valIn_dest_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
.preheader37.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
.preheader37.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader37.preheader:24  br label %.preheader37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader37:0  %idx = phi i14 [ %idx_1, %0 ], [ 0, %.preheader37.preheader ]

]]></node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader37:1  %exitcond1 = icmp eq i14 %idx, -6384

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader37:2  %idx_1 = add i14 %idx, 1

]]></node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37:3  br i1 %exitcond1, label %.preheader36.0, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp = zext i14 %idx to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:4  %empty_3 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="54">
<![CDATA[
:5  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 0

]]></node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="4" op_0_bw="54">
<![CDATA[
:6  %tmp_keep_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="4" op_0_bw="54">
<![CDATA[
:7  %tmp_strb_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 2

]]></node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="2" op_0_bw="54">
<![CDATA[
:8  %tmp_user_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 3

]]></node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="54">
<![CDATA[
:9  %tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 4

]]></node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="5" op_0_bw="54">
<![CDATA[
:10  %tmp_id_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 5

]]></node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="54">
<![CDATA[
:11  %tmp_dest_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 6

]]></node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %valIn_data_V_addr = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="valIn_data_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:13  store i32 %tmp_data_V, i32* %valIn_data_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %valIn_keep_V_addr = getelementptr [10000 x i4]* %valIn_keep_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="valIn_keep_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="4" op_1_bw="14">
<![CDATA[
:15  store i4 %tmp_keep_V, i4* %valIn_keep_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %valIn_strb_V_addr = getelementptr [10000 x i4]* %valIn_strb_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="valIn_strb_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="4" op_1_bw="14">
<![CDATA[
:17  store i4 %tmp_strb_V, i4* %valIn_strb_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="14" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %valIn_user_V_addr = getelementptr [10000 x i2]* %valIn_user_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="valIn_user_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="2" op_1_bw="14">
<![CDATA[
:19  store i2 %tmp_user_V, i2* %valIn_user_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %valIn_last_V_addr = getelementptr [10000 x i1]* %valIn_last_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="valIn_last_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
:21  store i1 %tmp_last_V, i1* %valIn_last_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %valIn_id_V_addr = getelementptr [10000 x i5]* %valIn_id_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="valIn_id_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
:23  store i5 %tmp_id_V, i5* %valIn_id_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="14" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %valIn_dest_V_addr = getelementptr [10000 x i6]* %valIn_dest_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="valIn_dest_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="6" op_1_bw="14">
<![CDATA[
:25  store i6 %tmp_dest_V, i6* %valIn_dest_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:26  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.preheader37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader36.0:0  %stage1 = phi i14 [ %stage_1, %.loopexit.loopexit1.1 ], [ 0, %.preheader37 ]

]]></node>
<StgValue><ssdm name="stage1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader36.0:1  %exitcond2 = icmp eq i14 %stage1, -6384

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader36.0:2  br i1 %exitcond2, label %.preheader, label %.preheader33.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader33.preheader.0:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000, i64 5000, i64 5000)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader33.preheader.0:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader33.preheader.0:2  br label %.preheader33.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader33.0:0  %i_1 = phi i14 [ %i_2, %._crit_edge41.0 ], [ 1, %.preheader33.preheader.0 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader33.0:1  %tmp_8 = icmp ult i14 %i_1, -6384

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader33.0:2  br i1 %tmp_8, label %1, label %.loopexit.loopexit.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="14">
<![CDATA[
:4  %tmp_s = zext i14 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %tmp_10 = add i14 %i_1, -1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_11 = zext i14 %tmp_10 to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %valIn_data_V_addr_2 = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="valIn_data_V_addr_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="14">
<![CDATA[
:8  %valIn_data_V_load = load i32* %valIn_data_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="valIn_data_V_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %valIn_data_V_addr_3 = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="valIn_data_V_addr_3"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="14">
<![CDATA[
:10  %valIn_data_V_load_1 = load i32* %valIn_data_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="valIn_data_V_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000, i64 5000, i64 5000)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="14">
<![CDATA[
:8  %valIn_data_V_load = load i32* %valIn_data_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="valIn_data_V_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="14">
<![CDATA[
:10  %valIn_data_V_load_1 = load i32* %valIn_data_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="valIn_data_V_load_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6 = icmp slt i32 %valIn_data_V_load, %valIn_data_V_load_1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %tmp_6, label %2, label %._crit_edge41.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:0  store i32 %valIn_data_V_load_1, i32* %valIn_data_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 %valIn_data_V_load, i32* %valIn_data_V_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge41.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge41.0:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_4)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge41.0:1  %i_2 = add i14 %i_1, 2

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge41.0:2  br label %.preheader33.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.loopexit.0:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.loopexit.loopexit.0:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit.0:2  br label %.preheader34.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader34.1:0  %i_s = phi i14 [ %i_3_1, %._crit_edge.1 ], [ 2, %.loopexit.loopexit.0 ]

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader34.1:1  %tmp_9_1 = icmp ult i14 %i_s, -6384

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader34.1:2  br i1 %tmp_9_1, label %3, label %.loopexit.loopexit1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="14">
<![CDATA[
:4  %tmp_7_1 = zext i14 %i_s to i64

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %tmp_10_1 = add i14 %i_s, -1

]]></node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_11_1 = zext i14 %tmp_10_1 to i64

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %valIn_data_V_addr_4 = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp_7_1

]]></node>
<StgValue><ssdm name="valIn_data_V_addr_4"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="14">
<![CDATA[
:8  %valIn_data_V_load_2 = load i32* %valIn_data_V_addr_4, align 8

]]></node>
<StgValue><ssdm name="valIn_data_V_load_2"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %valIn_data_V_addr_5 = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp_11_1

]]></node>
<StgValue><ssdm name="valIn_data_V_addr_5"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="14">
<![CDATA[
:10  %valIn_data_V_load_3 = load i32* %valIn_data_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="valIn_data_V_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4999, i64 4999, i64 4999)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="14">
<![CDATA[
:8  %valIn_data_V_load_2 = load i32* %valIn_data_V_addr_4, align 8

]]></node>
<StgValue><ssdm name="valIn_data_V_load_2"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="14">
<![CDATA[
:10  %valIn_data_V_load_3 = load i32* %valIn_data_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="valIn_data_V_load_3"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_12_1 = icmp slt i32 %valIn_data_V_load_2, %valIn_data_V_load_3

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %tmp_12_1, label %4, label %._crit_edge.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_12_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:0  store i32 %valIn_data_V_load_3, i32* %valIn_data_V_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_12_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 %valIn_data_V_load_2, i32* %valIn_data_V_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_12_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.1:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp_9)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.1:1  %i_3_1 = add i14 %i_s, 2

]]></node>
<StgValue><ssdm name="i_3_1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1:2  br label %.preheader34.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.loopexit1.1:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_7)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit.loopexit1.1:1  %stage_1 = add i14 %stage1, 2

]]></node>
<StgValue><ssdm name="stage_1"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit1.1:2  br label %.preheader36.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %idx2 = phi i14 [ %idx_2, %5 ], [ 0, %.preheader36.0 ]

]]></node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:1  %exitcond = icmp eq i14 %idx2, -6384

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:2  %idx_2 = add i14 %idx2, 1

]]></node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %6, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_5 = zext i14 %idx2 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %valIn_data_V_addr_1 = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="valIn_data_V_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="14">
<![CDATA[
:5  %tmp_data_V_1 = load i32* %valIn_data_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %valIn_keep_V_addr_1 = getelementptr [10000 x i4]* %valIn_keep_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="valIn_keep_V_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="4" op_0_bw="14">
<![CDATA[
:7  %tmp_keep_V_1 = load i4* %valIn_keep_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %valIn_strb_V_addr_1 = getelementptr [10000 x i4]* %valIn_strb_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="valIn_strb_V_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="4" op_0_bw="14">
<![CDATA[
:9  %tmp_strb_V_1 = load i4* %valIn_strb_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="14" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %valIn_user_V_addr_1 = getelementptr [10000 x i2]* %valIn_user_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="valIn_user_V_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="2" op_0_bw="14">
<![CDATA[
:11  %tmp_user_V_1 = load i2* %valIn_user_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %valIn_last_V_addr_1 = getelementptr [10000 x i1]* %valIn_last_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="valIn_last_V_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="14">
<![CDATA[
:13  %tmp_last_V_1 = load i1* %valIn_last_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %valIn_id_V_addr_1 = getelementptr [10000 x i5]* %valIn_id_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="valIn_id_V_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="5" op_0_bw="14">
<![CDATA[
:15  %tmp_id_V_1 = load i5* %valIn_id_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="14" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %valIn_dest_V_addr_1 = getelementptr [10000 x i6]* %valIn_dest_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="valIn_dest_V_addr_1"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="6" op_0_bw="14">
<![CDATA[
:17  %tmp_dest_V_1 = load i6* %valIn_dest_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="14">
<![CDATA[
:5  %tmp_data_V_1 = load i32* %valIn_data_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="4" op_0_bw="14">
<![CDATA[
:7  %tmp_keep_V_1 = load i4* %valIn_keep_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="4" op_0_bw="14">
<![CDATA[
:9  %tmp_strb_V_1 = load i4* %valIn_strb_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="2" op_0_bw="14">
<![CDATA[
:11  %tmp_user_V_1 = load i2* %valIn_user_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="14">
<![CDATA[
:13  %tmp_last_V_1 = load i1* %valIn_last_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="5" op_0_bw="14">
<![CDATA[
:15  %tmp_id_V_1 = load i5* %valIn_id_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="6" op_0_bw="14">
<![CDATA[
:17  %tmp_dest_V_1 = load i6* %valIn_dest_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
:18  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 %tmp_last_V_1, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:19  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
