{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414109224124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414109224124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 19:07:03 2014 " "Processing started: Thu Oct 23 19:07:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414109224124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414109224124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414109224124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414109224404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/PushButton_Debouncer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414109224454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414109224454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414109224454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414109224454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32b " "Found entity 1: reg_32b" {  } { { "reg_32b.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/reg_32b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414109224454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414109224454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instaddgen.v 1 1 " "Found 1 design units, including 1 entities, in source file instaddgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project1 " "Found entity 1: Project1" {  } { { "InstAddGen.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/InstAddGen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414109224464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414109224464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile(verilogcode).v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile(verilogcode).v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile(VerilogCode).v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/RegisterFile(VerilogCode).v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414109224464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414109224464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414109224464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414109224464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayMux " "Found entity 1: DisplayMux" {  } { { "DisplayMux.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414109224474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414109224474 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 MasterVerilog.v(71) " "Verilog HDL Expression warning at MasterVerilog.v(71): truncated literal to match 8 bits" {  } { { "MasterVerilog.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1414109224474 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MasterVerilog.v(79) " "Verilog HDL information at MasterVerilog.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "MasterVerilog.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414109224474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file masterverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterVerilog " "Found entity 1: MasterVerilog" {  } { { "MasterVerilog.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414109224474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414109224474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/SevenSegmentDisplayDecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414109224474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414109224474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputtohex.v 1 1 " "Found 1 design units, including 1 entities, in source file outputtohex.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputToHex " "Found entity 1: OutputToHex" {  } { { "OutputToHex.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/OutputToHex.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414109224484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414109224484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PB_down PushButton_Debouncer.v(55) " "Verilog HDL Implicit Net warning at PushButton_Debouncer.v(55): created implicit net for \"PB_down\"" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/PushButton_Debouncer.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414109224484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PB_up PushButton_Debouncer.v(56) " "Verilog HDL Implicit Net warning at PushButton_Debouncer.v(56): created implicit net for \"PB_up\"" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/PushButton_Debouncer.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414109224484 ""}
{ "Error" "EVRFX_VERI_INVALID_EXPRESSION" "ROM MasterVerilog.v(84) " "Verilog HDL error at MasterVerilog.v(84): illegal name \"ROM\" used in expression" {  } { { "MasterVerilog.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 84 0 0 } }  } 0 10163 "Verilog HDL error at %2!s!: illegal name \"%1!s!\" used in expression" 0 0 "Quartus II" 0 -1 1414109224484 ""}
{ "Error" "EVRFX_VERI_INVALID_EXPRESSION" "ROM MasterVerilog.v(94) " "Verilog HDL error at MasterVerilog.v(94): illegal name \"ROM\" used in expression" {  } { { "MasterVerilog.v" "" { Text "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 94 0 0 } }  } 0 10163 "Verilog HDL error at %2!s!: illegal name \"%1!s!\" used in expression" 0 0 "Quartus II" 0 -1 1414109224484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg " "Generated suppressed messages file C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414109224524 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414109224594 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 23 19:07:04 2014 " "Processing ended: Thu Oct 23 19:07:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414109224594 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414109224594 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414109224594 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414109224594 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414109225204 ""}
