#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  1 12:13:57 2021
# Process ID: 4572
# Current directory: D:/ZedboardMinimalSystemHardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5408 D:\ZedboardMinimalSystemHardware\ZedboardMinimalSystemHardware.xpr
# Log file: D:/ZedboardMinimalSystemHardware/vivado.log
# Journal file: D:/ZedboardMinimalSystemHardware\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.srcs/sources_1/bd/system/system.bd>...
Successfully read diagram <system> from block design file <D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.648 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
Wrote  : <D:\ZedboardMinimalSystemHardware\ZedboardMinimalSystemHardware.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 374 280} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.GPIO_BOARD_INTERFACE {leds_8bits} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {2 410 482} [get_bd_cells axi_gpio_1]
set_property location {1 440 275} [get_bd_cells axi_gpio_0]
set_property location {1 439 448} [get_bd_cells axi_gpio_1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {5} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.GPIO_BOARD_INTERFACE {btns_5bits} CONFIG.GPIO2_BOARD_INTERFACE {sws_8bits}] [get_bd_cells axi_gpio_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_8bits ( LED ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_8bits [get_bd_cells /axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_8bits
INFO: [BoardRule 102-9] connect_bd_intf_net /leds_8bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_5bits [get_bd_cells /axi_gpio_1]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_5bits
INFO: [BoardRule 102-9] connect_bd_intf_net /btns_5bits /axi_gpio_1/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_8bits ( DIP switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE sws_8bits [get_bd_cells /axi_gpio_1]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_8bits
INFO: [BoardRule 102-9] connect_bd_intf_net /sws_8bits /axi_gpio_1/GPIO2
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4121_0000 [ 64K ]>.
endgroup
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\ZedboardMinimalSystemHardware\ZedboardMinimalSystemHardware.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : d:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.gen/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1223.750 ; gain = 156.863
import_files -force -norecurse d:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.gen/sources_1/bd/system/hdl/system_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\ZedboardMinimalSystemHardware\ZedboardMinimalSystemHardware.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : d:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file d:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_axi_gpio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_axi_gpio_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_xbar_0
[Thu Apr  1 12:28:26 2021] Launched system_processing_system7_0_0_synth_1, system_axi_gpio_0_0_synth_1, system_axi_gpio_1_0_synth_1, system_auto_pc_0_synth_1, system_xbar_0_synth_1, system_rst_ps7_0_100M_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.runs/system_processing_system7_0_0_synth_1/runme.log
system_axi_gpio_0_0_synth_1: D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.runs/system_axi_gpio_0_0_synth_1/runme.log
system_axi_gpio_1_0_synth_1: D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.runs/system_axi_gpio_1_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.runs/system_auto_pc_0_synth_1/runme.log
system_xbar_0_synth_1: D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.runs/system_xbar_0_synth_1/runme.log
system_rst_ps7_0_100M_0_synth_1: D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
synth_1: D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.runs/synth_1/runme.log
[Thu Apr  1 12:28:26 2021] Launched impl_1...
Run output will be captured here: D:/ZedboardMinimalSystemHardware/ZedboardMinimalSystemHardware.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1277.313 ; gain = 53.563
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1445.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.412 . Memory (MB): peak = 2135.309 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.413 . Memory (MB): peak = 2135.309 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2135.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2266.270 ; gain = 982.781
write_hw_platform -fixed -include_bit -force -file D:/ZedboardMinimalSystemHardware/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/ZedboardMinimalSystemHardware/system_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 5 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/ZedboardMinimalSystemHardware/system_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.578 ; gain = 174.559
write_hw_platform -fixed -include_bit -force -file D:/ZedboardMinimalSystemHardware/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/ZedboardMinimalSystemHardware/system_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/ZedboardMinimalSystemHardware/system_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.281 ; gain = 49.703
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  1 12:46:26 2021...
