xpm_cdc.sv,systemverilog,xil_defaultlib,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_memory.sv,systemverilog,xil_defaultlib,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
PLLA_clk_wiz.v,verilog,xil_defaultlib,../../../../vivado_Music.srcs/sources_1/ip/PLLA/PLLA_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
PLLA.v,verilog,xil_defaultlib,../../../../vivado_Music.srcs/sources_1/ip/PLLA/PLLA.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
