
IEEE 695 OMF Linker Version 6.25 (19073001)
Copyright (C) 1999-2008 Zilog, Inc. All Rights Reserved

LINK MAP:

DATE:      Tue Apr 18 00:58:28 2023
PROCESSOR: assembler
FILES:     .\agon512k.obj         


COMMAND LIST:
=============
/* Linker Command File - agon512k Debug */

/* Generated by: */
/*  ZDS II - eZ80Acclaim! 5.3.5 (Build 23020901) */
/*  IDE component: d:5.3.0:23020901 */
/* assembler options */
/* -define:_EZ80ACCLAIM!=1 -define:_SIMULATE=1 */
/* -include:"\"..;C:\Zilog\ZDSII_eZ80Acclaim!_5.3.5\include\std;C:\Zilog\ZDSII_eZ80Acclaim!_5.3.5\include\zilog\"" */
/* -list -NOlistmac -name -pagelen:0 -pagewidth:120 -quiet -sdiopt */
/* -warn -debug -NOigcase -cpu:eZ80F92 */

-FORMAT=OMF695,INTEL32
-map -maxhexlen=64 -quiet -warnoverlap -xref -unresolved=fatal
-sort NAME=ascending -warn -debug -NOigcase

RANGE ROM $000000 : $01FFFF
RANGE RAM $B7E000 : $B7FFFF
RANGE EXTIO $000000 : $00FFFF
RANGE INTIO $000000 : $0000FF

DEFINE __crtl = 0
DEFINE __CS0_LBR_INIT_PARAM = $10
DEFINE __CS0_UBR_INIT_PARAM = $1f
DEFINE __CS0_CTL_INIT_PARAM = $28
DEFINE __CS0_BMC_INIT_PARAM = $81
DEFINE __CS1_LBR_INIT_PARAM = $00
DEFINE __CS1_UBR_INIT_PARAM = $07
DEFINE __CS1_CTL_INIT_PARAM = $28
DEFINE __CS1_BMC_INIT_PARAM = $00
DEFINE __CS2_LBR_INIT_PARAM = $80
DEFINE __CS2_UBR_INIT_PARAM = $bf
DEFINE __CS2_CTL_INIT_PARAM = $08
DEFINE __CS2_BMC_INIT_PARAM = $00
DEFINE __CS3_LBR_INIT_PARAM = $03
DEFINE __CS3_UBR_INIT_PARAM = $03
DEFINE __CS3_CTL_INIT_PARAM = $18
DEFINE __CS3_BMC_INIT_PARAM = $82
DEFINE __RAM_CTL_INIT_PARAM = $80
DEFINE __RAM_ADDR_U_INIT_PARAM = $B7
DEFINE __FLASH_CTL_INIT_PARAM = $20
DEFINE __FLASH_ADDR_U_INIT_PARAM = $00

define _SYS_CLK_FREQ = 20000000
define _OSC_FREQ = 20000000
define _SYS_CLK_SRC = 0
define _OSC_FREQ_MULT = 1
define __PLL_CTL0_INIT_PARAM = $00

"D:\AgonLight2\agon512k\Debug\agon512k"=  ".\agon512k.obj"


SPACE ALLOCATION:
=================

Space                     Base         Top      Size      Used    Unused
------------------ ----------- ----------- --------- --------- ---------
ROM                   C:00FEB0    C:00FEF6    20000H       47H    1FFB9H
                                          (   131072        71    131001)


SEGMENTS WITHIN SPACE:
======================

ROM                               Type        Base         Top      Size
------------------ ------------------- ----------- ----------- ---------
MY_CODE_SEG        absolute data          C:00FEB0    C:00FEF6       47h

SEGMENTS WITHIN MODULES:
========================

Module: D:\AgonLight2\agon512k\agon512k.asm (File: agon512k.obj) Version: 1:0 04/18/2023 00:58:28

    Name                                           Base         Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: MY_CODE_SEG                       C:00FEB0    C:00FEF6       47h

EXTERNAL DEFINITIONS:
=====================

Symbol                               Address Module          Segment
-------------------------------- ----------- --------------- --------------------------------
__crtl                              00000000 (User Defined)
__CS0_BMC_INIT_PARAM                00000081 (User Defined)
__CS0_CTL_INIT_PARAM                00000028 (User Defined)
__CS0_LBR_INIT_PARAM                00000010 (User Defined)
__CS0_UBR_INIT_PARAM                0000001F (User Defined)
__CS1_BMC_INIT_PARAM                00000000 (User Defined)
__CS1_CTL_INIT_PARAM                00000028 (User Defined)
__CS1_LBR_INIT_PARAM                00000000 (User Defined)
__CS1_UBR_INIT_PARAM                00000007 (User Defined)
__CS2_BMC_INIT_PARAM                00000000 (User Defined)
__CS2_CTL_INIT_PARAM                00000008 (User Defined)
__CS2_LBR_INIT_PARAM                00000080 (User Defined)
__CS2_UBR_INIT_PARAM                000000BF (User Defined)
__CS3_BMC_INIT_PARAM                00000082 (User Defined)
__CS3_CTL_INIT_PARAM                00000018 (User Defined)
__CS3_LBR_INIT_PARAM                00000003 (User Defined)
__CS3_UBR_INIT_PARAM                00000003 (User Defined)
__FLASH_ADDR_U_INIT_PARAM           00000000 (User Defined)
__FLASH_CTL_INIT_PARAM              00000020 (User Defined)
__PLL_CTL0_INIT_PARAM               00000000 (User Defined)
__RAM_ADDR_U_INIT_PARAM             000000B7 (User Defined)
__RAM_CTL_INIT_PARAM                00000080 (User Defined)
_OSC_FREQ                           01312D00 (User Defined)
_OSC_FREQ_MULT                      00000001 (User Defined)
_SYS_CLK_FREQ                       01312D00 (User Defined)
_SYS_CLK_SRC                        00000000 (User Defined)
block_size                          C:00FEB8 agon512k        MY_CODE_SEG                     
clear_ram                           C:00FED8 agon512k        MY_CODE_SEG                     
copy_ram                            C:00FEC0 agon512k        MY_CODE_SEG                     
dst_address                         C:00FEB4 agon512k        MY_CODE_SEG                     
src_address                         C:00FEB0 agon512k        MY_CODE_SEG                     

31 external symbol(s).

SYMBOL CROSS REFERENCE:
=======================
Name                              Use         Module
--------------------------------- ----------- -------------------------
__crtl                            Defined     LINKER
__CS0_BMC_INIT_PARAM              Defined     LINKER
__CS0_CTL_INIT_PARAM              Defined     LINKER
__CS0_LBR_INIT_PARAM              Defined     LINKER
__CS0_UBR_INIT_PARAM              Defined     LINKER
__CS1_BMC_INIT_PARAM              Defined     LINKER
__CS1_CTL_INIT_PARAM              Defined     LINKER
__CS1_LBR_INIT_PARAM              Defined     LINKER
__CS1_UBR_INIT_PARAM              Defined     LINKER
__CS2_BMC_INIT_PARAM              Defined     LINKER
__CS2_CTL_INIT_PARAM              Defined     LINKER
__CS2_LBR_INIT_PARAM              Defined     LINKER
__CS2_UBR_INIT_PARAM              Defined     LINKER
__CS3_BMC_INIT_PARAM              Defined     LINKER
__CS3_CTL_INIT_PARAM              Defined     LINKER
__CS3_LBR_INIT_PARAM              Defined     LINKER
__CS3_UBR_INIT_PARAM              Defined     LINKER
__FLASH_ADDR_U_INIT_PARAM         Defined     LINKER
__FLASH_CTL_INIT_PARAM            Defined     LINKER
__PLL_CTL0_INIT_PARAM             Defined     LINKER
__RAM_ADDR_U_INIT_PARAM           Defined     LINKER
__RAM_CTL_INIT_PARAM              Defined     LINKER
_OSC_FREQ                         Defined     LINKER
_OSC_FREQ_MULT                    Defined     LINKER
_SYS_CLK_FREQ                     Defined     LINKER
_SYS_CLK_SRC                      Defined     LINKER
block_size                        Defined     D:\AgonLight2\agon512k\agon512k.asm
clear_ram                         Defined     D:\AgonLight2\agon512k\agon512k.asm
copy_ram                          Defined     D:\AgonLight2\agon512k\agon512k.asm
dst_address                       Defined     D:\AgonLight2\agon512k\agon512k.asm
src_address                       Defined     D:\AgonLight2\agon512k\agon512k.asm

OUTPUT CHECKSUM
===============
agon512k.hex         001E9F
agon512k.lod         001E9F



END OF LINK MAP:
================
0 Errors
0 Warnings
