// Seed: 2636897832
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
);
  generate
    reg id_3 = id_3;
    always @(1) begin
      id_3 <= id_2;
      #id_4 id_4 <= 1;
    end
  endgenerate
  assign id_0 = id_1;
  assign id_0 = 1;
  logic id_5;
endmodule
