Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 11 11:26:47 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_2h_wrapper_control_sets_placed.rpt
| Design       : design_1_2h_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   122 |
|    Minimum number of control sets                        |   122 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   122 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    97 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             214 |          112 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           32 |
| Yes          | No                    | No                     |            2710 |          998 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2252 |         1160 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                            Enable Signal                                                                           |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1           | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0         |                1 |              1 |         1.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                        |                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/ap_ready_int                                                                   | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |                4 |              4 |         1.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                         | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0         |                1 |              4 |         4.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_1_2h_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                               |                3 |              4 |         1.33 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                           |                4 |              4 |         1.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |         2.50 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |         2.50 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/m_from_e_rd_V_fu_862                                                           |                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                     | design_1_2h_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                            |                2 |              6 |         3.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                      |                                                                                                                                                                  |                5 |              6 |         1.20 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                     |                                                                                                                                                                  |                8 |              8 |         1.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                     |                                                                                                                                                                  |                8 |              8 |         1.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                          | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                    |                3 |              8 |         2.67 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/e_from_i_d_i_has_no_dest_V_fu_426                                              |                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                5 |             10 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/d_state_fetch_pc_1_0467_fu_630[15]_i_1_n_0                                     | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/e_state_is_full_0_0_reg_1682222_out |                6 |             11 |         1.83 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0  |                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                        |                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                    |                                                                                                                                                                  |                6 |             12 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                        |                                                                                                                                                                  |                6 |             12 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                              |                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                      |                                                                                                                                                                  |                2 |             14 |         7.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                               |                                                                                                                                                                  |                2 |             14 |         7.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                      |                                                                                                                                                                  |                8 |             16 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/start_pc_ce0                                                                                        |                                                                                                                                                                  |               16 |             16 |         1.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/d_from_f_fetch_pc_V_fu_602                                                     |                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/ap_CS_fsm_state2                                                                                                                 |                                                                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                         |                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                      |                                                                                                                                                                  |                8 |             16 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/ap_CS_fsm_state3                                                                                                                 |                                                                                                                                                                  |                6 |             20 |         3.33 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                                  |                5 |             20 |         4.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                         |                                                                                                                                                                  |                6 |             21 |         3.50 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/e_from_i_d_i_rd_V_fu_730                                                       |                                                                                                                                                                  |                7 |             24 |         3.43 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1           |                                                                                                                                                                  |                9 |             24 |         2.67 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                 |                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3]_3[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               19 |             32 |         1.68 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_7[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               20 |             32 |         1.60 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_4[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               21 |             32 |         1.52 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_18[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               16 |             32 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_3[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               16 |             32 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[4]_0[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               17 |             32 |         1.88 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[4]_1[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               20 |             32 |         1.60 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[4]_2[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               17 |             32 |         1.88 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2][0]    | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |                8 |             32 |         4.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_8[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               12 |             32 |         2.67 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_0[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               10 |             32 |         3.20 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3]_10[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               17 |             32 |         1.88 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3]_5[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               24 |             32 |         1.33 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_8[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               20 |             32 |         1.60 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                 | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/SS[0]                                                                                                          |               12 |             32 |         2.67 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_25[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               17 |             32 |         1.88 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_26[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               12 |             32 |         2.67 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_0[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               16 |             32 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_15[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               19 |             32 |         1.68 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_17[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               21 |             32 |         1.52 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_12[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               17 |             32 |         1.88 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_10[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               20 |             32 |         1.60 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_9[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               20 |             32 |         1.60 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1][0]    | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               14 |             32 |         2.29 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_20[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               15 |             32 |         2.13 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_6[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               21 |             32 |         1.52 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_4[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |                8 |             32 |         4.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_2[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               19 |             32 |         1.68 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3]_9[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               14 |             32 |         2.29 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_5[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               18 |             32 |         1.78 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3]_4[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               19 |             32 |         1.68 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_30[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               12 |             32 |         2.67 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3]_0[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               17 |             32 |         1.88 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_24[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               15 |             32 |         2.13 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_3[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               11 |             32 |         2.91 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3]_7[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               16 |             32 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_9[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               21 |             32 |         1.52 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_1[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               19 |             32 |         1.68 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_19[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               17 |             32 |         1.88 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_27[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               19 |             32 |         1.68 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_21[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               14 |             32 |         2.29 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_13[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               17 |             32 |         1.88 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_12[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               22 |             32 |         1.45 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_10[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               11 |             32 |         2.91 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[4][0]    | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               16 |             32 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3]_2[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               30 |             32 |         1.07 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3][0]    | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               17 |             32 |         1.88 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_1[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               18 |             32 |         1.78 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_28[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |                9 |             32 |         3.56 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3]_6[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               18 |             32 |         1.78 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3]_1[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               16 |             32 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_29[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               15 |             32 |         2.13 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                |                                                                                                                                                                  |               19 |             32 |         1.68 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_11[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               20 |             32 |         1.60 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_2[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               14 |             32 |         2.29 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_13[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               21 |             32 |         1.52 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_11[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               16 |             32 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_7[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               12 |             32 |         2.67 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[3]_8[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               16 |             32 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_22[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               20 |             32 |         1.60 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_16[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               17 |             32 |         1.88 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_14[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               26 |             32 |         1.23 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                    |                                                                                                                                                                  |               23 |             32 |         1.39 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_5[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               16 |             32 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[1]_23[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               19 |             32 |         1.68 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_6[0]  | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               18 |             32 |         1.78 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/w_state_rd_0_0640_fu_918_reg[2]_14[0] | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               26 |             32 |         1.23 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]             |                                                                                                                                                                  |               17 |             34 |         2.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/SS[0]                                                                                                          |               19 |             35 |         1.84 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_hart_V_fu_1534[0]_i_1_n_0                                             |                                                                                                                                                                  |               35 |             40 |         1.14 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                        |                                                                                                                                                                  |                9 |             40 |         4.44 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                    |                                                                                                                                                                  |                9 |             40 |         4.44 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                    |                                                                                                                                                                  |               10 |             40 |         4.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                    |                                                                                                                                                                  |                8 |             40 |         5.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                               |                                                                                                                                                                  |               11 |             45 |         4.09 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                      |                                                                                                                                                                  |               11 |             45 |         4.09 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/ap_ready_int                                                                   |                                                                                                                                                                  |               17 |             47 |         2.76 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/d_state_fetch_pc_1_0467_fu_630[15]_i_1_n_0                                     | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out     |               16 |             64 |         4.00 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/ap_CS_fsm_state6                                                                                                                 | design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/SS[0]                                                                                                          |               13 |             64 |         4.92 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/E[0]                                                                           |                                                                                                                                                                  |               18 |             64 |         3.56 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/E[0]                                  |                                                                                                                                                                  |               39 |             64 |         1.64 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/d_state_is_full_0_0_fu_6181726_out                                             |                                                                                                                                                                  |               35 |             81 |         2.31 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    |                                                                                                                                                                  |              113 |            215 |         1.90 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/d_state_fetch_pc_1_0467_fu_630[15]_i_1_n_0                                     |                                                                                                                                                                  |              269 |            854 |         3.17 |
|  design_1_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121_code_ram_ce0                 |                                                                                                                                                                  |              376 |            960 |         2.55 |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


