Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 16:44:42 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #1                                                                             |   WorstPath from Dst   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                 12.500 |
| Path Delay                |                0.501 |                                                                                                                                                          12.244 |                  0.395 |
| Logic Delay               | 0.098(20%)           | 3.434(29%)                                                                                                                                                      | 0.159(41%)             |
| Net Delay                 | 0.403(80%)           | 8.810(71%)                                                                                                                                                      | 0.236(59%)             |
| Clock Skew                |               -0.099 |                                                                                                                                                          -0.101 |                 -0.107 |
| Slack                     |               11.891 |                                                                                                                                                           0.146 |                 11.989 |
| Timing Exception          |                      |                                                                                                                                                                 |                        |
| Bounding Box Size         | 1% x 0%              | 8% x 3%                                                                                                                                                         | 0% x 0%                |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                          | (0, 0)                 |
| Cumulative Fanout         |                    1 |                                                                                                                                                             212 |                      2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                      0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                      0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                      0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                      0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed           |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                      1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                      1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE         |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                    |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                    |
| DSP Block                 | None                 | None                                                                                                                                                            | None                   |
| BRAM                      | None                 | None                                                                                                                                                            | None                   |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                      0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                      0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                      0 |
| High Fanout               |                    1 |                                                                                                                                                              29 |                      1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                      0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                      0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                 |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                 |
| Start Point Pin           | sr_p.sr_3[181]/C     | muon_cand_11.pt[1]/C                                                                                                                                            | sr_p.sr_1_8.pt_ret_5/C |
| End Point Pin             | muon_cand_11.pt[1]/D | sr_p.sr_1_8.pt_ret_5/D                                                                                                                                          | sr_p.sr_2_8.pt[3]/D    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #2                                                                             |    WorstPath from Dst   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                  12.500 |
| Path Delay                |                0.501 |                                                                                                                                                          12.211 |                   0.693 |
| Logic Delay               | 0.098(20%)           | 3.438(29%)                                                                                                                                                      | 0.135(20%)              |
| Net Delay                 | 0.403(80%)           | 8.773(71%)                                                                                                                                                      | 0.558(80%)              |
| Clock Skew                |               -0.099 |                                                                                                                                                          -0.103 |                  -0.096 |
| Slack                     |               11.891 |                                                                                                                                                           0.177 |                  11.702 |
| Timing Exception          |                      |                                                                                                                                                                 |                         |
| Bounding Box Size         | 1% x 0%              | 8% x 3%                                                                                                                                                         | 1% x 0%                 |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                          | (0, 0)                  |
| Cumulative Fanout         |                    1 |                                                                                                                                                             212 |                       2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                       0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed            |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                       1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                       1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 FDRE | FDRE LUT6 FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                     |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                     |
| DSP Block                 | None                 | None                                                                                                                                                            | None                    |
| BRAM                      | None                 | None                                                                                                                                                            | None                    |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                       0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                       0 |
| High Fanout               |                    1 |                                                                                                                                                              29 |                       1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                       0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                  |
| Start Point Pin           | sr_p.sr_3[181]/C     | muon_cand_11.pt[1]/C                                                                                                                                            | sr_p.sr_1_8.pt_ret_11/C |
| End Point Pin             | muon_cand_11.pt[1]/D | sr_p.sr_1_8.pt_ret_11/D                                                                                                                                         | sr_p.sr_2_8.pt[0]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #3                                                                             |    WorstPath from Dst   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                  12.500 |
| Path Delay                |                0.501 |                                                                                                                                                          12.147 |                   0.596 |
| Logic Delay               | 0.098(20%)           | 3.435(29%)                                                                                                                                                      | 0.158(27%)              |
| Net Delay                 | 0.403(80%)           | 8.712(71%)                                                                                                                                                      | 0.438(73%)              |
| Clock Skew                |               -0.099 |                                                                                                                                                          -0.112 |                  -0.049 |
| Slack                     |               11.891 |                                                                                                                                                           0.232 |                  11.846 |
| Timing Exception          |                      |                                                                                                                                                                 |                         |
| Bounding Box Size         | 1% x 0%              | 8% x 3%                                                                                                                                                         | 2% x 0%                 |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                          | (0, 0)                  |
| Cumulative Fanout         |                    1 |                                                                                                                                                             212 |                       2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                       0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed            |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                       1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                       1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                     |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                     |
| DSP Block                 | None                 | None                                                                                                                                                            | None                    |
| BRAM                      | None                 | None                                                                                                                                                            | None                    |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                       0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                       0 |
| High Fanout               |                    1 |                                                                                                                                                              29 |                       1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                       0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                  |
| Start Point Pin           | sr_p.sr_3[181]/C     | muon_cand_11.pt[1]/C                                                                                                                                            | sr_p.sr_1_8.pt_ret_23/C |
| End Point Pin             | muon_cand_11.pt[1]/D | sr_p.sr_1_8.pt_ret_23/D                                                                                                                                         | sr_p.sr_2_8.pt[2]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #4                                                                             |    WorstPath from Dst   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                  12.500 |
| Path Delay                |                0.501 |                                                                                                                                                          12.115 |                   1.364 |
| Logic Delay               | 0.098(20%)           | 3.571(30%)                                                                                                                                                      | 0.274(21%)              |
| Net Delay                 | 0.403(80%)           | 8.544(70%)                                                                                                                                                      | 1.090(79%)              |
| Clock Skew                |               -0.099 |                                                                                                                                                          -0.104 |                  -0.043 |
| Slack                     |               11.891 |                                                                                                                                                           0.272 |                  11.084 |
| Timing Exception          |                      |                                                                                                                                                                 |                         |
| Bounding Box Size         | 1% x 0%              | 8% x 3%                                                                                                                                                         | 0% x 0%                 |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                          | (0, 0)                  |
| Cumulative Fanout         |                    1 |                                                                                                                                                             207 |                       2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                       0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed            |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                       1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                       1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                     |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                     |
| DSP Block                 | None                 | None                                                                                                                                                            | None                    |
| BRAM                      | None                 | None                                                                                                                                                            | None                    |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                       0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                       0 |
| High Fanout               |                    1 |                                                                                                                                                              29 |                       1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                       0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                  |
| Start Point Pin           | sr_p.sr_3[181]/C     | muon_cand_11.pt[1]/C                                                                                                                                            | sr_p.sr_1_8.pt_ret_16/C |
| End Point Pin             | muon_cand_11.pt[1]/D | sr_p.sr_1_8.pt_ret_16/D                                                                                                                                         | sr_p.sr_2_8.pt[1]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #5                                                                             |   WorstPath from Dst   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                 12.500 |
| Path Delay                |                0.501 |                                                                                                                                                          12.095 |                  0.743 |
| Logic Delay               | 0.098(20%)           | 3.508(30%)                                                                                                                                                      | 0.272(37%)             |
| Net Delay                 | 0.403(80%)           | 8.587(70%)                                                                                                                                                      | 0.471(63%)             |
| Clock Skew                |               -0.099 |                                                                                                                                                          -0.106 |                 -0.104 |
| Slack                     |               11.891 |                                                                                                                                                           0.290 |                 11.644 |
| Timing Exception          |                      |                                                                                                                                                                 |                        |
| Bounding Box Size         | 1% x 0%              | 8% x 3%                                                                                                                                                         | 2% x 0%                |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                          | (0, 0)                 |
| Cumulative Fanout         |                    1 |                                                                                                                                                             207 |                      2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                      0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                      0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                      0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                      0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed           |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                      1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                      1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 FDRE         |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                    |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                    |
| DSP Block                 | None                 | None                                                                                                                                                            | None                   |
| BRAM                      | None                 | None                                                                                                                                                            | None                   |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                      0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                      0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                      0 |
| High Fanout               |                    1 |                                                                                                                                                              29 |                      1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                      0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                      0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                 |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                 |
| Start Point Pin           | sr_p.sr_3[181]/C     | muon_cand_11.pt[1]/C                                                                                                                                            | sr_p.sr_1_8.pt_ret_4/C |
| End Point Pin             | muon_cand_11.pt[1]/D | sr_p.sr_1_8.pt_ret_4/D                                                                                                                                          | sr_p.sr_2_8.pt[3]/D    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #6                                                                             |    WorstPath from Dst    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                   12.500 |
| Path Delay                |                0.501 |                                                                                                                                                          12.099 |                    0.620 |
| Logic Delay               | 0.098(20%)           | 3.366(28%)                                                                                                                                                      | 0.245(40%)               |
| Net Delay                 | 0.403(80%)           | 8.733(72%)                                                                                                                                                      | 0.375(60%)               |
| Clock Skew                |               -0.099 |                                                                                                                                                          -0.099 |                   -0.095 |
| Slack                     |               11.891 |                                                                                                                                                           0.293 |                   11.776 |
| Timing Exception          |                      |                                                                                                                                                                 |                          |
| Bounding Box Size         | 1% x 0%              | 8% x 3%                                                                                                                                                         | 2% x 0%                  |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                          | (0, 0)                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                             212 |                        2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                        0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed             |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                        1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                        1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                      |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                      |
| DSP Block                 | None                 | None                                                                                                                                                            | None                     |
| BRAM                      | None                 | None                                                                                                                                                            | None                     |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                        0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                        0 |
| High Fanout               |                    1 |                                                                                                                                                              29 |                        1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                        0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[181]/C     | muon_cand_11.pt[1]/C                                                                                                                                            | sr_p.sr_1_8.roi_ret_35/C |
| End Point Pin             | muon_cand_11.pt[1]/D | sr_p.sr_1_8.roi_ret_35/D                                                                                                                                        | sr_p.sr_2_8.roi[0]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                Path #7                                                                               |    WorstPath from Dst    |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               12.500 |                                                                                                                                                               12.500 |                   12.500 |
| Path Delay                |                0.501 |                                                                                                                                                               12.085 |                    0.616 |
| Logic Delay               | 0.098(20%)           | 3.554(30%)                                                                                                                                                           | 0.160(26%)               |
| Net Delay                 | 0.403(80%)           | 8.531(70%)                                                                                                                                                           | 0.456(74%)               |
| Clock Skew                |               -0.099 |                                                                                                                                                               -0.107 |                   -0.095 |
| Slack                     |               11.891 |                                                                                                                                                                0.299 |                   11.780 |
| Timing Exception          |                      |                                                                                                                                                                      |                          |
| Bounding Box Size         | 1% x 0%              | 8% x 3%                                                                                                                                                              | 0% x 0%                  |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                               | (0, 0)                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                                  211 |                        2 |
| Fixed Loc                 |                    0 |                                                                                                                                                                    0 |                        0 |
| Fixed Route               |                    0 |                                                                                                                                                                    0 |                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                    0 |                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                    0 |                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                         | Safely Timed             |
| Logic Levels              |                    0 |                                                                                                                                                                   31 |                        1 |
| Routes                    |                    1 |                                                                                                                                                                   31 |                        1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                  | clk                                                                                                                                                                  | clk                      |
| End Point Clock           | clk                  | clk                                                                                                                                                                  | clk                      |
| DSP Block                 | None                 | None                                                                                                                                                                 | None                     |
| BRAM                      | None                 | None                                                                                                                                                                 | None                     |
| IO Crossings              |                    0 |                                                                                                                                                                    0 |                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                                    0 |                        0 |
| PBlocks                   |                    0 |                                                                                                                                                                    0 |                        0 |
| High Fanout               |                    1 |                                                                                                                                                                   29 |                        1 |
| Dont Touch                |                    0 |                                                                                                                                                                    0 |                        0 |
| Mark Debug                |                    0 |                                                                                                                                                                    0 |                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                               | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                               | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[181]/C     | muon_cand_11.pt[1]/C                                                                                                                                                 | sr_p.sr_1_8.roi_ret_17/C |
| End Point Pin             | muon_cand_11.pt[1]/D | sr_p.sr_1_8.roi_ret_17/D                                                                                                                                             | sr_p.sr_2_8.roi[5]/D     |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #8                                                                             |    WorstPath from Dst    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                   12.500 |
| Path Delay                |                0.501 |                                                                                                                                                          12.073 |                    0.637 |
| Logic Delay               | 0.098(20%)           | 3.365(28%)                                                                                                                                                      | 0.195(31%)               |
| Net Delay                 | 0.403(80%)           | 8.708(72%)                                                                                                                                                      | 0.442(69%)               |
| Clock Skew                |               -0.099 |                                                                                                                                                          -0.112 |                   -0.049 |
| Slack                     |               11.891 |                                                                                                                                                           0.306 |                   11.805 |
| Timing Exception          |                      |                                                                                                                                                                 |                          |
| Bounding Box Size         | 1% x 0%              | 8% x 3%                                                                                                                                                         | 2% x 0%                  |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                          | (0, 0)                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                             212 |                        2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                        0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed             |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                        1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                        1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                      |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                      |
| DSP Block                 | None                 | None                                                                                                                                                            | None                     |
| BRAM                      | None                 | None                                                                                                                                                            | None                     |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                        0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                        0 |
| High Fanout               |                    1 |                                                                                                                                                              29 |                        1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                        0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[181]/C     | muon_cand_11.pt[1]/C                                                                                                                                            | sr_p.sr_1_8.roi_ret_11/C |
| End Point Pin             | muon_cand_11.pt[1]/D | sr_p.sr_1_8.roi_ret_11/D                                                                                                                                        | sr_p.sr_2_8.roi[2]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #9                                                                             |    WorstPath from Dst   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                  12.500 |
| Path Delay                |                0.501 |                                                                                                                                                          12.087 |                   0.504 |
| Logic Delay               | 0.098(20%)           | 3.458(29%)                                                                                                                                                      | 0.196(39%)              |
| Net Delay                 | 0.403(80%)           | 8.629(71%)                                                                                                                                                      | 0.308(61%)              |
| Clock Skew                |               -0.099 |                                                                                                                                                          -0.097 |                  -0.040 |
| Slack                     |               11.891 |                                                                                                                                                           0.307 |                  11.948 |
| Timing Exception          |                      |                                                                                                                                                                 |                         |
| Bounding Box Size         | 1% x 0%              | 8% x 3%                                                                                                                                                         | 0% x 0%                 |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                          | (0, 0)                  |
| Cumulative Fanout         |                    1 |                                                                                                                                                             207 |                       2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                       0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed            |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                       1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                       1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                     |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                     |
| DSP Block                 | None                 | None                                                                                                                                                            | None                    |
| BRAM                      | None                 | None                                                                                                                                                            | None                    |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                       0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                       0 |
| High Fanout               |                    1 |                                                                                                                                                              29 |                       1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                       0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                  |
| Start Point Pin           | sr_p.sr_3[181]/C     | muon_cand_11.pt[1]/C                                                                                                                                            | sr_p.sr_1_8.pt_ret_10/C |
| End Point Pin             | muon_cand_11.pt[1]/D | sr_p.sr_1_8.pt_ret_10/D                                                                                                                                         | sr_p.sr_2_8.pt[0]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #10                                                                            |                                                 WorstPath from Dst                                                 |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                                                                                                             12.500 |
| Path Delay                |                0.501 |                                                                                                                                                          12.065 |                                                                                                             10.153 |
| Logic Delay               | 0.098(20%)           | 3.586(30%)                                                                                                                                                      | 2.741(27%)                                                                                                         |
| Net Delay                 | 0.403(80%)           | 8.479(70%)                                                                                                                                                      | 7.412(73%)                                                                                                         |
| Clock Skew                |               -0.099 |                                                                                                                                                          -0.115 |                                                                                                             -0.075 |
| Slack                     |               11.891 |                                                                                                                                                           0.311 |                                                                                                              2.263 |
| Timing Exception          |                      |                                                                                                                                                                 |                                                                                                                    |
| Bounding Box Size         | 1% x 0%              | 8% x 3%                                                                                                                                                         | 7% x 2%                                                                                                            |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                          | (0, 0)                                                                                                             |
| Cumulative Fanout         |                    1 |                                                                                                                                                             223 |                                                                                                                131 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                       |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                                                                                                                 21 |
| Routes                    |                    1 |                                                                                                                                                              30 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT3 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                                                                                                                |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                                                                                                                |
| DSP Block                 | None                 | None                                                                                                                                                            | None                                                                                                               |
| BRAM                      | None                 | None                                                                                                                                                            | None                                                                                                               |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                                                                                                                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                                                                                                                  0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                                                                                                                  0 |
| High Fanout               |                    1 |                                                                                                                                                              29 |                                                                                                                 16 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_3[181]/C     | muon_cand_11.pt[1]/C                                                                                                                                            | sr_p.sr_1_10.sector_ret_342/C                                                                                      |
| End Point Pin             | muon_cand_11.pt[1]/D | sr_p.sr_1_10.sector_ret_342/D                                                                                                                                   | sr_p.sr_2_15.sector[3]/D                                                                                           |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 | 4 | 5 | 6 |  7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
+-----------------+-------------+-----+----+---+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 452 | 14 | 1 | 7 | 9 | 14 | 31 | 1 |  1 | 19 |  5 | 15 |  1 | 24 | 22 |  3 | 13 |  3 | 18 |  8 |  2 |  1 | 22 | 25 | 72 | 52 | 50 | 74 | 38 |  3 |
+-----------------+-------------+-----+----+---+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                          Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                 wrapper | 0.78 |           3.82 |            9234 | 0(0.0%) | 103(1.7%) | 150(2.5%) | 647(10.9%) | 1471(24.7%) | 3585(60.2%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D002_SHORTSR-freq80retfan16_rev_1 | 0.73 |           4.27 |            6755 | 0(0.0%) | 102(1.7%) | 150(2.6%) |  562(9.6%) | 1471(25.1%) | 3585(61.1%) |          0 |   0 |    0 |    0 |    0 |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       107% | (CLEL_R_X60Y495,CLEM_X61Y496) | wrapper(100%) |            0% |        5.4375 | 100%         | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       106% | (CLEL_R_X65Y505,CLEM_X66Y506) | wrapper(100%) |            0% |       5.59375 | 96%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       126% | (CLEM_X65Y496,CLEL_R_X66Y499) | wrapper(100%) |            0% |       5.77344 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       103% | (CLEL_R_X62Y494,CLEM_X64Y497) | wrapper(100%) |            0% |       5.58594 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.061% | (CLEM_X56Y488,CLEM_X59Y491)   | wrapper(100%) |            0% |       5.56771 | 98%          | 0%         |   7% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                0 |           0.001% | (CLEM_X65Y476,CLEM_X65Y476)   | wrapper(100%) |            0% |         5.625 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.024% | (CLEM_X58Y486,CLEM_X60Y489)   | wrapper(100%) |            0% |       5.73438 | 100%         | 0%         |  14% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                3 |           0.050% | (CLEM_X58Y488,CLEM_X65Y497)   | wrapper(100%) |            0% |       5.38636 | 95%          | 0%         |  12% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.003% | (CLEM_X60Y498,CLEM_X61Y499)   | wrapper(100%) |            0% |       5.39583 | 89%          | 0%         |  19% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                0 |           0.002% | (CLEM_X63Y472,CLEM_X63Y472)   | wrapper(100%) |            0% |          6.25 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                0 |           0.001% | (CLEM_X60Y489,CLEM_X60Y489)   | wrapper(100%) |            0% |             6 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.194% | (CLEM_X58Y484,CLEM_X65Y515)   | wrapper(100%) |            0% |       4.80433 | 84%          | 0%         |  22% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.024% | (CLEM_X65Y479,CLEM_X66Y485)   | wrapper(100%) |            0% |       4.83333 | 80%          | 0%         |  27% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                4 |           0.182% | (CLEM_X56Y474,CLEM_X67Y489)   | wrapper(100%) |            0% |       4.70703 | 80%          | 0%         |  30% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.149% | (CLEL_R_X55Y485,CLEM_X70Y500) | wrapper(100%) |            0% |       4.24728 | 73%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X59Y489   | 359             | 425          | 36%                  | wrapper(100%) | N                   |
| CLEL_R_X57Y489 | 352             | 425          | 36%                  | wrapper(100%) | N                   |
| CLEM_X61Y486   | 368             | 428          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X58Y489   | 354             | 425          | 36%                  | wrapper(100%) | N                   |
| CLEL_R_X60Y488 | 365             | 426          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y490 | 352             | 424          | 35%                  | wrapper(100%) | N                   |
| CLEM_X59Y485   | 359             | 429          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y489 | 356             | 425          | 35%                  | wrapper(100%) | N                   |
| CLEL_R_X60Y489 | 365             | 425          | 35%                  | wrapper(100%) | N                   |
| CLEM_X58Y488   | 354             | 426          | 35%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X60Y494   | 363             | 420          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X59Y489   | 359             | 425          | 36%                  | wrapper(100%) | N                   |
| CLEM_X60Y495   | 363             | 419          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X59Y491   | 359             | 423          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X60Y492   | 363             | 422          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X60Y493   | 363             | 421          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y494 | 365             | 420          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y495 | 365             | 419          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y489 | 356             | 425          | 35%                  | wrapper(100%) | N                   |
| CLEM_X59Y494   | 359             | 420          | 35%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


