
Test009-Bluetooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a98  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08004c38  08004c38  00014c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cec  08004cec  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08004cec  08004cec  00014cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004cf4  08004cf4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cf4  08004cf4  00014cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cf8  08004cf8  00014cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004cfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000394  20000068  08004d64  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003fc  08004d64  000203fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000967c  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bae  00000000  00000000  00029757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000820  00000000  00000000  0002b308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000631  00000000  00000000  0002bb28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001661c  00000000  00000000  0002c159  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a1f0  00000000  00000000  00042775  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000879e0  00000000  00000000  0004c965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002964  00000000  00000000  000d4348  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000d6cac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004c20 	.word	0x08004c20

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004c20 	.word	0x08004c20

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <HAL_UART_RxCpltCallback>:
unsigned char buf1[BUF_SIZE], buf2[BUF_SIZE]; // DMA buffer for UART1, UART2
unsigned char dum1, dum2;
int h1=0,h2=0,t1=0,t2=0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
	if(huart == &huart1) // from BT
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4a2d      	ldr	r2, [pc, #180]	; (800064c <HAL_UART_RxCpltCallback+0xc0>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d11e      	bne.n	80005da <HAL_UART_RxCpltCallback+0x4e>
	{
		buf1[t1++] = dum1;
 800059c:	4b2c      	ldr	r3, [pc, #176]	; (8000650 <HAL_UART_RxCpltCallback+0xc4>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	1c5a      	adds	r2, r3, #1
 80005a2:	492b      	ldr	r1, [pc, #172]	; (8000650 <HAL_UART_RxCpltCallback+0xc4>)
 80005a4:	600a      	str	r2, [r1, #0]
 80005a6:	4a2b      	ldr	r2, [pc, #172]	; (8000654 <HAL_UART_RxCpltCallback+0xc8>)
 80005a8:	7811      	ldrb	r1, [r2, #0]
 80005aa:	4a2b      	ldr	r2, [pc, #172]	; (8000658 <HAL_UART_RxCpltCallback+0xcc>)
 80005ac:	54d1      	strb	r1, [r2, r3]
		HAL_UART_Transmit(&huart2, &dum1, 1, 10);
 80005ae:	230a      	movs	r3, #10
 80005b0:	2201      	movs	r2, #1
 80005b2:	4928      	ldr	r1, [pc, #160]	; (8000654 <HAL_UART_RxCpltCallback+0xc8>)
 80005b4:	4829      	ldr	r0, [pc, #164]	; (800065c <HAL_UART_RxCpltCallback+0xd0>)
 80005b6:	f002 f905 	bl	80027c4 <HAL_UART_Transmit>
		if(dum1 =='\r')
 80005ba:	4b26      	ldr	r3, [pc, #152]	; (8000654 <HAL_UART_RxCpltCallback+0xc8>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2b0d      	cmp	r3, #13
 80005c0:	d105      	bne.n	80005ce <HAL_UART_RxCpltCallback+0x42>
		{
			CheckCMD(buf1);
 80005c2:	4825      	ldr	r0, [pc, #148]	; (8000658 <HAL_UART_RxCpltCallback+0xcc>)
 80005c4:	f000 f8de 	bl	8000784 <CheckCMD>
			t1 = 0;
 80005c8:	4b21      	ldr	r3, [pc, #132]	; (8000650 <HAL_UART_RxCpltCallback+0xc4>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart1, &dum1, 1);
 80005ce:	2201      	movs	r2, #1
 80005d0:	4920      	ldr	r1, [pc, #128]	; (8000654 <HAL_UART_RxCpltCallback+0xc8>)
 80005d2:	481e      	ldr	r0, [pc, #120]	; (800064c <HAL_UART_RxCpltCallback+0xc0>)
 80005d4:	f002 fa18 	bl	8002a08 <HAL_UART_Receive_IT>
		}
		HAL_UART_Receive_IT(&huart2, &dum2, 1);
	}


}
 80005d8:	e034      	b.n	8000644 <HAL_UART_RxCpltCallback+0xb8>
	else if(huart == &huart2)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4a1f      	ldr	r2, [pc, #124]	; (800065c <HAL_UART_RxCpltCallback+0xd0>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d130      	bne.n	8000644 <HAL_UART_RxCpltCallback+0xb8>
		buf2[t2++] = dum2;
 80005e2:	4b1f      	ldr	r3, [pc, #124]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	1c5a      	adds	r2, r3, #1
 80005e8:	491d      	ldr	r1, [pc, #116]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 80005ea:	600a      	str	r2, [r1, #0]
 80005ec:	4a1d      	ldr	r2, [pc, #116]	; (8000664 <HAL_UART_RxCpltCallback+0xd8>)
 80005ee:	7811      	ldrb	r1, [r2, #0]
 80005f0:	4a1d      	ldr	r2, [pc, #116]	; (8000668 <HAL_UART_RxCpltCallback+0xdc>)
 80005f2:	54d1      	strb	r1, [r2, r3]
		HAL_UART_Transmit(&huart2, &dum2, 1, 10); //Terminal Echo
 80005f4:	230a      	movs	r3, #10
 80005f6:	2201      	movs	r2, #1
 80005f8:	491a      	ldr	r1, [pc, #104]	; (8000664 <HAL_UART_RxCpltCallback+0xd8>)
 80005fa:	4818      	ldr	r0, [pc, #96]	; (800065c <HAL_UART_RxCpltCallback+0xd0>)
 80005fc:	f002 f8e2 	bl	80027c4 <HAL_UART_Transmit>
		if(dum2 == '\r') //
 8000600:	4b18      	ldr	r3, [pc, #96]	; (8000664 <HAL_UART_RxCpltCallback+0xd8>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2b0d      	cmp	r3, #13
 8000606:	d118      	bne.n	800063a <HAL_UART_RxCpltCallback+0xae>
			HAL_UART_Transmit(&huart2, "\n", 1, 10); //Terminal Echo
 8000608:	230a      	movs	r3, #10
 800060a:	2201      	movs	r2, #1
 800060c:	4917      	ldr	r1, [pc, #92]	; (800066c <HAL_UART_RxCpltCallback+0xe0>)
 800060e:	4813      	ldr	r0, [pc, #76]	; (800065c <HAL_UART_RxCpltCallback+0xd0>)
 8000610:	f002 f8d8 	bl	80027c4 <HAL_UART_Transmit>
			buf2[t2++] = '\n';
 8000614:	4b12      	ldr	r3, [pc, #72]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	1c5a      	adds	r2, r3, #1
 800061a:	4911      	ldr	r1, [pc, #68]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 800061c:	600a      	str	r2, [r1, #0]
 800061e:	4a12      	ldr	r2, [pc, #72]	; (8000668 <HAL_UART_RxCpltCallback+0xdc>)
 8000620:	210a      	movs	r1, #10
 8000622:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart1, buf2, t2, 10);
 8000624:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	b29a      	uxth	r2, r3
 800062a:	230a      	movs	r3, #10
 800062c:	490e      	ldr	r1, [pc, #56]	; (8000668 <HAL_UART_RxCpltCallback+0xdc>)
 800062e:	4807      	ldr	r0, [pc, #28]	; (800064c <HAL_UART_RxCpltCallback+0xc0>)
 8000630:	f002 f8c8 	bl	80027c4 <HAL_UART_Transmit>
			t2 = 0;
 8000634:	4b0a      	ldr	r3, [pc, #40]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &dum2, 1);
 800063a:	2201      	movs	r2, #1
 800063c:	4909      	ldr	r1, [pc, #36]	; (8000664 <HAL_UART_RxCpltCallback+0xd8>)
 800063e:	4807      	ldr	r0, [pc, #28]	; (800065c <HAL_UART_RxCpltCallback+0xd0>)
 8000640:	f002 f9e2 	bl	8002a08 <HAL_UART_Receive_IT>
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000084 	.word	0x20000084
 8000650:	200002a0 	.word	0x200002a0
 8000654:	2000029c 	.word	0x2000029c
 8000658:	200001d4 	.word	0x200001d4
 800065c:	200000cc 	.word	0x200000cc
 8000660:	200002a4 	.word	0x200002a4
 8000664:	2000029d 	.word	0x2000029d
 8000668:	20000238 	.word	0x20000238
 800066c:	08004c38 	.word	0x08004c38

08000670 <Trim>:

void Trim(char *dest, char *s) // s = "_____xxx______\t__\r\n" ===> "xxx"
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	6039      	str	r1, [r7, #0]
	int h = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	60fb      	str	r3, [r7, #12]
	int	t = strlen(s) - 1;
 800067e:	6838      	ldr	r0, [r7, #0]
 8000680:	f7ff fdae 	bl	80001e0 <strlen>
 8000684:	4603      	mov	r3, r0
 8000686:	3b01      	subs	r3, #1
 8000688:	60bb      	str	r3, [r7, #8]
	while(1)
	{
		if(*(s+t) == ' ' || *(s+h) == '\t' || *(s+h) == '\r'|| *(s+h) == '\n')
 800068a:	68bb      	ldr	r3, [r7, #8]
 800068c:	683a      	ldr	r2, [r7, #0]
 800068e:	4413      	add	r3, r2
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b20      	cmp	r3, #32
 8000694:	d011      	beq.n	80006ba <Trim+0x4a>
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	683a      	ldr	r2, [r7, #0]
 800069a:	4413      	add	r3, r2
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	2b09      	cmp	r3, #9
 80006a0:	d00b      	beq.n	80006ba <Trim+0x4a>
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	683a      	ldr	r2, [r7, #0]
 80006a6:	4413      	add	r3, r2
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b0d      	cmp	r3, #13
 80006ac:	d005      	beq.n	80006ba <Trim+0x4a>
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	683a      	ldr	r2, [r7, #0]
 80006b2:	4413      	add	r3, r2
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b0a      	cmp	r3, #10
 80006b8:	d103      	bne.n	80006c2 <Trim+0x52>
		{
			h++;
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	3301      	adds	r3, #1
 80006be:	60fb      	str	r3, [r7, #12]
		if(*(s+t) == ' ' || *(s+h) == '\t' || *(s+h) == '\r'|| *(s+h) == '\n')
 80006c0:	e7e3      	b.n	800068a <Trim+0x1a>
			break;
		}
	}
	while(1)
	{
		if(*(s+t) == ' ' || *(s+t) == '\t' || *(s+t) == '\r'|| *(s+t) == '\n')
 80006c2:	68bb      	ldr	r3, [r7, #8]
 80006c4:	683a      	ldr	r2, [r7, #0]
 80006c6:	4413      	add	r3, r2
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b20      	cmp	r3, #32
 80006cc:	d011      	beq.n	80006f2 <Trim+0x82>
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	683a      	ldr	r2, [r7, #0]
 80006d2:	4413      	add	r3, r2
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b09      	cmp	r3, #9
 80006d8:	d00b      	beq.n	80006f2 <Trim+0x82>
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	683a      	ldr	r2, [r7, #0]
 80006de:	4413      	add	r3, r2
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	2b0d      	cmp	r3, #13
 80006e4:	d005      	beq.n	80006f2 <Trim+0x82>
 80006e6:	68bb      	ldr	r3, [r7, #8]
 80006e8:	683a      	ldr	r2, [r7, #0]
 80006ea:	4413      	add	r3, r2
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b0a      	cmp	r3, #10
 80006f0:	d103      	bne.n	80006fa <Trim+0x8a>
		{
			t--;
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	3b01      	subs	r3, #1
 80006f6:	60bb      	str	r3, [r7, #8]
		if(*(s+t) == ' ' || *(s+t) == '\t' || *(s+t) == '\r'|| *(s+t) == '\n')
 80006f8:	e7e3      	b.n	80006c2 <Trim+0x52>
		else
		{
			break;
		}
	}
	strncpy(dest,s+h,t-h+1);
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	683a      	ldr	r2, [r7, #0]
 80006fe:	18d1      	adds	r1, r2, r3
 8000700:	68ba      	ldr	r2, [r7, #8]
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	1ad3      	subs	r3, r2, r3
 8000706:	3301      	adds	r3, #1
 8000708:	461a      	mov	r2, r3
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f003 fb3a 	bl	8003d84 <strncpy>
}
 8000710:	bf00      	nop
 8000712:	3710      	adds	r7, #16
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <small2capital>:

void small2capital(char * str)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
	int t=0;
 8000720:	2300      	movs	r3, #0
 8000722:	60fb      	str	r3, [r7, #12]
	for (t=0; t <= strlen(str); t++)
 8000724:	2300      	movs	r3, #0
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	e018      	b.n	800075c <small2capital+0x44>
	{
		if (str[t] >= 'a' && str[t] <= 'z')
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	4413      	add	r3, r2
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	2b60      	cmp	r3, #96	; 0x60
 8000734:	d90f      	bls.n	8000756 <small2capital+0x3e>
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	687a      	ldr	r2, [r7, #4]
 800073a:	4413      	add	r3, r2
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b7a      	cmp	r3, #122	; 0x7a
 8000740:	d809      	bhi.n	8000756 <small2capital+0x3e>
		{
			str[t] = str[t]-32;
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	687a      	ldr	r2, [r7, #4]
 8000746:	4413      	add	r3, r2
 8000748:	781a      	ldrb	r2, [r3, #0]
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	6879      	ldr	r1, [r7, #4]
 800074e:	440b      	add	r3, r1
 8000750:	3a20      	subs	r2, #32
 8000752:	b2d2      	uxtb	r2, r2
 8000754:	701a      	strb	r2, [r3, #0]
	for (t=0; t <= strlen(str); t++)
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	3301      	adds	r3, #1
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	6878      	ldr	r0, [r7, #4]
 800075e:	f7ff fd3f 	bl	80001e0 <strlen>
 8000762:	4602      	mov	r2, r0
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	429a      	cmp	r2, r3
 8000768:	d2df      	bcs.n	800072a <small2capital+0x12>
		}
	}
	str[++t] = '\0';
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	3301      	adds	r3, #1
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	4413      	add	r3, r2
 8000776:	2200      	movs	r2, #0
 8000778:	701a      	strb	r2, [r3, #0]
}
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
	...

08000784 <CheckCMD>:
	}
	str[++t] = '\0';
}

void CheckCMD(char *bb)//str :"LED     1" ==> str = "LED 1"
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b09c      	sub	sp, #112	; 0x70
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
	char str [100];
	Trim(str,bb);
 800078c:	f107 030c 	add.w	r3, r7, #12
 8000790:	6879      	ldr	r1, [r7, #4]
 8000792:	4618      	mov	r0, r3
 8000794:	f7ff ff6c 	bl	8000670 <Trim>
	small2capital(str);
 8000798:	f107 030c 	add.w	r3, r7, #12
 800079c:	4618      	mov	r0, r3
 800079e:	f7ff ffbb 	bl	8000718 <small2capital>
	if(strncmp(str, "LED", 3) == 0)
 80007a2:	f107 030c 	add.w	r3, r7, #12
 80007a6:	2203      	movs	r2, #3
 80007a8:	490d      	ldr	r1, [pc, #52]	; (80007e0 <CheckCMD+0x5c>)
 80007aa:	4618      	mov	r0, r3
 80007ac:	f003 fad8 	bl	8003d60 <strncmp>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d110      	bne.n	80007d8 <CheckCMD+0x54>
	{
		if (str[4] == '1')
 80007b6:	7c3b      	ldrb	r3, [r7, #16]
 80007b8:	2b31      	cmp	r3, #49	; 0x31
 80007ba:	d105      	bne.n	80007c8 <CheckCMD+0x44>
		{
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 80007bc:	2201      	movs	r2, #1
 80007be:	2120      	movs	r1, #32
 80007c0:	4808      	ldr	r0, [pc, #32]	; (80007e4 <CheckCMD+0x60>)
 80007c2:	f001 fafd 	bl	8001dc0 <HAL_GPIO_WritePin>
		{
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
		}

	}
}
 80007c6:	e007      	b.n	80007d8 <CheckCMD+0x54>
		else if (str[4] == '0')
 80007c8:	7c3b      	ldrb	r3, [r7, #16]
 80007ca:	2b30      	cmp	r3, #48	; 0x30
 80007cc:	d104      	bne.n	80007d8 <CheckCMD+0x54>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2120      	movs	r1, #32
 80007d2:	4804      	ldr	r0, [pc, #16]	; (80007e4 <CheckCMD+0x60>)
 80007d4:	f001 faf4 	bl	8001dc0 <HAL_GPIO_WritePin>
}
 80007d8:	bf00      	nop
 80007da:	3770      	adds	r7, #112	; 0x70
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	08004c3c 	.word	0x08004c3c
 80007e4:	40020000 	.word	0x40020000

080007e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ec:	f000 fc4c 	bl	8001088 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007f0:	f000 f820 	bl	8000834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f4:	f000 f912 	bl	8000a1c <MX_GPIO_Init>
  MX_DMA_Init();
 80007f8:	f000 f8da 	bl	80009b0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80007fc:	f000 f8ae 	bl	800095c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000800:	f000 f882 	bl	8000908 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart("Bluetooth ");
 8000804:	4806      	ldr	r0, [pc, #24]	; (8000820 <main+0x38>)
 8000806:	f000 f9d7 	bl	8000bb8 <ProgramStart>
  HAL_UART_Receive_IT(&huart1, &dum1, 1);
 800080a:	2201      	movs	r2, #1
 800080c:	4905      	ldr	r1, [pc, #20]	; (8000824 <main+0x3c>)
 800080e:	4806      	ldr	r0, [pc, #24]	; (8000828 <main+0x40>)
 8000810:	f002 f8fa 	bl	8002a08 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &dum2, 1);
 8000814:	2201      	movs	r2, #1
 8000816:	4905      	ldr	r1, [pc, #20]	; (800082c <main+0x44>)
 8000818:	4805      	ldr	r0, [pc, #20]	; (8000830 <main+0x48>)
 800081a:	f002 f8f5 	bl	8002a08 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //char dd[];
  while (1)
 800081e:	e7fe      	b.n	800081e <main+0x36>
 8000820:	08004c40 	.word	0x08004c40
 8000824:	2000029c 	.word	0x2000029c
 8000828:	20000084 	.word	0x20000084
 800082c:	2000029d 	.word	0x2000029d
 8000830:	200000cc 	.word	0x200000cc

08000834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b094      	sub	sp, #80	; 0x50
 8000838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083a:	f107 0320 	add.w	r3, r7, #32
 800083e:	2230      	movs	r2, #48	; 0x30
 8000840:	2100      	movs	r1, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f003 fa84 	bl	8003d50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000848:	f107 030c 	add.w	r3, r7, #12
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
 8000856:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	4b28      	ldr	r3, [pc, #160]	; (8000900 <SystemClock_Config+0xcc>)
 800085e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000860:	4a27      	ldr	r2, [pc, #156]	; (8000900 <SystemClock_Config+0xcc>)
 8000862:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000866:	6413      	str	r3, [r2, #64]	; 0x40
 8000868:	4b25      	ldr	r3, [pc, #148]	; (8000900 <SystemClock_Config+0xcc>)
 800086a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000874:	2300      	movs	r3, #0
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	4b22      	ldr	r3, [pc, #136]	; (8000904 <SystemClock_Config+0xd0>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a21      	ldr	r2, [pc, #132]	; (8000904 <SystemClock_Config+0xd0>)
 800087e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000882:	6013      	str	r3, [r2, #0]
 8000884:	4b1f      	ldr	r3, [pc, #124]	; (8000904 <SystemClock_Config+0xd0>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000890:	2302      	movs	r3, #2
 8000892:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000894:	2301      	movs	r3, #1
 8000896:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000898:	2310      	movs	r3, #16
 800089a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089c:	2302      	movs	r3, #2
 800089e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008a0:	2300      	movs	r3, #0
 80008a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80008a4:	2310      	movs	r3, #16
 80008a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008a8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80008ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80008ae:	2304      	movs	r3, #4
 80008b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008b2:	2304      	movs	r3, #4
 80008b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b6:	f107 0320 	add.w	r3, r7, #32
 80008ba:	4618      	mov	r0, r3
 80008bc:	f001 fa9a 	bl	8001df4 <HAL_RCC_OscConfig>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <SystemClock_Config+0x96>
  {
    Error_Handler();
 80008c6:	f000 f917 	bl	8000af8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ca:	230f      	movs	r3, #15
 80008cc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ce:	2302      	movs	r3, #2
 80008d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d2:	2300      	movs	r3, #0
 80008d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008dc:	2300      	movs	r3, #0
 80008de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	2102      	movs	r1, #2
 80008e6:	4618      	mov	r0, r3
 80008e8:	f001 fcfc 	bl	80022e4 <HAL_RCC_ClockConfig>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008f2:	f000 f901 	bl	8000af8 <Error_Handler>
  }
}
 80008f6:	bf00      	nop
 80008f8:	3750      	adds	r7, #80	; 0x50
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40023800 	.word	0x40023800
 8000904:	40007000 	.word	0x40007000

08000908 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800090c:	4b11      	ldr	r3, [pc, #68]	; (8000954 <MX_USART1_UART_Init+0x4c>)
 800090e:	4a12      	ldr	r2, [pc, #72]	; (8000958 <MX_USART1_UART_Init+0x50>)
 8000910:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000912:	4b10      	ldr	r3, [pc, #64]	; (8000954 <MX_USART1_UART_Init+0x4c>)
 8000914:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000918:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800091a:	4b0e      	ldr	r3, [pc, #56]	; (8000954 <MX_USART1_UART_Init+0x4c>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000920:	4b0c      	ldr	r3, [pc, #48]	; (8000954 <MX_USART1_UART_Init+0x4c>)
 8000922:	2200      	movs	r2, #0
 8000924:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000926:	4b0b      	ldr	r3, [pc, #44]	; (8000954 <MX_USART1_UART_Init+0x4c>)
 8000928:	2200      	movs	r2, #0
 800092a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800092c:	4b09      	ldr	r3, [pc, #36]	; (8000954 <MX_USART1_UART_Init+0x4c>)
 800092e:	220c      	movs	r2, #12
 8000930:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000932:	4b08      	ldr	r3, [pc, #32]	; (8000954 <MX_USART1_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000938:	4b06      	ldr	r3, [pc, #24]	; (8000954 <MX_USART1_UART_Init+0x4c>)
 800093a:	2200      	movs	r2, #0
 800093c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800093e:	4805      	ldr	r0, [pc, #20]	; (8000954 <MX_USART1_UART_Init+0x4c>)
 8000940:	f001 fef0 	bl	8002724 <HAL_UART_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800094a:	f000 f8d5 	bl	8000af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	20000084 	.word	0x20000084
 8000958:	40011000 	.word	0x40011000

0800095c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000960:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000962:	4a12      	ldr	r2, [pc, #72]	; (80009ac <MX_USART2_UART_Init+0x50>)
 8000964:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000966:	4b10      	ldr	r3, [pc, #64]	; (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000968:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800096c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800096e:	4b0e      	ldr	r3, [pc, #56]	; (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000974:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000976:	2200      	movs	r2, #0
 8000978:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800097a:	4b0b      	ldr	r3, [pc, #44]	; (80009a8 <MX_USART2_UART_Init+0x4c>)
 800097c:	2200      	movs	r2, #0
 800097e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000980:	4b09      	ldr	r3, [pc, #36]	; (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000982:	220c      	movs	r2, #12
 8000984:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000986:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000988:	2200      	movs	r2, #0
 800098a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800098c:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <MX_USART2_UART_Init+0x4c>)
 800098e:	2200      	movs	r2, #0
 8000990:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000992:	4805      	ldr	r0, [pc, #20]	; (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000994:	f001 fec6 	bl	8002724 <HAL_UART_Init>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800099e:	f000 f8ab 	bl	8000af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	200000cc 	.word	0x200000cc
 80009ac:	40004400 	.word	0x40004400

080009b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b17      	ldr	r3, [pc, #92]	; (8000a18 <MX_DMA_Init+0x68>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	4a16      	ldr	r2, [pc, #88]	; (8000a18 <MX_DMA_Init+0x68>)
 80009c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009c4:	6313      	str	r3, [r2, #48]	; 0x30
 80009c6:	4b14      	ldr	r3, [pc, #80]	; (8000a18 <MX_DMA_Init+0x68>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	603b      	str	r3, [r7, #0]
 80009d6:	4b10      	ldr	r3, [pc, #64]	; (8000a18 <MX_DMA_Init+0x68>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	4a0f      	ldr	r2, [pc, #60]	; (8000a18 <MX_DMA_Init+0x68>)
 80009dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009e0:	6313      	str	r3, [r2, #48]	; 0x30
 80009e2:	4b0d      	ldr	r3, [pc, #52]	; (8000a18 <MX_DMA_Init+0x68>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2100      	movs	r1, #0
 80009f2:	2011      	movs	r0, #17
 80009f4:	f000 fc95 	bl	8001322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80009f8:	2011      	movs	r0, #17
 80009fa:	f000 fcae 	bl	800135a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	203a      	movs	r0, #58	; 0x3a
 8000a04:	f000 fc8d 	bl	8001322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000a08:	203a      	movs	r0, #58	; 0x3a
 8000a0a:	f000 fca6 	bl	800135a <HAL_NVIC_EnableIRQ>

}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800

08000a1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	; 0x28
 8000a20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a22:	f107 0314 	add.w	r3, r7, #20
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	60da      	str	r2, [r3, #12]
 8000a30:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	4b2d      	ldr	r3, [pc, #180]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	4a2c      	ldr	r2, [pc, #176]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	6313      	str	r3, [r2, #48]	; 0x30
 8000a42:	4b2a      	ldr	r3, [pc, #168]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	f003 0304 	and.w	r3, r3, #4
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	4b26      	ldr	r3, [pc, #152]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	4a25      	ldr	r2, [pc, #148]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5e:	4b23      	ldr	r3, [pc, #140]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	4b1f      	ldr	r3, [pc, #124]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	4a1e      	ldr	r2, [pc, #120]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6313      	str	r3, [r2, #48]	; 0x30
 8000a7a:	4b1c      	ldr	r3, [pc, #112]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]
 8000a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	4b18      	ldr	r3, [pc, #96]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	4a17      	ldr	r2, [pc, #92]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	6313      	str	r3, [r2, #48]	; 0x30
 8000a96:	4b15      	ldr	r3, [pc, #84]	; (8000aec <MX_GPIO_Init+0xd0>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2120      	movs	r1, #32
 8000aa6:	4812      	ldr	r0, [pc, #72]	; (8000af0 <MX_GPIO_Init+0xd4>)
 8000aa8:	f001 f98a 	bl	8001dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ab2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000ab6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	480c      	ldr	r0, [pc, #48]	; (8000af4 <MX_GPIO_Init+0xd8>)
 8000ac4:	f000 ffe0 	bl	8001a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ac8:	2320      	movs	r3, #32
 8000aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000acc:	2301      	movs	r3, #1
 8000ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	4619      	mov	r1, r3
 8000ade:	4804      	ldr	r0, [pc, #16]	; (8000af0 <MX_GPIO_Init+0xd4>)
 8000ae0:	f000 ffd2 	bl	8001a88 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ae4:	bf00      	nop
 8000ae6:	3728      	adds	r7, #40	; 0x28
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40020000 	.word	0x40020000
 8000af4:	40020800 	.word	0x40020800

08000af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000afc:	b672      	cpsid	i
}
 8000afe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b00:	e7fe      	b.n	8000b00 <Error_Handler+0x8>
	...

08000b04 <__io_getchar>:


extern UART_HandleTypeDef huart2;

int __io_getchar(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
	int ch;
	while(HAL_UART_Receive(&huart2, &ch, 1, 10) != HAL_OK)
 8000b0a:	bf00      	nop
 8000b0c:	1d39      	adds	r1, r7, #4
 8000b0e:	230a      	movs	r3, #10
 8000b10:	2201      	movs	r2, #1
 8000b12:	4806      	ldr	r0, [pc, #24]	; (8000b2c <__io_getchar+0x28>)
 8000b14:	f001 fee1 	bl	80028da <HAL_UART_Receive>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <__io_getchar+0x1e>
	{
		return ch;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	e7ff      	b.n	8000b22 <__io_getchar+0x1e>
	}
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	200000cc 	.word	0x200000cc

08000b30 <__io_putchar>:

int __io_putchar(int ch)
	{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
		HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8000b38:	1d39      	adds	r1, r7, #4
 8000b3a:	230a      	movs	r3, #10
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	4804      	ldr	r0, [pc, #16]	; (8000b50 <__io_putchar+0x20>)
 8000b40:	f001 fe40 	bl	80027c4 <HAL_UART_Transmit>
		return ch;
 8000b44:	687b      	ldr	r3, [r7, #4]
	}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	200000cc 	.word	0x200000cc

08000b54 <Standby>:

void Standby()
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
	while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin));
 8000b58:	bf00      	nop
 8000b5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b5e:	4804      	ldr	r0, [pc, #16]	; (8000b70 <Standby+0x1c>)
 8000b60:	f001 f916 	bl	8001d90 <HAL_GPIO_ReadPin>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d1f7      	bne.n	8000b5a <Standby+0x6>
}
 8000b6a:	bf00      	nop
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40020800 	.word	0x40020800

08000b74 <cls>:
void cls()
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
	printf("\033[2j");
 8000b78:	4802      	ldr	r0, [pc, #8]	; (8000b84 <cls+0x10>)
 8000b7a:	f002 ff83 	bl	8003a84 <iprintf>

}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	08004c4c 	.word	0x08004c4c

08000b88 <Cursor>:
void Cursor(int x, int y)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b088      	sub	sp, #32
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	6039      	str	r1, [r7, #0]
	char buf [20];
	sprintf(buf,"\033[%d;%dH",y,x);
 8000b92:	f107 000c 	add.w	r0, r7, #12
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	683a      	ldr	r2, [r7, #0]
 8000b9a:	4906      	ldr	r1, [pc, #24]	; (8000bb4 <Cursor+0x2c>)
 8000b9c:	f002 ffe0 	bl	8003b60 <siprintf>
	puts(buf);
 8000ba0:	f107 030c 	add.w	r3, r7, #12
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f002 ffd3 	bl	8003b50 <puts>
}
 8000baa:	bf00      	nop
 8000bac:	3720      	adds	r7, #32
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	08004c54 	.word	0x08004c54

08000bb8 <ProgramStart>:
void ProgramStart (char * str)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	cls();
 8000bc0:	f7ff ffd8 	bl	8000b74 <cls>
	Cursor(0,0);
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	f7ff ffde 	bl	8000b88 <Cursor>
	printf("Program Start - %s\r\n",str);
 8000bcc:	6879      	ldr	r1, [r7, #4]
 8000bce:	4806      	ldr	r0, [pc, #24]	; (8000be8 <ProgramStart+0x30>)
 8000bd0:	f002 ff58 	bl	8003a84 <iprintf>
	printf("Press Blue-button(b1)to start\r\n");
 8000bd4:	4805      	ldr	r0, [pc, #20]	; (8000bec <ProgramStart+0x34>)
 8000bd6:	f002 ffbb 	bl	8003b50 <puts>
	Standby();
 8000bda:	f7ff ffbb 	bl	8000b54 <Standby>
}
 8000bde:	bf00      	nop
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	08004c60 	.word	0x08004c60
 8000bec:	08004c78 	.word	0x08004c78

08000bf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	607b      	str	r3, [r7, #4]
 8000bfa:	4b10      	ldr	r3, [pc, #64]	; (8000c3c <HAL_MspInit+0x4c>)
 8000bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bfe:	4a0f      	ldr	r2, [pc, #60]	; (8000c3c <HAL_MspInit+0x4c>)
 8000c00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c04:	6453      	str	r3, [r2, #68]	; 0x44
 8000c06:	4b0d      	ldr	r3, [pc, #52]	; (8000c3c <HAL_MspInit+0x4c>)
 8000c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c0e:	607b      	str	r3, [r7, #4]
 8000c10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	603b      	str	r3, [r7, #0]
 8000c16:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <HAL_MspInit+0x4c>)
 8000c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1a:	4a08      	ldr	r2, [pc, #32]	; (8000c3c <HAL_MspInit+0x4c>)
 8000c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c20:	6413      	str	r3, [r2, #64]	; 0x40
 8000c22:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <HAL_MspInit+0x4c>)
 8000c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c2a:	603b      	str	r3, [r7, #0]
 8000c2c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c2e:	2007      	movs	r0, #7
 8000c30:	f000 fb6c 	bl	800130c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c34:	bf00      	nop
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	40023800 	.word	0x40023800

08000c40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08c      	sub	sp, #48	; 0x30
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 031c 	add.w	r3, r7, #28
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a69      	ldr	r2, [pc, #420]	; (8000e04 <HAL_UART_MspInit+0x1c4>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d164      	bne.n	8000d2c <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	61bb      	str	r3, [r7, #24]
 8000c66:	4b68      	ldr	r3, [pc, #416]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c6a:	4a67      	ldr	r2, [pc, #412]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000c6c:	f043 0310 	orr.w	r3, r3, #16
 8000c70:	6453      	str	r3, [r2, #68]	; 0x44
 8000c72:	4b65      	ldr	r3, [pc, #404]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c76:	f003 0310 	and.w	r3, r3, #16
 8000c7a:	61bb      	str	r3, [r7, #24]
 8000c7c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
 8000c82:	4b61      	ldr	r3, [pc, #388]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	4a60      	ldr	r2, [pc, #384]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8e:	4b5e      	ldr	r3, [pc, #376]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	617b      	str	r3, [r7, #20]
 8000c98:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c9a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca8:	2303      	movs	r3, #3
 8000caa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cac:	2307      	movs	r3, #7
 8000cae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb0:	f107 031c 	add.w	r3, r7, #28
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4855      	ldr	r0, [pc, #340]	; (8000e0c <HAL_UART_MspInit+0x1cc>)
 8000cb8:	f000 fee6 	bl	8001a88 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8000cbc:	4b54      	ldr	r3, [pc, #336]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000cbe:	4a55      	ldr	r2, [pc, #340]	; (8000e14 <HAL_UART_MspInit+0x1d4>)
 8000cc0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8000cc2:	4b53      	ldr	r3, [pc, #332]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000cc4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cc8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cca:	4b51      	ldr	r3, [pc, #324]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cd0:	4b4f      	ldr	r3, [pc, #316]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000cd6:	4b4e      	ldr	r3, [pc, #312]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000cd8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cdc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cde:	4b4c      	ldr	r3, [pc, #304]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ce4:	4b4a      	ldr	r3, [pc, #296]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000cea:	4b49      	ldr	r3, [pc, #292]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000cec:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cf0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000cf2:	4b47      	ldr	r3, [pc, #284]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cf8:	4b45      	ldr	r3, [pc, #276]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000cfe:	4844      	ldr	r0, [pc, #272]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000d00:	f000 fb46 	bl	8001390 <HAL_DMA_Init>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8000d0a:	f7ff fef5 	bl	8000af8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4a3f      	ldr	r2, [pc, #252]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000d12:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d14:	4a3e      	ldr	r2, [pc, #248]	; (8000e10 <HAL_UART_MspInit+0x1d0>)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	2025      	movs	r0, #37	; 0x25
 8000d20:	f000 faff 	bl	8001322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d24:	2025      	movs	r0, #37	; 0x25
 8000d26:	f000 fb18 	bl	800135a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d2a:	e067      	b.n	8000dfc <HAL_UART_MspInit+0x1bc>
  else if(huart->Instance==USART2)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a39      	ldr	r2, [pc, #228]	; (8000e18 <HAL_UART_MspInit+0x1d8>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d162      	bne.n	8000dfc <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d36:	2300      	movs	r3, #0
 8000d38:	613b      	str	r3, [r7, #16]
 8000d3a:	4b33      	ldr	r3, [pc, #204]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d3e:	4a32      	ldr	r2, [pc, #200]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d44:	6413      	str	r3, [r2, #64]	; 0x40
 8000d46:	4b30      	ldr	r3, [pc, #192]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d4e:	613b      	str	r3, [r7, #16]
 8000d50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	60fb      	str	r3, [r7, #12]
 8000d56:	4b2c      	ldr	r3, [pc, #176]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	4a2b      	ldr	r2, [pc, #172]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000d5c:	f043 0301 	orr.w	r3, r3, #1
 8000d60:	6313      	str	r3, [r2, #48]	; 0x30
 8000d62:	4b29      	ldr	r3, [pc, #164]	; (8000e08 <HAL_UART_MspInit+0x1c8>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d6e:	230c      	movs	r3, #12
 8000d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d72:	2302      	movs	r3, #2
 8000d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d76:	2300      	movs	r3, #0
 8000d78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d7e:	2307      	movs	r3, #7
 8000d80:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d82:	f107 031c 	add.w	r3, r7, #28
 8000d86:	4619      	mov	r1, r3
 8000d88:	4820      	ldr	r0, [pc, #128]	; (8000e0c <HAL_UART_MspInit+0x1cc>)
 8000d8a:	f000 fe7d 	bl	8001a88 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8000d8e:	4b23      	ldr	r3, [pc, #140]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000d90:	4a23      	ldr	r2, [pc, #140]	; (8000e20 <HAL_UART_MspInit+0x1e0>)
 8000d92:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8000d94:	4b21      	ldr	r3, [pc, #132]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000d96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d9a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d9c:	4b1f      	ldr	r3, [pc, #124]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000d9e:	2240      	movs	r2, #64	; 0x40
 8000da0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000da2:	4b1e      	ldr	r3, [pc, #120]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000da8:	4b1c      	ldr	r3, [pc, #112]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000daa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dae:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000db0:	4b1a      	ldr	r3, [pc, #104]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000db6:	4b19      	ldr	r3, [pc, #100]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8000dbc:	4b17      	ldr	r3, [pc, #92]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000dbe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000dc2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000dc4:	4b15      	ldr	r3, [pc, #84]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dca:	4b14      	ldr	r3, [pc, #80]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000dd0:	4812      	ldr	r0, [pc, #72]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000dd2:	f000 fadd 	bl	8001390 <HAL_DMA_Init>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8000ddc:	f7ff fe8c 	bl	8000af8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4a0e      	ldr	r2, [pc, #56]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000de4:	639a      	str	r2, [r3, #56]	; 0x38
 8000de6:	4a0d      	ldr	r2, [pc, #52]	; (8000e1c <HAL_UART_MspInit+0x1dc>)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000dec:	2200      	movs	r2, #0
 8000dee:	2100      	movs	r1, #0
 8000df0:	2026      	movs	r0, #38	; 0x26
 8000df2:	f000 fa96 	bl	8001322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000df6:	2026      	movs	r0, #38	; 0x26
 8000df8:	f000 faaf 	bl	800135a <HAL_NVIC_EnableIRQ>
}
 8000dfc:	bf00      	nop
 8000dfe:	3730      	adds	r7, #48	; 0x30
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40011000 	.word	0x40011000
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	40020000 	.word	0x40020000
 8000e10:	20000114 	.word	0x20000114
 8000e14:	40026440 	.word	0x40026440
 8000e18:	40004400 	.word	0x40004400
 8000e1c:	20000174 	.word	0x20000174
 8000e20:	400260a0 	.word	0x400260a0

08000e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e28:	e7fe      	b.n	8000e28 <NMI_Handler+0x4>

08000e2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e2e:	e7fe      	b.n	8000e2e <HardFault_Handler+0x4>

08000e30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e34:	e7fe      	b.n	8000e34 <MemManage_Handler+0x4>

08000e36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e36:	b480      	push	{r7}
 8000e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e3a:	e7fe      	b.n	8000e3a <BusFault_Handler+0x4>

08000e3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e40:	e7fe      	b.n	8000e40 <UsageFault_Handler+0x4>

08000e42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e42:	b480      	push	{r7}
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr

08000e5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e70:	f000 f95c 	bl	800112c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000e7c:	4802      	ldr	r0, [pc, #8]	; (8000e88 <DMA1_Stream6_IRQHandler+0x10>)
 8000e7e:	f000 fbc7 	bl	8001610 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000174 	.word	0x20000174

08000e8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e90:	4802      	ldr	r0, [pc, #8]	; (8000e9c <USART1_IRQHandler+0x10>)
 8000e92:	f001 fddf 	bl	8002a54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000084 	.word	0x20000084

08000ea0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ea4:	4802      	ldr	r0, [pc, #8]	; (8000eb0 <USART2_IRQHandler+0x10>)
 8000ea6:	f001 fdd5 	bl	8002a54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	200000cc 	.word	0x200000cc

08000eb4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000eb8:	4802      	ldr	r0, [pc, #8]	; (8000ec4 <DMA2_Stream2_IRQHandler+0x10>)
 8000eba:	f000 fba9 	bl	8001610 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000114 	.word	0x20000114

08000ec8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
 8000ed8:	e00a      	b.n	8000ef0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000eda:	f7ff fe13 	bl	8000b04 <__io_getchar>
 8000ede:	4601      	mov	r1, r0
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	1c5a      	adds	r2, r3, #1
 8000ee4:	60ba      	str	r2, [r7, #8]
 8000ee6:	b2ca      	uxtb	r2, r1
 8000ee8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	3301      	adds	r3, #1
 8000eee:	617b      	str	r3, [r7, #20]
 8000ef0:	697a      	ldr	r2, [r7, #20]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	dbf0      	blt.n	8000eda <_read+0x12>
  }

  return len;
 8000ef8:	687b      	ldr	r3, [r7, #4]
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3718      	adds	r7, #24
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b086      	sub	sp, #24
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	60f8      	str	r0, [r7, #12]
 8000f0a:	60b9      	str	r1, [r7, #8]
 8000f0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0e:	2300      	movs	r3, #0
 8000f10:	617b      	str	r3, [r7, #20]
 8000f12:	e009      	b.n	8000f28 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	1c5a      	adds	r2, r3, #1
 8000f18:	60ba      	str	r2, [r7, #8]
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff fe07 	bl	8000b30 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	3301      	adds	r3, #1
 8000f26:	617b      	str	r3, [r7, #20]
 8000f28:	697a      	ldr	r2, [r7, #20]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	dbf1      	blt.n	8000f14 <_write+0x12>
  }
  return len;
 8000f30:	687b      	ldr	r3, [r7, #4]
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3718      	adds	r7, #24
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <_close>:

int _close(int file)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	b083      	sub	sp, #12
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr

08000f52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f52:	b480      	push	{r7}
 8000f54:	b083      	sub	sp, #12
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
 8000f5a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f62:	605a      	str	r2, [r3, #4]
  return 0;
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <_isatty>:

int _isatty(int file)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f7a:	2301      	movs	r3, #1
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f94:	2300      	movs	r3, #0
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3714      	adds	r7, #20
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
	...

08000fa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fac:	4a14      	ldr	r2, [pc, #80]	; (8001000 <_sbrk+0x5c>)
 8000fae:	4b15      	ldr	r3, [pc, #84]	; (8001004 <_sbrk+0x60>)
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fb8:	4b13      	ldr	r3, [pc, #76]	; (8001008 <_sbrk+0x64>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d102      	bne.n	8000fc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	; (8001008 <_sbrk+0x64>)
 8000fc2:	4a12      	ldr	r2, [pc, #72]	; (800100c <_sbrk+0x68>)
 8000fc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fc6:	4b10      	ldr	r3, [pc, #64]	; (8001008 <_sbrk+0x64>)
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4413      	add	r3, r2
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d207      	bcs.n	8000fe4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd4:	f002 ff30 	bl	8003e38 <__errno>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	220c      	movs	r2, #12
 8000fdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe2:	e009      	b.n	8000ff8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe4:	4b08      	ldr	r3, [pc, #32]	; (8001008 <_sbrk+0x64>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fea:	4b07      	ldr	r3, [pc, #28]	; (8001008 <_sbrk+0x64>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	4a05      	ldr	r2, [pc, #20]	; (8001008 <_sbrk+0x64>)
 8000ff4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20020000 	.word	0x20020000
 8001004:	00000400 	.word	0x00000400
 8001008:	200002a8 	.word	0x200002a8
 800100c:	20000400 	.word	0x20000400

08001010 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001014:	4b06      	ldr	r3, [pc, #24]	; (8001030 <SystemInit+0x20>)
 8001016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800101a:	4a05      	ldr	r2, [pc, #20]	; (8001030 <SystemInit+0x20>)
 800101c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001020:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001034:	f8df d034 	ldr.w	sp, [pc, #52]	; 800106c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001038:	f7ff ffea 	bl	8001010 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800103c:	480c      	ldr	r0, [pc, #48]	; (8001070 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800103e:	490d      	ldr	r1, [pc, #52]	; (8001074 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001040:	4a0d      	ldr	r2, [pc, #52]	; (8001078 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001042:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001044:	e002      	b.n	800104c <LoopCopyDataInit>

08001046 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001046:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001048:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800104a:	3304      	adds	r3, #4

0800104c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800104c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001050:	d3f9      	bcc.n	8001046 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001052:	4a0a      	ldr	r2, [pc, #40]	; (800107c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001054:	4c0a      	ldr	r4, [pc, #40]	; (8001080 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001056:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001058:	e001      	b.n	800105e <LoopFillZerobss>

0800105a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800105a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800105c:	3204      	adds	r2, #4

0800105e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001060:	d3fb      	bcc.n	800105a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001062:	f002 feef 	bl	8003e44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001066:	f7ff fbbf 	bl	80007e8 <main>
  bx  lr    
 800106a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800106c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001074:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001078:	08004cfc 	.word	0x08004cfc
  ldr r2, =_sbss
 800107c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001080:	200003fc 	.word	0x200003fc

08001084 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001084:	e7fe      	b.n	8001084 <ADC_IRQHandler>
	...

08001088 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800108c:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <HAL_Init+0x40>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a0d      	ldr	r2, [pc, #52]	; (80010c8 <HAL_Init+0x40>)
 8001092:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001096:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001098:	4b0b      	ldr	r3, [pc, #44]	; (80010c8 <HAL_Init+0x40>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a0a      	ldr	r2, [pc, #40]	; (80010c8 <HAL_Init+0x40>)
 800109e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a4:	4b08      	ldr	r3, [pc, #32]	; (80010c8 <HAL_Init+0x40>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <HAL_Init+0x40>)
 80010aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010b0:	2003      	movs	r0, #3
 80010b2:	f000 f92b 	bl	800130c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010b6:	2000      	movs	r0, #0
 80010b8:	f000 f808 	bl	80010cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010bc:	f7ff fd98 	bl	8000bf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40023c00 	.word	0x40023c00

080010cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d4:	4b12      	ldr	r3, [pc, #72]	; (8001120 <HAL_InitTick+0x54>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4b12      	ldr	r3, [pc, #72]	; (8001124 <HAL_InitTick+0x58>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	4619      	mov	r1, r3
 80010de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 f943 	bl	8001376 <HAL_SYSTICK_Config>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e00e      	b.n	8001118 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2b0f      	cmp	r3, #15
 80010fe:	d80a      	bhi.n	8001116 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001100:	2200      	movs	r2, #0
 8001102:	6879      	ldr	r1, [r7, #4]
 8001104:	f04f 30ff 	mov.w	r0, #4294967295
 8001108:	f000 f90b 	bl	8001322 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800110c:	4a06      	ldr	r2, [pc, #24]	; (8001128 <HAL_InitTick+0x5c>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001112:	2300      	movs	r3, #0
 8001114:	e000      	b.n	8001118 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
}
 8001118:	4618      	mov	r0, r3
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000000 	.word	0x20000000
 8001124:	20000008 	.word	0x20000008
 8001128:	20000004 	.word	0x20000004

0800112c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <HAL_IncTick+0x20>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	461a      	mov	r2, r3
 8001136:	4b06      	ldr	r3, [pc, #24]	; (8001150 <HAL_IncTick+0x24>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4413      	add	r3, r2
 800113c:	4a04      	ldr	r2, [pc, #16]	; (8001150 <HAL_IncTick+0x24>)
 800113e:	6013      	str	r3, [r2, #0]
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	20000008 	.word	0x20000008
 8001150:	200002ac 	.word	0x200002ac

08001154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return uwTick;
 8001158:	4b03      	ldr	r3, [pc, #12]	; (8001168 <HAL_GetTick+0x14>)
 800115a:	681b      	ldr	r3, [r3, #0]
}
 800115c:	4618      	mov	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	200002ac 	.word	0x200002ac

0800116c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800117c:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001188:	4013      	ands	r3, r2
 800118a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001194:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001198:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800119c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800119e:	4a04      	ldr	r2, [pc, #16]	; (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	60d3      	str	r3, [r2, #12]
}
 80011a4:	bf00      	nop
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b8:	4b04      	ldr	r3, [pc, #16]	; (80011cc <__NVIC_GetPriorityGrouping+0x18>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	0a1b      	lsrs	r3, r3, #8
 80011be:	f003 0307 	and.w	r3, r3, #7
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	db0b      	blt.n	80011fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	f003 021f 	and.w	r2, r3, #31
 80011e8:	4907      	ldr	r1, [pc, #28]	; (8001208 <__NVIC_EnableIRQ+0x38>)
 80011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ee:	095b      	lsrs	r3, r3, #5
 80011f0:	2001      	movs	r0, #1
 80011f2:	fa00 f202 	lsl.w	r2, r0, r2
 80011f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	e000e100 	.word	0xe000e100

0800120c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	6039      	str	r1, [r7, #0]
 8001216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121c:	2b00      	cmp	r3, #0
 800121e:	db0a      	blt.n	8001236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	b2da      	uxtb	r2, r3
 8001224:	490c      	ldr	r1, [pc, #48]	; (8001258 <__NVIC_SetPriority+0x4c>)
 8001226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122a:	0112      	lsls	r2, r2, #4
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	440b      	add	r3, r1
 8001230:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001234:	e00a      	b.n	800124c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	b2da      	uxtb	r2, r3
 800123a:	4908      	ldr	r1, [pc, #32]	; (800125c <__NVIC_SetPriority+0x50>)
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	3b04      	subs	r3, #4
 8001244:	0112      	lsls	r2, r2, #4
 8001246:	b2d2      	uxtb	r2, r2
 8001248:	440b      	add	r3, r1
 800124a:	761a      	strb	r2, [r3, #24]
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	e000e100 	.word	0xe000e100
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001260:	b480      	push	{r7}
 8001262:	b089      	sub	sp, #36	; 0x24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f003 0307 	and.w	r3, r3, #7
 8001272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	f1c3 0307 	rsb	r3, r3, #7
 800127a:	2b04      	cmp	r3, #4
 800127c:	bf28      	it	cs
 800127e:	2304      	movcs	r3, #4
 8001280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	3304      	adds	r3, #4
 8001286:	2b06      	cmp	r3, #6
 8001288:	d902      	bls.n	8001290 <NVIC_EncodePriority+0x30>
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3b03      	subs	r3, #3
 800128e:	e000      	b.n	8001292 <NVIC_EncodePriority+0x32>
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001294:	f04f 32ff 	mov.w	r2, #4294967295
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43da      	mvns	r2, r3
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	401a      	ands	r2, r3
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a8:	f04f 31ff 	mov.w	r1, #4294967295
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	fa01 f303 	lsl.w	r3, r1, r3
 80012b2:	43d9      	mvns	r1, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	4313      	orrs	r3, r2
         );
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3724      	adds	r7, #36	; 0x24
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012d8:	d301      	bcc.n	80012de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012da:	2301      	movs	r3, #1
 80012dc:	e00f      	b.n	80012fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012de:	4a0a      	ldr	r2, [pc, #40]	; (8001308 <SysTick_Config+0x40>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3b01      	subs	r3, #1
 80012e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012e6:	210f      	movs	r1, #15
 80012e8:	f04f 30ff 	mov.w	r0, #4294967295
 80012ec:	f7ff ff8e 	bl	800120c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012f0:	4b05      	ldr	r3, [pc, #20]	; (8001308 <SysTick_Config+0x40>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012f6:	4b04      	ldr	r3, [pc, #16]	; (8001308 <SysTick_Config+0x40>)
 80012f8:	2207      	movs	r2, #7
 80012fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	e000e010 	.word	0xe000e010

0800130c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ff29 	bl	800116c <__NVIC_SetPriorityGrouping>
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001322:	b580      	push	{r7, lr}
 8001324:	b086      	sub	sp, #24
 8001326:	af00      	add	r7, sp, #0
 8001328:	4603      	mov	r3, r0
 800132a:	60b9      	str	r1, [r7, #8]
 800132c:	607a      	str	r2, [r7, #4]
 800132e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001334:	f7ff ff3e 	bl	80011b4 <__NVIC_GetPriorityGrouping>
 8001338:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	68b9      	ldr	r1, [r7, #8]
 800133e:	6978      	ldr	r0, [r7, #20]
 8001340:	f7ff ff8e 	bl	8001260 <NVIC_EncodePriority>
 8001344:	4602      	mov	r2, r0
 8001346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134a:	4611      	mov	r1, r2
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ff5d 	bl	800120c <__NVIC_SetPriority>
}
 8001352:	bf00      	nop
 8001354:	3718      	adds	r7, #24
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	4603      	mov	r3, r0
 8001362:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ff31 	bl	80011d0 <__NVIC_EnableIRQ>
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff ffa2 	bl	80012c8 <SysTick_Config>
 8001384:	4603      	mov	r3, r0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001398:	2300      	movs	r3, #0
 800139a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800139c:	f7ff feda 	bl	8001154 <HAL_GetTick>
 80013a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d101      	bne.n	80013ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e099      	b.n	80014e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2202      	movs	r2, #2
 80013b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f022 0201 	bic.w	r2, r2, #1
 80013ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013cc:	e00f      	b.n	80013ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80013ce:	f7ff fec1 	bl	8001154 <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b05      	cmp	r3, #5
 80013da:	d908      	bls.n	80013ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2220      	movs	r2, #32
 80013e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2203      	movs	r2, #3
 80013e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e078      	b.n	80014e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0301 	and.w	r3, r3, #1
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d1e8      	bne.n	80013ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001404:	697a      	ldr	r2, [r7, #20]
 8001406:	4b38      	ldr	r3, [pc, #224]	; (80014e8 <HAL_DMA_Init+0x158>)
 8001408:	4013      	ands	r3, r2
 800140a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685a      	ldr	r2, [r3, #4]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800141a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	691b      	ldr	r3, [r3, #16]
 8001420:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001426:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001432:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6a1b      	ldr	r3, [r3, #32]
 8001438:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	4313      	orrs	r3, r2
 800143e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001444:	2b04      	cmp	r3, #4
 8001446:	d107      	bne.n	8001458 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001450:	4313      	orrs	r3, r2
 8001452:	697a      	ldr	r2, [r7, #20]
 8001454:	4313      	orrs	r3, r2
 8001456:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	697a      	ldr	r2, [r7, #20]
 800145e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	695b      	ldr	r3, [r3, #20]
 8001466:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	f023 0307 	bic.w	r3, r3, #7
 800146e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001474:	697a      	ldr	r2, [r7, #20]
 8001476:	4313      	orrs	r3, r2
 8001478:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147e:	2b04      	cmp	r3, #4
 8001480:	d117      	bne.n	80014b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001486:	697a      	ldr	r2, [r7, #20]
 8001488:	4313      	orrs	r3, r2
 800148a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00e      	beq.n	80014b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f000 fa7b 	bl	8001990 <DMA_CheckFifoParam>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d008      	beq.n	80014b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2240      	movs	r2, #64	; 0x40
 80014a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2201      	movs	r2, #1
 80014aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80014ae:	2301      	movs	r3, #1
 80014b0:	e016      	b.n	80014e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	697a      	ldr	r2, [r7, #20]
 80014b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f000 fa32 	bl	8001924 <DMA_CalcBaseAndBitshift>
 80014c0:	4603      	mov	r3, r0
 80014c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014c8:	223f      	movs	r2, #63	; 0x3f
 80014ca:	409a      	lsls	r2, r3
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2201      	movs	r2, #1
 80014da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80014de:	2300      	movs	r3, #0
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3718      	adds	r7, #24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	f010803f 	.word	0xf010803f

080014ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014f8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80014fa:	f7ff fe2b 	bl	8001154 <HAL_GetTick>
 80014fe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001506:	b2db      	uxtb	r3, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d008      	beq.n	800151e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2280      	movs	r2, #128	; 0x80
 8001510:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e052      	b.n	80015c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f022 0216 	bic.w	r2, r2, #22
 800152c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	695a      	ldr	r2, [r3, #20]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800153c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001542:	2b00      	cmp	r3, #0
 8001544:	d103      	bne.n	800154e <HAL_DMA_Abort+0x62>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800154a:	2b00      	cmp	r3, #0
 800154c:	d007      	beq.n	800155e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f022 0208 	bic.w	r2, r2, #8
 800155c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f022 0201 	bic.w	r2, r2, #1
 800156c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800156e:	e013      	b.n	8001598 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001570:	f7ff fdf0 	bl	8001154 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b05      	cmp	r3, #5
 800157c:	d90c      	bls.n	8001598 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2220      	movs	r2, #32
 8001582:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2203      	movs	r2, #3
 8001588:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001594:	2303      	movs	r3, #3
 8001596:	e015      	b.n	80015c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1e4      	bne.n	8001570 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015aa:	223f      	movs	r2, #63	; 0x3f
 80015ac:	409a      	lsls	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2201      	movs	r2, #1
 80015b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d004      	beq.n	80015ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2280      	movs	r2, #128	; 0x80
 80015e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e00c      	b.n	8001604 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2205      	movs	r2, #5
 80015ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f022 0201 	bic.w	r2, r2, #1
 8001600:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001618:	2300      	movs	r3, #0
 800161a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800161c:	4b8e      	ldr	r3, [pc, #568]	; (8001858 <HAL_DMA_IRQHandler+0x248>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a8e      	ldr	r2, [pc, #568]	; (800185c <HAL_DMA_IRQHandler+0x24c>)
 8001622:	fba2 2303 	umull	r2, r3, r2, r3
 8001626:	0a9b      	lsrs	r3, r3, #10
 8001628:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800162e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800163a:	2208      	movs	r2, #8
 800163c:	409a      	lsls	r2, r3
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	4013      	ands	r3, r2
 8001642:	2b00      	cmp	r3, #0
 8001644:	d01a      	beq.n	800167c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	2b00      	cmp	r3, #0
 8001652:	d013      	beq.n	800167c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f022 0204 	bic.w	r2, r2, #4
 8001662:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001668:	2208      	movs	r2, #8
 800166a:	409a      	lsls	r2, r3
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001674:	f043 0201 	orr.w	r2, r3, #1
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001680:	2201      	movs	r2, #1
 8001682:	409a      	lsls	r2, r3
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	4013      	ands	r3, r2
 8001688:	2b00      	cmp	r3, #0
 800168a:	d012      	beq.n	80016b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	695b      	ldr	r3, [r3, #20]
 8001692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001696:	2b00      	cmp	r3, #0
 8001698:	d00b      	beq.n	80016b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800169e:	2201      	movs	r2, #1
 80016a0:	409a      	lsls	r2, r3
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016aa:	f043 0202 	orr.w	r2, r3, #2
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016b6:	2204      	movs	r2, #4
 80016b8:	409a      	lsls	r2, r3
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	4013      	ands	r3, r2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d012      	beq.n	80016e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0302 	and.w	r3, r3, #2
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d00b      	beq.n	80016e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016d4:	2204      	movs	r2, #4
 80016d6:	409a      	lsls	r2, r3
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016e0:	f043 0204 	orr.w	r2, r3, #4
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016ec:	2210      	movs	r2, #16
 80016ee:	409a      	lsls	r2, r3
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4013      	ands	r3, r2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d043      	beq.n	8001780 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0308 	and.w	r3, r3, #8
 8001702:	2b00      	cmp	r3, #0
 8001704:	d03c      	beq.n	8001780 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800170a:	2210      	movs	r2, #16
 800170c:	409a      	lsls	r2, r3
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800171c:	2b00      	cmp	r3, #0
 800171e:	d018      	beq.n	8001752 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d108      	bne.n	8001740 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001732:	2b00      	cmp	r3, #0
 8001734:	d024      	beq.n	8001780 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	4798      	blx	r3
 800173e:	e01f      	b.n	8001780 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001744:	2b00      	cmp	r3, #0
 8001746:	d01b      	beq.n	8001780 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	4798      	blx	r3
 8001750:	e016      	b.n	8001780 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800175c:	2b00      	cmp	r3, #0
 800175e:	d107      	bne.n	8001770 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f022 0208 	bic.w	r2, r2, #8
 800176e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001774:	2b00      	cmp	r3, #0
 8001776:	d003      	beq.n	8001780 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001784:	2220      	movs	r2, #32
 8001786:	409a      	lsls	r2, r3
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	4013      	ands	r3, r2
 800178c:	2b00      	cmp	r3, #0
 800178e:	f000 808f 	beq.w	80018b0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0310 	and.w	r3, r3, #16
 800179c:	2b00      	cmp	r3, #0
 800179e:	f000 8087 	beq.w	80018b0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017a6:	2220      	movs	r2, #32
 80017a8:	409a      	lsls	r2, r3
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b05      	cmp	r3, #5
 80017b8:	d136      	bne.n	8001828 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 0216 	bic.w	r2, r2, #22
 80017c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	695a      	ldr	r2, [r3, #20]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80017d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d103      	bne.n	80017ea <HAL_DMA_IRQHandler+0x1da>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d007      	beq.n	80017fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f022 0208 	bic.w	r2, r2, #8
 80017f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017fe:	223f      	movs	r2, #63	; 0x3f
 8001800:	409a      	lsls	r2, r3
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2201      	movs	r2, #1
 800180a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2200      	movs	r2, #0
 8001812:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800181a:	2b00      	cmp	r3, #0
 800181c:	d07e      	beq.n	800191c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	4798      	blx	r3
        }
        return;
 8001826:	e079      	b.n	800191c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d01d      	beq.n	8001872 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10d      	bne.n	8001860 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001848:	2b00      	cmp	r3, #0
 800184a:	d031      	beq.n	80018b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	4798      	blx	r3
 8001854:	e02c      	b.n	80018b0 <HAL_DMA_IRQHandler+0x2a0>
 8001856:	bf00      	nop
 8001858:	20000000 	.word	0x20000000
 800185c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001864:	2b00      	cmp	r3, #0
 8001866:	d023      	beq.n	80018b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	4798      	blx	r3
 8001870:	e01e      	b.n	80018b0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10f      	bne.n	80018a0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f022 0210 	bic.w	r2, r2, #16
 800188e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2201      	movs	r2, #1
 8001894:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d003      	beq.n	80018b0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d032      	beq.n	800191e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018bc:	f003 0301 	and.w	r3, r3, #1
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d022      	beq.n	800190a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2205      	movs	r2, #5
 80018c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f022 0201 	bic.w	r2, r2, #1
 80018da:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	3301      	adds	r3, #1
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d307      	bcc.n	80018f8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1f2      	bne.n	80018dc <HAL_DMA_IRQHandler+0x2cc>
 80018f6:	e000      	b.n	80018fa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80018f8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2201      	movs	r2, #1
 80018fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190e:	2b00      	cmp	r3, #0
 8001910:	d005      	beq.n	800191e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	4798      	blx	r3
 800191a:	e000      	b.n	800191e <HAL_DMA_IRQHandler+0x30e>
        return;
 800191c:	bf00      	nop
    }
  }
}
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	b2db      	uxtb	r3, r3
 8001932:	3b10      	subs	r3, #16
 8001934:	4a14      	ldr	r2, [pc, #80]	; (8001988 <DMA_CalcBaseAndBitshift+0x64>)
 8001936:	fba2 2303 	umull	r2, r3, r2, r3
 800193a:	091b      	lsrs	r3, r3, #4
 800193c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800193e:	4a13      	ldr	r2, [pc, #76]	; (800198c <DMA_CalcBaseAndBitshift+0x68>)
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	4413      	add	r3, r2
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	461a      	mov	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2b03      	cmp	r3, #3
 8001950:	d909      	bls.n	8001966 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800195a:	f023 0303 	bic.w	r3, r3, #3
 800195e:	1d1a      	adds	r2, r3, #4
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	659a      	str	r2, [r3, #88]	; 0x58
 8001964:	e007      	b.n	8001976 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800196e:	f023 0303 	bic.w	r3, r3, #3
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800197a:	4618      	mov	r0, r3
 800197c:	3714      	adds	r7, #20
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	aaaaaaab 	.word	0xaaaaaaab
 800198c:	08004cb0 	.word	0x08004cb0

08001990 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001998:	2300      	movs	r3, #0
 800199a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	699b      	ldr	r3, [r3, #24]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d11f      	bne.n	80019ea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	2b03      	cmp	r3, #3
 80019ae:	d856      	bhi.n	8001a5e <DMA_CheckFifoParam+0xce>
 80019b0:	a201      	add	r2, pc, #4	; (adr r2, 80019b8 <DMA_CheckFifoParam+0x28>)
 80019b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b6:	bf00      	nop
 80019b8:	080019c9 	.word	0x080019c9
 80019bc:	080019db 	.word	0x080019db
 80019c0:	080019c9 	.word	0x080019c9
 80019c4:	08001a5f 	.word	0x08001a5f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d046      	beq.n	8001a62 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80019d8:	e043      	b.n	8001a62 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019de:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80019e2:	d140      	bne.n	8001a66 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80019e8:	e03d      	b.n	8001a66 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019f2:	d121      	bne.n	8001a38 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	2b03      	cmp	r3, #3
 80019f8:	d837      	bhi.n	8001a6a <DMA_CheckFifoParam+0xda>
 80019fa:	a201      	add	r2, pc, #4	; (adr r2, 8001a00 <DMA_CheckFifoParam+0x70>)
 80019fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a00:	08001a11 	.word	0x08001a11
 8001a04:	08001a17 	.word	0x08001a17
 8001a08:	08001a11 	.word	0x08001a11
 8001a0c:	08001a29 	.word	0x08001a29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	73fb      	strb	r3, [r7, #15]
      break;
 8001a14:	e030      	b.n	8001a78 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d025      	beq.n	8001a6e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a26:	e022      	b.n	8001a6e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a2c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001a30:	d11f      	bne.n	8001a72 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001a36:	e01c      	b.n	8001a72 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d903      	bls.n	8001a46 <DMA_CheckFifoParam+0xb6>
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	2b03      	cmp	r3, #3
 8001a42:	d003      	beq.n	8001a4c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001a44:	e018      	b.n	8001a78 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	73fb      	strb	r3, [r7, #15]
      break;
 8001a4a:	e015      	b.n	8001a78 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d00e      	beq.n	8001a76 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	73fb      	strb	r3, [r7, #15]
      break;
 8001a5c:	e00b      	b.n	8001a76 <DMA_CheckFifoParam+0xe6>
      break;
 8001a5e:	bf00      	nop
 8001a60:	e00a      	b.n	8001a78 <DMA_CheckFifoParam+0xe8>
      break;
 8001a62:	bf00      	nop
 8001a64:	e008      	b.n	8001a78 <DMA_CheckFifoParam+0xe8>
      break;
 8001a66:	bf00      	nop
 8001a68:	e006      	b.n	8001a78 <DMA_CheckFifoParam+0xe8>
      break;
 8001a6a:	bf00      	nop
 8001a6c:	e004      	b.n	8001a78 <DMA_CheckFifoParam+0xe8>
      break;
 8001a6e:	bf00      	nop
 8001a70:	e002      	b.n	8001a78 <DMA_CheckFifoParam+0xe8>
      break;   
 8001a72:	bf00      	nop
 8001a74:	e000      	b.n	8001a78 <DMA_CheckFifoParam+0xe8>
      break;
 8001a76:	bf00      	nop
    }
  } 
  
  return status; 
 8001a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop

08001a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b089      	sub	sp, #36	; 0x24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
 8001aa2:	e159      	b.n	8001d58 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	f040 8148 	bne.w	8001d52 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f003 0303 	and.w	r3, r3, #3
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d005      	beq.n	8001ada <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d130      	bne.n	8001b3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	2203      	movs	r2, #3
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	68da      	ldr	r2, [r3, #12]
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b10:	2201      	movs	r2, #1
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	091b      	lsrs	r3, r3, #4
 8001b26:	f003 0201 	and.w	r2, r3, #1
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	2b03      	cmp	r3, #3
 8001b46:	d017      	beq.n	8001b78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	2203      	movs	r2, #3
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 0303 	and.w	r3, r3, #3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d123      	bne.n	8001bcc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	08da      	lsrs	r2, r3, #3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	3208      	adds	r2, #8
 8001b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	f003 0307 	and.w	r3, r3, #7
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	220f      	movs	r2, #15
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	691a      	ldr	r2, [r3, #16]
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	08da      	lsrs	r2, r3, #3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3208      	adds	r2, #8
 8001bc6:	69b9      	ldr	r1, [r7, #24]
 8001bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 0203 	and.w	r2, r3, #3
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 80a2 	beq.w	8001d52 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	4b57      	ldr	r3, [pc, #348]	; (8001d70 <HAL_GPIO_Init+0x2e8>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	4a56      	ldr	r2, [pc, #344]	; (8001d70 <HAL_GPIO_Init+0x2e8>)
 8001c18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c1e:	4b54      	ldr	r3, [pc, #336]	; (8001d70 <HAL_GPIO_Init+0x2e8>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c2a:	4a52      	ldr	r2, [pc, #328]	; (8001d74 <HAL_GPIO_Init+0x2ec>)
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	089b      	lsrs	r3, r3, #2
 8001c30:	3302      	adds	r3, #2
 8001c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f003 0303 	and.w	r3, r3, #3
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	220f      	movs	r2, #15
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43db      	mvns	r3, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a49      	ldr	r2, [pc, #292]	; (8001d78 <HAL_GPIO_Init+0x2f0>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d019      	beq.n	8001c8a <HAL_GPIO_Init+0x202>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a48      	ldr	r2, [pc, #288]	; (8001d7c <HAL_GPIO_Init+0x2f4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d013      	beq.n	8001c86 <HAL_GPIO_Init+0x1fe>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a47      	ldr	r2, [pc, #284]	; (8001d80 <HAL_GPIO_Init+0x2f8>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d00d      	beq.n	8001c82 <HAL_GPIO_Init+0x1fa>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a46      	ldr	r2, [pc, #280]	; (8001d84 <HAL_GPIO_Init+0x2fc>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d007      	beq.n	8001c7e <HAL_GPIO_Init+0x1f6>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a45      	ldr	r2, [pc, #276]	; (8001d88 <HAL_GPIO_Init+0x300>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d101      	bne.n	8001c7a <HAL_GPIO_Init+0x1f2>
 8001c76:	2304      	movs	r3, #4
 8001c78:	e008      	b.n	8001c8c <HAL_GPIO_Init+0x204>
 8001c7a:	2307      	movs	r3, #7
 8001c7c:	e006      	b.n	8001c8c <HAL_GPIO_Init+0x204>
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e004      	b.n	8001c8c <HAL_GPIO_Init+0x204>
 8001c82:	2302      	movs	r3, #2
 8001c84:	e002      	b.n	8001c8c <HAL_GPIO_Init+0x204>
 8001c86:	2301      	movs	r3, #1
 8001c88:	e000      	b.n	8001c8c <HAL_GPIO_Init+0x204>
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	69fa      	ldr	r2, [r7, #28]
 8001c8e:	f002 0203 	and.w	r2, r2, #3
 8001c92:	0092      	lsls	r2, r2, #2
 8001c94:	4093      	lsls	r3, r2
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c9c:	4935      	ldr	r1, [pc, #212]	; (8001d74 <HAL_GPIO_Init+0x2ec>)
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	089b      	lsrs	r3, r3, #2
 8001ca2:	3302      	adds	r3, #2
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001caa:	4b38      	ldr	r3, [pc, #224]	; (8001d8c <HAL_GPIO_Init+0x304>)
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	43db      	mvns	r3, r3
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d003      	beq.n	8001cce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cce:	4a2f      	ldr	r2, [pc, #188]	; (8001d8c <HAL_GPIO_Init+0x304>)
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cd4:	4b2d      	ldr	r3, [pc, #180]	; (8001d8c <HAL_GPIO_Init+0x304>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d003      	beq.n	8001cf8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cf8:	4a24      	ldr	r2, [pc, #144]	; (8001d8c <HAL_GPIO_Init+0x304>)
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cfe:	4b23      	ldr	r3, [pc, #140]	; (8001d8c <HAL_GPIO_Init+0x304>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	43db      	mvns	r3, r3
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d22:	4a1a      	ldr	r2, [pc, #104]	; (8001d8c <HAL_GPIO_Init+0x304>)
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d28:	4b18      	ldr	r3, [pc, #96]	; (8001d8c <HAL_GPIO_Init+0x304>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	43db      	mvns	r3, r3
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	4013      	ands	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d003      	beq.n	8001d4c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d4c:	4a0f      	ldr	r2, [pc, #60]	; (8001d8c <HAL_GPIO_Init+0x304>)
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	3301      	adds	r3, #1
 8001d56:	61fb      	str	r3, [r7, #28]
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	2b0f      	cmp	r3, #15
 8001d5c:	f67f aea2 	bls.w	8001aa4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d60:	bf00      	nop
 8001d62:	bf00      	nop
 8001d64:	3724      	adds	r7, #36	; 0x24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40023800 	.word	0x40023800
 8001d74:	40013800 	.word	0x40013800
 8001d78:	40020000 	.word	0x40020000
 8001d7c:	40020400 	.word	0x40020400
 8001d80:	40020800 	.word	0x40020800
 8001d84:	40020c00 	.word	0x40020c00
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40013c00 	.word	0x40013c00

08001d90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	460b      	mov	r3, r1
 8001d9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	691a      	ldr	r2, [r3, #16]
 8001da0:	887b      	ldrh	r3, [r7, #2]
 8001da2:	4013      	ands	r3, r2
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d002      	beq.n	8001dae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001da8:	2301      	movs	r3, #1
 8001daa:	73fb      	strb	r3, [r7, #15]
 8001dac:	e001      	b.n	8001db2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dae:	2300      	movs	r3, #0
 8001db0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	460b      	mov	r3, r1
 8001dca:	807b      	strh	r3, [r7, #2]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dd0:	787b      	ldrb	r3, [r7, #1]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dd6:	887a      	ldrh	r2, [r7, #2]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ddc:	e003      	b.n	8001de6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001dde:	887b      	ldrh	r3, [r7, #2]
 8001de0:	041a      	lsls	r2, r3, #16
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	619a      	str	r2, [r3, #24]
}
 8001de6:	bf00      	nop
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e267      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d075      	beq.n	8001efe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e12:	4b88      	ldr	r3, [pc, #544]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	f003 030c 	and.w	r3, r3, #12
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	d00c      	beq.n	8001e38 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e1e:	4b85      	ldr	r3, [pc, #532]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e26:	2b08      	cmp	r3, #8
 8001e28:	d112      	bne.n	8001e50 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e2a:	4b82      	ldr	r3, [pc, #520]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e36:	d10b      	bne.n	8001e50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e38:	4b7e      	ldr	r3, [pc, #504]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d05b      	beq.n	8001efc <HAL_RCC_OscConfig+0x108>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d157      	bne.n	8001efc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e242      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e58:	d106      	bne.n	8001e68 <HAL_RCC_OscConfig+0x74>
 8001e5a:	4b76      	ldr	r3, [pc, #472]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a75      	ldr	r2, [pc, #468]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e64:	6013      	str	r3, [r2, #0]
 8001e66:	e01d      	b.n	8001ea4 <HAL_RCC_OscConfig+0xb0>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e70:	d10c      	bne.n	8001e8c <HAL_RCC_OscConfig+0x98>
 8001e72:	4b70      	ldr	r3, [pc, #448]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a6f      	ldr	r2, [pc, #444]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e7c:	6013      	str	r3, [r2, #0]
 8001e7e:	4b6d      	ldr	r3, [pc, #436]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a6c      	ldr	r2, [pc, #432]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e88:	6013      	str	r3, [r2, #0]
 8001e8a:	e00b      	b.n	8001ea4 <HAL_RCC_OscConfig+0xb0>
 8001e8c:	4b69      	ldr	r3, [pc, #420]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a68      	ldr	r2, [pc, #416]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e96:	6013      	str	r3, [r2, #0]
 8001e98:	4b66      	ldr	r3, [pc, #408]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a65      	ldr	r2, [pc, #404]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001e9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ea2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d013      	beq.n	8001ed4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eac:	f7ff f952 	bl	8001154 <HAL_GetTick>
 8001eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eb4:	f7ff f94e 	bl	8001154 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b64      	cmp	r3, #100	; 0x64
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e207      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ec6:	4b5b      	ldr	r3, [pc, #364]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d0f0      	beq.n	8001eb4 <HAL_RCC_OscConfig+0xc0>
 8001ed2:	e014      	b.n	8001efe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed4:	f7ff f93e 	bl	8001154 <HAL_GetTick>
 8001ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001edc:	f7ff f93a 	bl	8001154 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b64      	cmp	r3, #100	; 0x64
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e1f3      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eee:	4b51      	ldr	r3, [pc, #324]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f0      	bne.n	8001edc <HAL_RCC_OscConfig+0xe8>
 8001efa:	e000      	b.n	8001efe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001efc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d063      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f0a:	4b4a      	ldr	r3, [pc, #296]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f003 030c 	and.w	r3, r3, #12
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00b      	beq.n	8001f2e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f16:	4b47      	ldr	r3, [pc, #284]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f1e:	2b08      	cmp	r3, #8
 8001f20:	d11c      	bne.n	8001f5c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f22:	4b44      	ldr	r3, [pc, #272]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d116      	bne.n	8001f5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f2e:	4b41      	ldr	r3, [pc, #260]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d005      	beq.n	8001f46 <HAL_RCC_OscConfig+0x152>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d001      	beq.n	8001f46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e1c7      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f46:	4b3b      	ldr	r3, [pc, #236]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	4937      	ldr	r1, [pc, #220]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f5a:	e03a      	b.n	8001fd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d020      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f64:	4b34      	ldr	r3, [pc, #208]	; (8002038 <HAL_RCC_OscConfig+0x244>)
 8001f66:	2201      	movs	r2, #1
 8001f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f6a:	f7ff f8f3 	bl	8001154 <HAL_GetTick>
 8001f6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f70:	e008      	b.n	8001f84 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f72:	f7ff f8ef 	bl	8001154 <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d901      	bls.n	8001f84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e1a8      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f84:	4b2b      	ldr	r3, [pc, #172]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0302 	and.w	r3, r3, #2
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d0f0      	beq.n	8001f72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f90:	4b28      	ldr	r3, [pc, #160]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	691b      	ldr	r3, [r3, #16]
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	4925      	ldr	r1, [pc, #148]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	600b      	str	r3, [r1, #0]
 8001fa4:	e015      	b.n	8001fd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fa6:	4b24      	ldr	r3, [pc, #144]	; (8002038 <HAL_RCC_OscConfig+0x244>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fac:	f7ff f8d2 	bl	8001154 <HAL_GetTick>
 8001fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fb4:	f7ff f8ce 	bl	8001154 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e187      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fc6:	4b1b      	ldr	r3, [pc, #108]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1f0      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0308 	and.w	r3, r3, #8
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d036      	beq.n	800204c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	695b      	ldr	r3, [r3, #20]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d016      	beq.n	8002014 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fe6:	4b15      	ldr	r3, [pc, #84]	; (800203c <HAL_RCC_OscConfig+0x248>)
 8001fe8:	2201      	movs	r2, #1
 8001fea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fec:	f7ff f8b2 	bl	8001154 <HAL_GetTick>
 8001ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ff4:	f7ff f8ae 	bl	8001154 <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e167      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002006:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <HAL_RCC_OscConfig+0x240>)
 8002008:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d0f0      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x200>
 8002012:	e01b      	b.n	800204c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002014:	4b09      	ldr	r3, [pc, #36]	; (800203c <HAL_RCC_OscConfig+0x248>)
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800201a:	f7ff f89b 	bl	8001154 <HAL_GetTick>
 800201e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002020:	e00e      	b.n	8002040 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002022:	f7ff f897 	bl	8001154 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d907      	bls.n	8002040 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e150      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
 8002034:	40023800 	.word	0x40023800
 8002038:	42470000 	.word	0x42470000
 800203c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002040:	4b88      	ldr	r3, [pc, #544]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 8002042:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d1ea      	bne.n	8002022 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	2b00      	cmp	r3, #0
 8002056:	f000 8097 	beq.w	8002188 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800205a:	2300      	movs	r3, #0
 800205c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800205e:	4b81      	ldr	r3, [pc, #516]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 8002060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10f      	bne.n	800208a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	4b7d      	ldr	r3, [pc, #500]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	4a7c      	ldr	r2, [pc, #496]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 8002074:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002078:	6413      	str	r3, [r2, #64]	; 0x40
 800207a:	4b7a      	ldr	r3, [pc, #488]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002082:	60bb      	str	r3, [r7, #8]
 8002084:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002086:	2301      	movs	r3, #1
 8002088:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800208a:	4b77      	ldr	r3, [pc, #476]	; (8002268 <HAL_RCC_OscConfig+0x474>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002092:	2b00      	cmp	r3, #0
 8002094:	d118      	bne.n	80020c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002096:	4b74      	ldr	r3, [pc, #464]	; (8002268 <HAL_RCC_OscConfig+0x474>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a73      	ldr	r2, [pc, #460]	; (8002268 <HAL_RCC_OscConfig+0x474>)
 800209c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020a2:	f7ff f857 	bl	8001154 <HAL_GetTick>
 80020a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a8:	e008      	b.n	80020bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020aa:	f7ff f853 	bl	8001154 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d901      	bls.n	80020bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e10c      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020bc:	4b6a      	ldr	r3, [pc, #424]	; (8002268 <HAL_RCC_OscConfig+0x474>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0f0      	beq.n	80020aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d106      	bne.n	80020de <HAL_RCC_OscConfig+0x2ea>
 80020d0:	4b64      	ldr	r3, [pc, #400]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 80020d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d4:	4a63      	ldr	r2, [pc, #396]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 80020d6:	f043 0301 	orr.w	r3, r3, #1
 80020da:	6713      	str	r3, [r2, #112]	; 0x70
 80020dc:	e01c      	b.n	8002118 <HAL_RCC_OscConfig+0x324>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	2b05      	cmp	r3, #5
 80020e4:	d10c      	bne.n	8002100 <HAL_RCC_OscConfig+0x30c>
 80020e6:	4b5f      	ldr	r3, [pc, #380]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 80020e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020ea:	4a5e      	ldr	r2, [pc, #376]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 80020ec:	f043 0304 	orr.w	r3, r3, #4
 80020f0:	6713      	str	r3, [r2, #112]	; 0x70
 80020f2:	4b5c      	ldr	r3, [pc, #368]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 80020f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020f6:	4a5b      	ldr	r2, [pc, #364]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6713      	str	r3, [r2, #112]	; 0x70
 80020fe:	e00b      	b.n	8002118 <HAL_RCC_OscConfig+0x324>
 8002100:	4b58      	ldr	r3, [pc, #352]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 8002102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002104:	4a57      	ldr	r2, [pc, #348]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 8002106:	f023 0301 	bic.w	r3, r3, #1
 800210a:	6713      	str	r3, [r2, #112]	; 0x70
 800210c:	4b55      	ldr	r3, [pc, #340]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 800210e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002110:	4a54      	ldr	r2, [pc, #336]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 8002112:	f023 0304 	bic.w	r3, r3, #4
 8002116:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d015      	beq.n	800214c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002120:	f7ff f818 	bl	8001154 <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002126:	e00a      	b.n	800213e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002128:	f7ff f814 	bl	8001154 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	f241 3288 	movw	r2, #5000	; 0x1388
 8002136:	4293      	cmp	r3, r2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e0cb      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800213e:	4b49      	ldr	r3, [pc, #292]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 8002140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d0ee      	beq.n	8002128 <HAL_RCC_OscConfig+0x334>
 800214a:	e014      	b.n	8002176 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800214c:	f7ff f802 	bl	8001154 <HAL_GetTick>
 8002150:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002152:	e00a      	b.n	800216a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002154:	f7fe fffe 	bl	8001154 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002162:	4293      	cmp	r3, r2
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e0b5      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800216a:	4b3e      	ldr	r3, [pc, #248]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 800216c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1ee      	bne.n	8002154 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002176:	7dfb      	ldrb	r3, [r7, #23]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d105      	bne.n	8002188 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800217c:	4b39      	ldr	r3, [pc, #228]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 800217e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002180:	4a38      	ldr	r2, [pc, #224]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 8002182:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002186:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	2b00      	cmp	r3, #0
 800218e:	f000 80a1 	beq.w	80022d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002192:	4b34      	ldr	r3, [pc, #208]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f003 030c 	and.w	r3, r3, #12
 800219a:	2b08      	cmp	r3, #8
 800219c:	d05c      	beq.n	8002258 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d141      	bne.n	800222a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a6:	4b31      	ldr	r3, [pc, #196]	; (800226c <HAL_RCC_OscConfig+0x478>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ac:	f7fe ffd2 	bl	8001154 <HAL_GetTick>
 80021b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021b2:	e008      	b.n	80021c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b4:	f7fe ffce 	bl	8001154 <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d901      	bls.n	80021c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e087      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021c6:	4b27      	ldr	r3, [pc, #156]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1f0      	bne.n	80021b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	69da      	ldr	r2, [r3, #28]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a1b      	ldr	r3, [r3, #32]
 80021da:	431a      	orrs	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e0:	019b      	lsls	r3, r3, #6
 80021e2:	431a      	orrs	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e8:	085b      	lsrs	r3, r3, #1
 80021ea:	3b01      	subs	r3, #1
 80021ec:	041b      	lsls	r3, r3, #16
 80021ee:	431a      	orrs	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f4:	061b      	lsls	r3, r3, #24
 80021f6:	491b      	ldr	r1, [pc, #108]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021fc:	4b1b      	ldr	r3, [pc, #108]	; (800226c <HAL_RCC_OscConfig+0x478>)
 80021fe:	2201      	movs	r2, #1
 8002200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002202:	f7fe ffa7 	bl	8001154 <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800220a:	f7fe ffa3 	bl	8001154 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e05c      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800221c:	4b11      	ldr	r3, [pc, #68]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0f0      	beq.n	800220a <HAL_RCC_OscConfig+0x416>
 8002228:	e054      	b.n	80022d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800222a:	4b10      	ldr	r3, [pc, #64]	; (800226c <HAL_RCC_OscConfig+0x478>)
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002230:	f7fe ff90 	bl	8001154 <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002236:	e008      	b.n	800224a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002238:	f7fe ff8c 	bl	8001154 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b02      	cmp	r3, #2
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e045      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800224a:	4b06      	ldr	r3, [pc, #24]	; (8002264 <HAL_RCC_OscConfig+0x470>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1f0      	bne.n	8002238 <HAL_RCC_OscConfig+0x444>
 8002256:	e03d      	b.n	80022d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d107      	bne.n	8002270 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e038      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
 8002264:	40023800 	.word	0x40023800
 8002268:	40007000 	.word	0x40007000
 800226c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002270:	4b1b      	ldr	r3, [pc, #108]	; (80022e0 <HAL_RCC_OscConfig+0x4ec>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d028      	beq.n	80022d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002288:	429a      	cmp	r2, r3
 800228a:	d121      	bne.n	80022d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002296:	429a      	cmp	r2, r3
 8002298:	d11a      	bne.n	80022d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80022a0:	4013      	ands	r3, r2
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d111      	bne.n	80022d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b6:	085b      	lsrs	r3, r3, #1
 80022b8:	3b01      	subs	r3, #1
 80022ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022bc:	429a      	cmp	r2, r3
 80022be:	d107      	bne.n	80022d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d001      	beq.n	80022d4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e000      	b.n	80022d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40023800 	.word	0x40023800

080022e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e0cc      	b.n	8002492 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022f8:	4b68      	ldr	r3, [pc, #416]	; (800249c <HAL_RCC_ClockConfig+0x1b8>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0307 	and.w	r3, r3, #7
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	429a      	cmp	r2, r3
 8002304:	d90c      	bls.n	8002320 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002306:	4b65      	ldr	r3, [pc, #404]	; (800249c <HAL_RCC_ClockConfig+0x1b8>)
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	b2d2      	uxtb	r2, r2
 800230c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800230e:	4b63      	ldr	r3, [pc, #396]	; (800249c <HAL_RCC_ClockConfig+0x1b8>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	429a      	cmp	r2, r3
 800231a:	d001      	beq.n	8002320 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e0b8      	b.n	8002492 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0302 	and.w	r3, r3, #2
 8002328:	2b00      	cmp	r3, #0
 800232a:	d020      	beq.n	800236e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	2b00      	cmp	r3, #0
 8002336:	d005      	beq.n	8002344 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002338:	4b59      	ldr	r3, [pc, #356]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	4a58      	ldr	r2, [pc, #352]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 800233e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002342:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0308 	and.w	r3, r3, #8
 800234c:	2b00      	cmp	r3, #0
 800234e:	d005      	beq.n	800235c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002350:	4b53      	ldr	r3, [pc, #332]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	4a52      	ldr	r2, [pc, #328]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002356:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800235a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800235c:	4b50      	ldr	r3, [pc, #320]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	494d      	ldr	r1, [pc, #308]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 800236a:	4313      	orrs	r3, r2
 800236c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b00      	cmp	r3, #0
 8002378:	d044      	beq.n	8002404 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d107      	bne.n	8002392 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002382:	4b47      	ldr	r3, [pc, #284]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d119      	bne.n	80023c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e07f      	b.n	8002492 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	2b02      	cmp	r3, #2
 8002398:	d003      	beq.n	80023a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800239e:	2b03      	cmp	r3, #3
 80023a0:	d107      	bne.n	80023b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023a2:	4b3f      	ldr	r3, [pc, #252]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d109      	bne.n	80023c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e06f      	b.n	8002492 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b2:	4b3b      	ldr	r3, [pc, #236]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e067      	b.n	8002492 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023c2:	4b37      	ldr	r3, [pc, #220]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f023 0203 	bic.w	r2, r3, #3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	4934      	ldr	r1, [pc, #208]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023d4:	f7fe febe 	bl	8001154 <HAL_GetTick>
 80023d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023da:	e00a      	b.n	80023f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023dc:	f7fe feba 	bl	8001154 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e04f      	b.n	8002492 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f2:	4b2b      	ldr	r3, [pc, #172]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f003 020c 	and.w	r2, r3, #12
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	429a      	cmp	r2, r3
 8002402:	d1eb      	bne.n	80023dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002404:	4b25      	ldr	r3, [pc, #148]	; (800249c <HAL_RCC_ClockConfig+0x1b8>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d20c      	bcs.n	800242c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002412:	4b22      	ldr	r3, [pc, #136]	; (800249c <HAL_RCC_ClockConfig+0x1b8>)
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	b2d2      	uxtb	r2, r2
 8002418:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800241a:	4b20      	ldr	r3, [pc, #128]	; (800249c <HAL_RCC_ClockConfig+0x1b8>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	429a      	cmp	r2, r3
 8002426:	d001      	beq.n	800242c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e032      	b.n	8002492 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0304 	and.w	r3, r3, #4
 8002434:	2b00      	cmp	r3, #0
 8002436:	d008      	beq.n	800244a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002438:	4b19      	ldr	r3, [pc, #100]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	4916      	ldr	r1, [pc, #88]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002446:	4313      	orrs	r3, r2
 8002448:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	2b00      	cmp	r3, #0
 8002454:	d009      	beq.n	800246a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002456:	4b12      	ldr	r3, [pc, #72]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	490e      	ldr	r1, [pc, #56]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002466:	4313      	orrs	r3, r2
 8002468:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800246a:	f000 f821 	bl	80024b0 <HAL_RCC_GetSysClockFreq>
 800246e:	4602      	mov	r2, r0
 8002470:	4b0b      	ldr	r3, [pc, #44]	; (80024a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	091b      	lsrs	r3, r3, #4
 8002476:	f003 030f 	and.w	r3, r3, #15
 800247a:	490a      	ldr	r1, [pc, #40]	; (80024a4 <HAL_RCC_ClockConfig+0x1c0>)
 800247c:	5ccb      	ldrb	r3, [r1, r3]
 800247e:	fa22 f303 	lsr.w	r3, r2, r3
 8002482:	4a09      	ldr	r2, [pc, #36]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002484:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002486:	4b09      	ldr	r3, [pc, #36]	; (80024ac <HAL_RCC_ClockConfig+0x1c8>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4618      	mov	r0, r3
 800248c:	f7fe fe1e 	bl	80010cc <HAL_InitTick>

  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	40023c00 	.word	0x40023c00
 80024a0:	40023800 	.word	0x40023800
 80024a4:	08004c98 	.word	0x08004c98
 80024a8:	20000000 	.word	0x20000000
 80024ac:	20000004 	.word	0x20000004

080024b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024b4:	b094      	sub	sp, #80	; 0x50
 80024b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 80024bc:	2300      	movs	r3, #0
 80024be:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 80024c0:	2300      	movs	r3, #0
 80024c2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80024c4:	2300      	movs	r3, #0
 80024c6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024c8:	4b79      	ldr	r3, [pc, #484]	; (80026b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f003 030c 	and.w	r3, r3, #12
 80024d0:	2b08      	cmp	r3, #8
 80024d2:	d00d      	beq.n	80024f0 <HAL_RCC_GetSysClockFreq+0x40>
 80024d4:	2b08      	cmp	r3, #8
 80024d6:	f200 80e1 	bhi.w	800269c <HAL_RCC_GetSysClockFreq+0x1ec>
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d002      	beq.n	80024e4 <HAL_RCC_GetSysClockFreq+0x34>
 80024de:	2b04      	cmp	r3, #4
 80024e0:	d003      	beq.n	80024ea <HAL_RCC_GetSysClockFreq+0x3a>
 80024e2:	e0db      	b.n	800269c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024e4:	4b73      	ldr	r3, [pc, #460]	; (80026b4 <HAL_RCC_GetSysClockFreq+0x204>)
 80024e6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80024e8:	e0db      	b.n	80026a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024ea:	4b73      	ldr	r3, [pc, #460]	; (80026b8 <HAL_RCC_GetSysClockFreq+0x208>)
 80024ec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80024ee:	e0d8      	b.n	80026a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024f0:	4b6f      	ldr	r3, [pc, #444]	; (80026b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024f8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024fa:	4b6d      	ldr	r3, [pc, #436]	; (80026b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d063      	beq.n	80025ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002506:	4b6a      	ldr	r3, [pc, #424]	; (80026b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	099b      	lsrs	r3, r3, #6
 800250c:	2200      	movs	r2, #0
 800250e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002510:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002514:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002518:	633b      	str	r3, [r7, #48]	; 0x30
 800251a:	2300      	movs	r3, #0
 800251c:	637b      	str	r3, [r7, #52]	; 0x34
 800251e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002522:	4622      	mov	r2, r4
 8002524:	462b      	mov	r3, r5
 8002526:	f04f 0000 	mov.w	r0, #0
 800252a:	f04f 0100 	mov.w	r1, #0
 800252e:	0159      	lsls	r1, r3, #5
 8002530:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002534:	0150      	lsls	r0, r2, #5
 8002536:	4602      	mov	r2, r0
 8002538:	460b      	mov	r3, r1
 800253a:	4621      	mov	r1, r4
 800253c:	1a51      	subs	r1, r2, r1
 800253e:	6139      	str	r1, [r7, #16]
 8002540:	4629      	mov	r1, r5
 8002542:	eb63 0301 	sbc.w	r3, r3, r1
 8002546:	617b      	str	r3, [r7, #20]
 8002548:	f04f 0200 	mov.w	r2, #0
 800254c:	f04f 0300 	mov.w	r3, #0
 8002550:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002554:	4659      	mov	r1, fp
 8002556:	018b      	lsls	r3, r1, #6
 8002558:	4651      	mov	r1, sl
 800255a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800255e:	4651      	mov	r1, sl
 8002560:	018a      	lsls	r2, r1, #6
 8002562:	4651      	mov	r1, sl
 8002564:	ebb2 0801 	subs.w	r8, r2, r1
 8002568:	4659      	mov	r1, fp
 800256a:	eb63 0901 	sbc.w	r9, r3, r1
 800256e:	f04f 0200 	mov.w	r2, #0
 8002572:	f04f 0300 	mov.w	r3, #0
 8002576:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800257a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800257e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002582:	4690      	mov	r8, r2
 8002584:	4699      	mov	r9, r3
 8002586:	4623      	mov	r3, r4
 8002588:	eb18 0303 	adds.w	r3, r8, r3
 800258c:	60bb      	str	r3, [r7, #8]
 800258e:	462b      	mov	r3, r5
 8002590:	eb49 0303 	adc.w	r3, r9, r3
 8002594:	60fb      	str	r3, [r7, #12]
 8002596:	f04f 0200 	mov.w	r2, #0
 800259a:	f04f 0300 	mov.w	r3, #0
 800259e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80025a2:	4629      	mov	r1, r5
 80025a4:	024b      	lsls	r3, r1, #9
 80025a6:	4621      	mov	r1, r4
 80025a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80025ac:	4621      	mov	r1, r4
 80025ae:	024a      	lsls	r2, r1, #9
 80025b0:	4610      	mov	r0, r2
 80025b2:	4619      	mov	r1, r3
 80025b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025b6:	2200      	movs	r2, #0
 80025b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80025ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80025bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80025c0:	f7fd fe66 	bl	8000290 <__aeabi_uldivmod>
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4613      	mov	r3, r2
 80025ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025cc:	e058      	b.n	8002680 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ce:	4b38      	ldr	r3, [pc, #224]	; (80026b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	099b      	lsrs	r3, r3, #6
 80025d4:	2200      	movs	r2, #0
 80025d6:	4618      	mov	r0, r3
 80025d8:	4611      	mov	r1, r2
 80025da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80025de:	623b      	str	r3, [r7, #32]
 80025e0:	2300      	movs	r3, #0
 80025e2:	627b      	str	r3, [r7, #36]	; 0x24
 80025e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80025e8:	4642      	mov	r2, r8
 80025ea:	464b      	mov	r3, r9
 80025ec:	f04f 0000 	mov.w	r0, #0
 80025f0:	f04f 0100 	mov.w	r1, #0
 80025f4:	0159      	lsls	r1, r3, #5
 80025f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025fa:	0150      	lsls	r0, r2, #5
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	4641      	mov	r1, r8
 8002602:	ebb2 0a01 	subs.w	sl, r2, r1
 8002606:	4649      	mov	r1, r9
 8002608:	eb63 0b01 	sbc.w	fp, r3, r1
 800260c:	f04f 0200 	mov.w	r2, #0
 8002610:	f04f 0300 	mov.w	r3, #0
 8002614:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002618:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800261c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002620:	ebb2 040a 	subs.w	r4, r2, sl
 8002624:	eb63 050b 	sbc.w	r5, r3, fp
 8002628:	f04f 0200 	mov.w	r2, #0
 800262c:	f04f 0300 	mov.w	r3, #0
 8002630:	00eb      	lsls	r3, r5, #3
 8002632:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002636:	00e2      	lsls	r2, r4, #3
 8002638:	4614      	mov	r4, r2
 800263a:	461d      	mov	r5, r3
 800263c:	4643      	mov	r3, r8
 800263e:	18e3      	adds	r3, r4, r3
 8002640:	603b      	str	r3, [r7, #0]
 8002642:	464b      	mov	r3, r9
 8002644:	eb45 0303 	adc.w	r3, r5, r3
 8002648:	607b      	str	r3, [r7, #4]
 800264a:	f04f 0200 	mov.w	r2, #0
 800264e:	f04f 0300 	mov.w	r3, #0
 8002652:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002656:	4629      	mov	r1, r5
 8002658:	028b      	lsls	r3, r1, #10
 800265a:	4621      	mov	r1, r4
 800265c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002660:	4621      	mov	r1, r4
 8002662:	028a      	lsls	r2, r1, #10
 8002664:	4610      	mov	r0, r2
 8002666:	4619      	mov	r1, r3
 8002668:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800266a:	2200      	movs	r2, #0
 800266c:	61bb      	str	r3, [r7, #24]
 800266e:	61fa      	str	r2, [r7, #28]
 8002670:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002674:	f7fd fe0c 	bl	8000290 <__aeabi_uldivmod>
 8002678:	4602      	mov	r2, r0
 800267a:	460b      	mov	r3, r1
 800267c:	4613      	mov	r3, r2
 800267e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002680:	4b0b      	ldr	r3, [pc, #44]	; (80026b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	0c1b      	lsrs	r3, r3, #16
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	3301      	adds	r3, #1
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002690:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002692:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002694:	fbb2 f3f3 	udiv	r3, r2, r3
 8002698:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800269a:	e002      	b.n	80026a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800269c:	4b05      	ldr	r3, [pc, #20]	; (80026b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800269e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80026a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3750      	adds	r7, #80	; 0x50
 80026a8:	46bd      	mov	sp, r7
 80026aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026ae:	bf00      	nop
 80026b0:	40023800 	.word	0x40023800
 80026b4:	00f42400 	.word	0x00f42400
 80026b8:	007a1200 	.word	0x007a1200

080026bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026c0:	4b03      	ldr	r3, [pc, #12]	; (80026d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80026c2:	681b      	ldr	r3, [r3, #0]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	20000000 	.word	0x20000000

080026d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026d8:	f7ff fff0 	bl	80026bc <HAL_RCC_GetHCLKFreq>
 80026dc:	4602      	mov	r2, r0
 80026de:	4b05      	ldr	r3, [pc, #20]	; (80026f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	0a9b      	lsrs	r3, r3, #10
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	4903      	ldr	r1, [pc, #12]	; (80026f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026ea:	5ccb      	ldrb	r3, [r1, r3]
 80026ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40023800 	.word	0x40023800
 80026f8:	08004ca8 	.word	0x08004ca8

080026fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002700:	f7ff ffdc 	bl	80026bc <HAL_RCC_GetHCLKFreq>
 8002704:	4602      	mov	r2, r0
 8002706:	4b05      	ldr	r3, [pc, #20]	; (800271c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	0b5b      	lsrs	r3, r3, #13
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	4903      	ldr	r1, [pc, #12]	; (8002720 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002712:	5ccb      	ldrb	r3, [r1, r3]
 8002714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002718:	4618      	mov	r0, r3
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40023800 	.word	0x40023800
 8002720:	08004ca8 	.word	0x08004ca8

08002724 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d101      	bne.n	8002736 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e042      	b.n	80027bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800273c:	b2db      	uxtb	r3, r3
 800273e:	2b00      	cmp	r3, #0
 8002740:	d106      	bne.n	8002750 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f7fe fa78 	bl	8000c40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2224      	movs	r2, #36	; 0x24
 8002754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002766:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 fe55 	bl	8003418 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	691a      	ldr	r2, [r3, #16]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800277c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	695a      	ldr	r2, [r3, #20]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800278c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68da      	ldr	r2, [r3, #12]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800279c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2220      	movs	r2, #32
 80027a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2220      	movs	r2, #32
 80027b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80027ba:	2300      	movs	r3, #0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b08a      	sub	sp, #40	; 0x28
 80027c8:	af02      	add	r7, sp, #8
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	603b      	str	r3, [r7, #0]
 80027d0:	4613      	mov	r3, r2
 80027d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b20      	cmp	r3, #32
 80027e2:	d175      	bne.n	80028d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d002      	beq.n	80027f0 <HAL_UART_Transmit+0x2c>
 80027ea:	88fb      	ldrh	r3, [r7, #6]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d101      	bne.n	80027f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e06e      	b.n	80028d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2200      	movs	r2, #0
 80027f8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2221      	movs	r2, #33	; 0x21
 80027fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002802:	f7fe fca7 	bl	8001154 <HAL_GetTick>
 8002806:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	88fa      	ldrh	r2, [r7, #6]
 800280c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	88fa      	ldrh	r2, [r7, #6]
 8002812:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800281c:	d108      	bne.n	8002830 <HAL_UART_Transmit+0x6c>
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d104      	bne.n	8002830 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002826:	2300      	movs	r3, #0
 8002828:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	61bb      	str	r3, [r7, #24]
 800282e:	e003      	b.n	8002838 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002834:	2300      	movs	r3, #0
 8002836:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002838:	e02e      	b.n	8002898 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	2200      	movs	r2, #0
 8002842:	2180      	movs	r1, #128	; 0x80
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 fbb7 	bl	8002fb8 <UART_WaitOnFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d005      	beq.n	800285c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2220      	movs	r2, #32
 8002854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e03a      	b.n	80028d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d10b      	bne.n	800287a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	881b      	ldrh	r3, [r3, #0]
 8002866:	461a      	mov	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002870:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	3302      	adds	r3, #2
 8002876:	61bb      	str	r3, [r7, #24]
 8002878:	e007      	b.n	800288a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	781a      	ldrb	r2, [r3, #0]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	3301      	adds	r3, #1
 8002888:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800288e:	b29b      	uxth	r3, r3
 8002890:	3b01      	subs	r3, #1
 8002892:	b29a      	uxth	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800289c:	b29b      	uxth	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1cb      	bne.n	800283a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	9300      	str	r3, [sp, #0]
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	2200      	movs	r2, #0
 80028aa:	2140      	movs	r1, #64	; 0x40
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 fb83 	bl	8002fb8 <UART_WaitOnFlagUntilTimeout>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d005      	beq.n	80028c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2220      	movs	r2, #32
 80028bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e006      	b.n	80028d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2220      	movs	r2, #32
 80028c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80028cc:	2300      	movs	r3, #0
 80028ce:	e000      	b.n	80028d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80028d0:	2302      	movs	r3, #2
  }
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3720      	adds	r7, #32
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b08a      	sub	sp, #40	; 0x28
 80028de:	af02      	add	r7, sp, #8
 80028e0:	60f8      	str	r0, [r7, #12]
 80028e2:	60b9      	str	r1, [r7, #8]
 80028e4:	603b      	str	r3, [r7, #0]
 80028e6:	4613      	mov	r3, r2
 80028e8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b20      	cmp	r3, #32
 80028f8:	f040 8081 	bne.w	80029fe <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d002      	beq.n	8002908 <HAL_UART_Receive+0x2e>
 8002902:	88fb      	ldrh	r3, [r7, #6]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e079      	b.n	8002a00 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2200      	movs	r2, #0
 8002910:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2222      	movs	r2, #34	; 0x22
 8002916:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002920:	f7fe fc18 	bl	8001154 <HAL_GetTick>
 8002924:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	88fa      	ldrh	r2, [r7, #6]
 800292a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	88fa      	ldrh	r2, [r7, #6]
 8002930:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800293a:	d108      	bne.n	800294e <HAL_UART_Receive+0x74>
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	691b      	ldr	r3, [r3, #16]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d104      	bne.n	800294e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002944:	2300      	movs	r3, #0
 8002946:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	61bb      	str	r3, [r7, #24]
 800294c:	e003      	b.n	8002956 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002952:	2300      	movs	r3, #0
 8002954:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002956:	e047      	b.n	80029e8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	2200      	movs	r2, #0
 8002960:	2120      	movs	r1, #32
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f000 fb28 	bl	8002fb8 <UART_WaitOnFlagUntilTimeout>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d005      	beq.n	800297a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2220      	movs	r2, #32
 8002972:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e042      	b.n	8002a00 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d10c      	bne.n	800299a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	b29b      	uxth	r3, r3
 8002988:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800298c:	b29a      	uxth	r2, r3
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	3302      	adds	r3, #2
 8002996:	61bb      	str	r3, [r7, #24]
 8002998:	e01f      	b.n	80029da <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029a2:	d007      	beq.n	80029b4 <HAL_UART_Receive+0xda>
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d10a      	bne.n	80029c2 <HAL_UART_Receive+0xe8>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	691b      	ldr	r3, [r3, #16]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d106      	bne.n	80029c2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	b2da      	uxtb	r2, r3
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	701a      	strb	r2, [r3, #0]
 80029c0:	e008      	b.n	80029d4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	3301      	adds	r3, #1
 80029d8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029de:	b29b      	uxth	r3, r3
 80029e0:	3b01      	subs	r3, #1
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1b2      	bne.n	8002958 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2220      	movs	r2, #32
 80029f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80029fa:	2300      	movs	r3, #0
 80029fc:	e000      	b.n	8002a00 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80029fe:	2302      	movs	r3, #2
  }
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3720      	adds	r7, #32
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	4613      	mov	r3, r2
 8002a14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b20      	cmp	r3, #32
 8002a20:	d112      	bne.n	8002a48 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d002      	beq.n	8002a2e <HAL_UART_Receive_IT+0x26>
 8002a28:	88fb      	ldrh	r3, [r7, #6]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e00b      	b.n	8002a4a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2200      	movs	r2, #0
 8002a36:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002a38:	88fb      	ldrh	r3, [r7, #6]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	68b9      	ldr	r1, [r7, #8]
 8002a3e:	68f8      	ldr	r0, [r7, #12]
 8002a40:	f000 fb13 	bl	800306a <UART_Start_Receive_IT>
 8002a44:	4603      	mov	r3, r0
 8002a46:	e000      	b.n	8002a4a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002a48:	2302      	movs	r3, #2
  }
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
	...

08002a54 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b0ba      	sub	sp, #232	; 0xe8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a8a:	f003 030f 	and.w	r3, r3, #15
 8002a8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002a92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10f      	bne.n	8002aba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a9e:	f003 0320 	and.w	r3, r3, #32
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d009      	beq.n	8002aba <HAL_UART_IRQHandler+0x66>
 8002aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002aaa:	f003 0320 	and.w	r3, r3, #32
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 fbf2 	bl	800329c <UART_Receive_IT>
      return;
 8002ab8:	e25b      	b.n	8002f72 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002aba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	f000 80de 	beq.w	8002c80 <HAL_UART_IRQHandler+0x22c>
 8002ac4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d106      	bne.n	8002ade <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ad4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 80d1 	beq.w	8002c80 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d00b      	beq.n	8002b02 <HAL_UART_IRQHandler+0xae>
 8002aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d005      	beq.n	8002b02 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002afa:	f043 0201 	orr.w	r2, r3, #1
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b06:	f003 0304 	and.w	r3, r3, #4
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00b      	beq.n	8002b26 <HAL_UART_IRQHandler+0xd2>
 8002b0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d005      	beq.n	8002b26 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b1e:	f043 0202 	orr.w	r2, r3, #2
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00b      	beq.n	8002b4a <HAL_UART_IRQHandler+0xf6>
 8002b32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d005      	beq.n	8002b4a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b42:	f043 0204 	orr.w	r2, r3, #4
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d011      	beq.n	8002b7a <HAL_UART_IRQHandler+0x126>
 8002b56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b5a:	f003 0320 	and.w	r3, r3, #32
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d105      	bne.n	8002b6e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002b62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d005      	beq.n	8002b7a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b72:	f043 0208 	orr.w	r2, r3, #8
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f000 81f2 	beq.w	8002f68 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b88:	f003 0320 	and.w	r3, r3, #32
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d008      	beq.n	8002ba2 <HAL_UART_IRQHandler+0x14e>
 8002b90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b94:	f003 0320 	and.w	r3, r3, #32
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d002      	beq.n	8002ba2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f000 fb7d 	bl	800329c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	695b      	ldr	r3, [r3, #20]
 8002ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bac:	2b40      	cmp	r3, #64	; 0x40
 8002bae:	bf0c      	ite	eq
 8002bb0:	2301      	moveq	r3, #1
 8002bb2:	2300      	movne	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bbe:	f003 0308 	and.w	r3, r3, #8
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d103      	bne.n	8002bce <HAL_UART_IRQHandler+0x17a>
 8002bc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d04f      	beq.n	8002c6e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 fa85 	bl	80030de <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bde:	2b40      	cmp	r3, #64	; 0x40
 8002be0:	d141      	bne.n	8002c66 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	3314      	adds	r3, #20
 8002be8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002bf0:	e853 3f00 	ldrex	r3, [r3]
 8002bf4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002bf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002bfc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	3314      	adds	r3, #20
 8002c0a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002c0e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002c12:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c16:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002c1a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002c1e:	e841 2300 	strex	r3, r2, [r1]
 8002c22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002c26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1d9      	bne.n	8002be2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d013      	beq.n	8002c5e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c3a:	4a7e      	ldr	r2, [pc, #504]	; (8002e34 <HAL_UART_IRQHandler+0x3e0>)
 8002c3c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fe fcc2 	bl	80015cc <HAL_DMA_Abort_IT>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d016      	beq.n	8002c7c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c58:	4610      	mov	r0, r2
 8002c5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c5c:	e00e      	b.n	8002c7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f000 f994 	bl	8002f8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c64:	e00a      	b.n	8002c7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 f990 	bl	8002f8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c6c:	e006      	b.n	8002c7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 f98c 	bl	8002f8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002c7a:	e175      	b.n	8002f68 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c7c:	bf00      	nop
    return;
 8002c7e:	e173      	b.n	8002f68 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	f040 814f 	bne.w	8002f28 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002c8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c8e:	f003 0310 	and.w	r3, r3, #16
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f000 8148 	beq.w	8002f28 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c9c:	f003 0310 	and.w	r3, r3, #16
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 8141 	beq.w	8002f28 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60bb      	str	r3, [r7, #8]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	60bb      	str	r3, [r7, #8]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	60bb      	str	r3, [r7, #8]
 8002cba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cc6:	2b40      	cmp	r3, #64	; 0x40
 8002cc8:	f040 80b6 	bne.w	8002e38 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002cd8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f000 8145 	beq.w	8002f6c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002ce6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002cea:	429a      	cmp	r2, r3
 8002cec:	f080 813e 	bcs.w	8002f6c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002cf6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d02:	f000 8088 	beq.w	8002e16 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	330c      	adds	r3, #12
 8002d0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d10:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002d14:	e853 3f00 	ldrex	r3, [r3]
 8002d18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002d1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	330c      	adds	r3, #12
 8002d2e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002d32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002d36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d3a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002d3e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002d42:	e841 2300 	strex	r3, r2, [r1]
 8002d46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002d4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1d9      	bne.n	8002d06 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	3314      	adds	r3, #20
 8002d58:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d5c:	e853 3f00 	ldrex	r3, [r3]
 8002d60:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002d62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d64:	f023 0301 	bic.w	r3, r3, #1
 8002d68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	3314      	adds	r3, #20
 8002d72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002d76:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002d7a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d7c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002d7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002d82:	e841 2300 	strex	r3, r2, [r1]
 8002d86:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002d88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1e1      	bne.n	8002d52 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	3314      	adds	r3, #20
 8002d94:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d98:	e853 3f00 	ldrex	r3, [r3]
 8002d9c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002d9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002da0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002da4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	3314      	adds	r3, #20
 8002dae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002db2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002db4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002db8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002dba:	e841 2300 	strex	r3, r2, [r1]
 8002dbe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002dc0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1e3      	bne.n	8002d8e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	330c      	adds	r3, #12
 8002dda:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ddc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002dde:	e853 3f00 	ldrex	r3, [r3]
 8002de2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002de4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002de6:	f023 0310 	bic.w	r3, r3, #16
 8002dea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	330c      	adds	r3, #12
 8002df4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002df8:	65ba      	str	r2, [r7, #88]	; 0x58
 8002dfa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dfc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002dfe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e00:	e841 2300 	strex	r3, r2, [r1]
 8002e04:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002e06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1e3      	bne.n	8002dd4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7fe fb6b 	bl	80014ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2202      	movs	r2, #2
 8002e1a:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 f8b7 	bl	8002fa0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002e32:	e09b      	b.n	8002f6c <HAL_UART_IRQHandler+0x518>
 8002e34:	080031a5 	.word	0x080031a5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	f000 808e 	beq.w	8002f70 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002e54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f000 8089 	beq.w	8002f70 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	330c      	adds	r3, #12
 8002e64:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e68:	e853 3f00 	ldrex	r3, [r3]
 8002e6c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002e74:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	330c      	adds	r3, #12
 8002e7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002e82:	647a      	str	r2, [r7, #68]	; 0x44
 8002e84:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002e88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e8a:	e841 2300 	strex	r3, r2, [r1]
 8002e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1e3      	bne.n	8002e5e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	3314      	adds	r3, #20
 8002e9c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea0:	e853 3f00 	ldrex	r3, [r3]
 8002ea4:	623b      	str	r3, [r7, #32]
   return(result);
 8002ea6:	6a3b      	ldr	r3, [r7, #32]
 8002ea8:	f023 0301 	bic.w	r3, r3, #1
 8002eac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	3314      	adds	r3, #20
 8002eb6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002eba:	633a      	str	r2, [r7, #48]	; 0x30
 8002ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ebe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ec0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ec2:	e841 2300 	strex	r3, r2, [r1]
 8002ec6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1e3      	bne.n	8002e96 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	330c      	adds	r3, #12
 8002ee2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	e853 3f00 	ldrex	r3, [r3]
 8002eea:	60fb      	str	r3, [r7, #12]
   return(result);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f023 0310 	bic.w	r3, r3, #16
 8002ef2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	330c      	adds	r3, #12
 8002efc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002f00:	61fa      	str	r2, [r7, #28]
 8002f02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f04:	69b9      	ldr	r1, [r7, #24]
 8002f06:	69fa      	ldr	r2, [r7, #28]
 8002f08:	e841 2300 	strex	r3, r2, [r1]
 8002f0c:	617b      	str	r3, [r7, #20]
   return(result);
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1e3      	bne.n	8002edc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2202      	movs	r2, #2
 8002f18:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002f1e:	4619      	mov	r1, r3
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f000 f83d 	bl	8002fa0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f26:	e023      	b.n	8002f70 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d009      	beq.n	8002f48 <HAL_UART_IRQHandler+0x4f4>
 8002f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d003      	beq.n	8002f48 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 f943 	bl	80031cc <UART_Transmit_IT>
    return;
 8002f46:	e014      	b.n	8002f72 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00e      	beq.n	8002f72 <HAL_UART_IRQHandler+0x51e>
 8002f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d008      	beq.n	8002f72 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f000 f983 	bl	800326c <UART_EndTransmit_IT>
    return;
 8002f66:	e004      	b.n	8002f72 <HAL_UART_IRQHandler+0x51e>
    return;
 8002f68:	bf00      	nop
 8002f6a:	e002      	b.n	8002f72 <HAL_UART_IRQHandler+0x51e>
      return;
 8002f6c:	bf00      	nop
 8002f6e:	e000      	b.n	8002f72 <HAL_UART_IRQHandler+0x51e>
      return;
 8002f70:	bf00      	nop
  }
}
 8002f72:	37e8      	adds	r7, #232	; 0xe8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002f80:	bf00      	nop
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	460b      	mov	r3, r1
 8002faa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b086      	sub	sp, #24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	603b      	str	r3, [r7, #0]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fc8:	e03b      	b.n	8003042 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fca:	6a3b      	ldr	r3, [r7, #32]
 8002fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd0:	d037      	beq.n	8003042 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fd2:	f7fe f8bf 	bl	8001154 <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	6a3a      	ldr	r2, [r7, #32]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d302      	bcc.n	8002fe8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002fe2:	6a3b      	ldr	r3, [r7, #32]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d101      	bne.n	8002fec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e03a      	b.n	8003062 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	f003 0304 	and.w	r3, r3, #4
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d023      	beq.n	8003042 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	2b80      	cmp	r3, #128	; 0x80
 8002ffe:	d020      	beq.n	8003042 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	2b40      	cmp	r3, #64	; 0x40
 8003004:	d01d      	beq.n	8003042 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0308 	and.w	r3, r3, #8
 8003010:	2b08      	cmp	r3, #8
 8003012:	d116      	bne.n	8003042 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003014:	2300      	movs	r3, #0
 8003016:	617b      	str	r3, [r7, #20]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	617b      	str	r3, [r7, #20]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	617b      	str	r3, [r7, #20]
 8003028:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 f857 	bl	80030de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2208      	movs	r2, #8
 8003034:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e00f      	b.n	8003062 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	4013      	ands	r3, r2
 800304c:	68ba      	ldr	r2, [r7, #8]
 800304e:	429a      	cmp	r2, r3
 8003050:	bf0c      	ite	eq
 8003052:	2301      	moveq	r3, #1
 8003054:	2300      	movne	r3, #0
 8003056:	b2db      	uxtb	r3, r3
 8003058:	461a      	mov	r2, r3
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	429a      	cmp	r2, r3
 800305e:	d0b4      	beq.n	8002fca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3718      	adds	r7, #24
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800306a:	b480      	push	{r7}
 800306c:	b085      	sub	sp, #20
 800306e:	af00      	add	r7, sp, #0
 8003070:	60f8      	str	r0, [r7, #12]
 8003072:	60b9      	str	r1, [r7, #8]
 8003074:	4613      	mov	r3, r2
 8003076:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	68ba      	ldr	r2, [r7, #8]
 800307c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	88fa      	ldrh	r2, [r7, #6]
 8003082:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	88fa      	ldrh	r2, [r7, #6]
 8003088:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2222      	movs	r2, #34	; 0x22
 8003094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d007      	beq.n	80030b0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68da      	ldr	r2, [r3, #12]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030ae:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	695a      	ldr	r2, [r3, #20]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f042 0201 	orr.w	r2, r2, #1
 80030be:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f042 0220 	orr.w	r2, r2, #32
 80030ce:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3714      	adds	r7, #20
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030de:	b480      	push	{r7}
 80030e0:	b095      	sub	sp, #84	; 0x54
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	330c      	adds	r3, #12
 80030ec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030f0:	e853 3f00 	ldrex	r3, [r3]
 80030f4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80030f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80030fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	330c      	adds	r3, #12
 8003104:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003106:	643a      	str	r2, [r7, #64]	; 0x40
 8003108:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800310a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800310c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800310e:	e841 2300 	strex	r3, r2, [r1]
 8003112:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1e5      	bne.n	80030e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	3314      	adds	r3, #20
 8003120:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003122:	6a3b      	ldr	r3, [r7, #32]
 8003124:	e853 3f00 	ldrex	r3, [r3]
 8003128:	61fb      	str	r3, [r7, #28]
   return(result);
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	f023 0301 	bic.w	r3, r3, #1
 8003130:	64bb      	str	r3, [r7, #72]	; 0x48
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	3314      	adds	r3, #20
 8003138:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800313a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800313c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800313e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003140:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003142:	e841 2300 	strex	r3, r2, [r1]
 8003146:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1e5      	bne.n	800311a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	2b01      	cmp	r3, #1
 8003154:	d119      	bne.n	800318a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	330c      	adds	r3, #12
 800315c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	e853 3f00 	ldrex	r3, [r3]
 8003164:	60bb      	str	r3, [r7, #8]
   return(result);
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	f023 0310 	bic.w	r3, r3, #16
 800316c:	647b      	str	r3, [r7, #68]	; 0x44
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	330c      	adds	r3, #12
 8003174:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003176:	61ba      	str	r2, [r7, #24]
 8003178:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800317a:	6979      	ldr	r1, [r7, #20]
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	e841 2300 	strex	r3, r2, [r1]
 8003182:	613b      	str	r3, [r7, #16]
   return(result);
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1e5      	bne.n	8003156 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2220      	movs	r2, #32
 800318e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003198:	bf00      	nop
 800319a:	3754      	adds	r7, #84	; 0x54
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f7ff fee4 	bl	8002f8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031c4:	bf00      	nop
 80031c6:	3710      	adds	r7, #16
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b21      	cmp	r3, #33	; 0x21
 80031de:	d13e      	bne.n	800325e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031e8:	d114      	bne.n	8003214 <UART_Transmit_IT+0x48>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d110      	bne.n	8003214 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	881b      	ldrh	r3, [r3, #0]
 80031fc:	461a      	mov	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003206:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	1c9a      	adds	r2, r3, #2
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	621a      	str	r2, [r3, #32]
 8003212:	e008      	b.n	8003226 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	1c59      	adds	r1, r3, #1
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6211      	str	r1, [r2, #32]
 800321e:	781a      	ldrb	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800322a:	b29b      	uxth	r3, r3
 800322c:	3b01      	subs	r3, #1
 800322e:	b29b      	uxth	r3, r3
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	4619      	mov	r1, r3
 8003234:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10f      	bne.n	800325a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68da      	ldr	r2, [r3, #12]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003248:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003258:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800325a:	2300      	movs	r3, #0
 800325c:	e000      	b.n	8003260 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800325e:	2302      	movs	r3, #2
  }
}
 8003260:	4618      	mov	r0, r3
 8003262:	3714      	adds	r7, #20
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68da      	ldr	r2, [r3, #12]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003282:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f7ff fe73 	bl	8002f78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3708      	adds	r7, #8
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b08c      	sub	sp, #48	; 0x30
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b22      	cmp	r3, #34	; 0x22
 80032ae:	f040 80ae 	bne.w	800340e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032ba:	d117      	bne.n	80032ec <UART_Receive_IT+0x50>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d113      	bne.n	80032ec <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80032c4:	2300      	movs	r3, #0
 80032c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032cc:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032da:	b29a      	uxth	r2, r3
 80032dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e4:	1c9a      	adds	r2, r3, #2
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	629a      	str	r2, [r3, #40]	; 0x28
 80032ea:	e026      	b.n	800333a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80032f2:	2300      	movs	r3, #0
 80032f4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032fe:	d007      	beq.n	8003310 <UART_Receive_IT+0x74>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d10a      	bne.n	800331e <UART_Receive_IT+0x82>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d106      	bne.n	800331e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	b2da      	uxtb	r2, r3
 8003318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800331a:	701a      	strb	r2, [r3, #0]
 800331c:	e008      	b.n	8003330 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	b2db      	uxtb	r3, r3
 8003326:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800332a:	b2da      	uxtb	r2, r3
 800332c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800332e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003334:	1c5a      	adds	r2, r3, #1
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800333e:	b29b      	uxth	r3, r3
 8003340:	3b01      	subs	r3, #1
 8003342:	b29b      	uxth	r3, r3
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	4619      	mov	r1, r3
 8003348:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800334a:	2b00      	cmp	r3, #0
 800334c:	d15d      	bne.n	800340a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68da      	ldr	r2, [r3, #12]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 0220 	bic.w	r2, r2, #32
 800335c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68da      	ldr	r2, [r3, #12]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800336c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	695a      	ldr	r2, [r3, #20]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 0201 	bic.w	r2, r2, #1
 800337c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2220      	movs	r2, #32
 8003382:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003390:	2b01      	cmp	r3, #1
 8003392:	d135      	bne.n	8003400 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	330c      	adds	r3, #12
 80033a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	e853 3f00 	ldrex	r3, [r3]
 80033a8:	613b      	str	r3, [r7, #16]
   return(result);
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	f023 0310 	bic.w	r3, r3, #16
 80033b0:	627b      	str	r3, [r7, #36]	; 0x24
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	330c      	adds	r3, #12
 80033b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033ba:	623a      	str	r2, [r7, #32]
 80033bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033be:	69f9      	ldr	r1, [r7, #28]
 80033c0:	6a3a      	ldr	r2, [r7, #32]
 80033c2:	e841 2300 	strex	r3, r2, [r1]
 80033c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1e5      	bne.n	800339a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0310 	and.w	r3, r3, #16
 80033d8:	2b10      	cmp	r3, #16
 80033da:	d10a      	bne.n	80033f2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033dc:	2300      	movs	r3, #0
 80033de:	60fb      	str	r3, [r7, #12]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	60fb      	str	r3, [r7, #12]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	60fb      	str	r3, [r7, #12]
 80033f0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80033f6:	4619      	mov	r1, r3
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff fdd1 	bl	8002fa0 <HAL_UARTEx_RxEventCallback>
 80033fe:	e002      	b.n	8003406 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f7fd f8c3 	bl	800058c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003406:	2300      	movs	r3, #0
 8003408:	e002      	b.n	8003410 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800340a:	2300      	movs	r3, #0
 800340c:	e000      	b.n	8003410 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800340e:	2302      	movs	r3, #2
  }
}
 8003410:	4618      	mov	r0, r3
 8003412:	3730      	adds	r7, #48	; 0x30
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}

08003418 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003418:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800341c:	b0c0      	sub	sp, #256	; 0x100
 800341e:	af00      	add	r7, sp, #0
 8003420:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	691b      	ldr	r3, [r3, #16]
 800342c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003434:	68d9      	ldr	r1, [r3, #12]
 8003436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	ea40 0301 	orr.w	r3, r0, r1
 8003440:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	431a      	orrs	r2, r3
 8003450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	431a      	orrs	r2, r3
 8003458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	4313      	orrs	r3, r2
 8003460:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003470:	f021 010c 	bic.w	r1, r1, #12
 8003474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800347e:	430b      	orrs	r3, r1
 8003480:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800348e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003492:	6999      	ldr	r1, [r3, #24]
 8003494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	ea40 0301 	orr.w	r3, r0, r1
 800349e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80034a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	4b8f      	ldr	r3, [pc, #572]	; (80036e4 <UART_SetConfig+0x2cc>)
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d005      	beq.n	80034b8 <UART_SetConfig+0xa0>
 80034ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	4b8d      	ldr	r3, [pc, #564]	; (80036e8 <UART_SetConfig+0x2d0>)
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d104      	bne.n	80034c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80034b8:	f7ff f920 	bl	80026fc <HAL_RCC_GetPCLK2Freq>
 80034bc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80034c0:	e003      	b.n	80034ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80034c2:	f7ff f907 	bl	80026d4 <HAL_RCC_GetPCLK1Freq>
 80034c6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034ce:	69db      	ldr	r3, [r3, #28]
 80034d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034d4:	f040 810c 	bne.w	80036f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80034d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034dc:	2200      	movs	r2, #0
 80034de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80034e2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80034e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80034ea:	4622      	mov	r2, r4
 80034ec:	462b      	mov	r3, r5
 80034ee:	1891      	adds	r1, r2, r2
 80034f0:	65b9      	str	r1, [r7, #88]	; 0x58
 80034f2:	415b      	adcs	r3, r3
 80034f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80034f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80034fa:	4621      	mov	r1, r4
 80034fc:	eb12 0801 	adds.w	r8, r2, r1
 8003500:	4629      	mov	r1, r5
 8003502:	eb43 0901 	adc.w	r9, r3, r1
 8003506:	f04f 0200 	mov.w	r2, #0
 800350a:	f04f 0300 	mov.w	r3, #0
 800350e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003512:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003516:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800351a:	4690      	mov	r8, r2
 800351c:	4699      	mov	r9, r3
 800351e:	4623      	mov	r3, r4
 8003520:	eb18 0303 	adds.w	r3, r8, r3
 8003524:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003528:	462b      	mov	r3, r5
 800352a:	eb49 0303 	adc.w	r3, r9, r3
 800352e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003532:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800353e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003542:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003546:	460b      	mov	r3, r1
 8003548:	18db      	adds	r3, r3, r3
 800354a:	653b      	str	r3, [r7, #80]	; 0x50
 800354c:	4613      	mov	r3, r2
 800354e:	eb42 0303 	adc.w	r3, r2, r3
 8003552:	657b      	str	r3, [r7, #84]	; 0x54
 8003554:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003558:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800355c:	f7fc fe98 	bl	8000290 <__aeabi_uldivmod>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	4b61      	ldr	r3, [pc, #388]	; (80036ec <UART_SetConfig+0x2d4>)
 8003566:	fba3 2302 	umull	r2, r3, r3, r2
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	011c      	lsls	r4, r3, #4
 800356e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003572:	2200      	movs	r2, #0
 8003574:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003578:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800357c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003580:	4642      	mov	r2, r8
 8003582:	464b      	mov	r3, r9
 8003584:	1891      	adds	r1, r2, r2
 8003586:	64b9      	str	r1, [r7, #72]	; 0x48
 8003588:	415b      	adcs	r3, r3
 800358a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800358c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003590:	4641      	mov	r1, r8
 8003592:	eb12 0a01 	adds.w	sl, r2, r1
 8003596:	4649      	mov	r1, r9
 8003598:	eb43 0b01 	adc.w	fp, r3, r1
 800359c:	f04f 0200 	mov.w	r2, #0
 80035a0:	f04f 0300 	mov.w	r3, #0
 80035a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80035a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80035ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035b0:	4692      	mov	sl, r2
 80035b2:	469b      	mov	fp, r3
 80035b4:	4643      	mov	r3, r8
 80035b6:	eb1a 0303 	adds.w	r3, sl, r3
 80035ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80035be:	464b      	mov	r3, r9
 80035c0:	eb4b 0303 	adc.w	r3, fp, r3
 80035c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80035c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80035d4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80035d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80035dc:	460b      	mov	r3, r1
 80035de:	18db      	adds	r3, r3, r3
 80035e0:	643b      	str	r3, [r7, #64]	; 0x40
 80035e2:	4613      	mov	r3, r2
 80035e4:	eb42 0303 	adc.w	r3, r2, r3
 80035e8:	647b      	str	r3, [r7, #68]	; 0x44
 80035ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80035ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80035f2:	f7fc fe4d 	bl	8000290 <__aeabi_uldivmod>
 80035f6:	4602      	mov	r2, r0
 80035f8:	460b      	mov	r3, r1
 80035fa:	4611      	mov	r1, r2
 80035fc:	4b3b      	ldr	r3, [pc, #236]	; (80036ec <UART_SetConfig+0x2d4>)
 80035fe:	fba3 2301 	umull	r2, r3, r3, r1
 8003602:	095b      	lsrs	r3, r3, #5
 8003604:	2264      	movs	r2, #100	; 0x64
 8003606:	fb02 f303 	mul.w	r3, r2, r3
 800360a:	1acb      	subs	r3, r1, r3
 800360c:	00db      	lsls	r3, r3, #3
 800360e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003612:	4b36      	ldr	r3, [pc, #216]	; (80036ec <UART_SetConfig+0x2d4>)
 8003614:	fba3 2302 	umull	r2, r3, r3, r2
 8003618:	095b      	lsrs	r3, r3, #5
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003620:	441c      	add	r4, r3
 8003622:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003626:	2200      	movs	r2, #0
 8003628:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800362c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003630:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003634:	4642      	mov	r2, r8
 8003636:	464b      	mov	r3, r9
 8003638:	1891      	adds	r1, r2, r2
 800363a:	63b9      	str	r1, [r7, #56]	; 0x38
 800363c:	415b      	adcs	r3, r3
 800363e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003640:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003644:	4641      	mov	r1, r8
 8003646:	1851      	adds	r1, r2, r1
 8003648:	6339      	str	r1, [r7, #48]	; 0x30
 800364a:	4649      	mov	r1, r9
 800364c:	414b      	adcs	r3, r1
 800364e:	637b      	str	r3, [r7, #52]	; 0x34
 8003650:	f04f 0200 	mov.w	r2, #0
 8003654:	f04f 0300 	mov.w	r3, #0
 8003658:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800365c:	4659      	mov	r1, fp
 800365e:	00cb      	lsls	r3, r1, #3
 8003660:	4651      	mov	r1, sl
 8003662:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003666:	4651      	mov	r1, sl
 8003668:	00ca      	lsls	r2, r1, #3
 800366a:	4610      	mov	r0, r2
 800366c:	4619      	mov	r1, r3
 800366e:	4603      	mov	r3, r0
 8003670:	4642      	mov	r2, r8
 8003672:	189b      	adds	r3, r3, r2
 8003674:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003678:	464b      	mov	r3, r9
 800367a:	460a      	mov	r2, r1
 800367c:	eb42 0303 	adc.w	r3, r2, r3
 8003680:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003690:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003694:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003698:	460b      	mov	r3, r1
 800369a:	18db      	adds	r3, r3, r3
 800369c:	62bb      	str	r3, [r7, #40]	; 0x28
 800369e:	4613      	mov	r3, r2
 80036a0:	eb42 0303 	adc.w	r3, r2, r3
 80036a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80036aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80036ae:	f7fc fdef 	bl	8000290 <__aeabi_uldivmod>
 80036b2:	4602      	mov	r2, r0
 80036b4:	460b      	mov	r3, r1
 80036b6:	4b0d      	ldr	r3, [pc, #52]	; (80036ec <UART_SetConfig+0x2d4>)
 80036b8:	fba3 1302 	umull	r1, r3, r3, r2
 80036bc:	095b      	lsrs	r3, r3, #5
 80036be:	2164      	movs	r1, #100	; 0x64
 80036c0:	fb01 f303 	mul.w	r3, r1, r3
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	3332      	adds	r3, #50	; 0x32
 80036ca:	4a08      	ldr	r2, [pc, #32]	; (80036ec <UART_SetConfig+0x2d4>)
 80036cc:	fba2 2303 	umull	r2, r3, r2, r3
 80036d0:	095b      	lsrs	r3, r3, #5
 80036d2:	f003 0207 	and.w	r2, r3, #7
 80036d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4422      	add	r2, r4
 80036de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80036e0:	e106      	b.n	80038f0 <UART_SetConfig+0x4d8>
 80036e2:	bf00      	nop
 80036e4:	40011000 	.word	0x40011000
 80036e8:	40011400 	.word	0x40011400
 80036ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80036f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036f4:	2200      	movs	r2, #0
 80036f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80036fa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80036fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003702:	4642      	mov	r2, r8
 8003704:	464b      	mov	r3, r9
 8003706:	1891      	adds	r1, r2, r2
 8003708:	6239      	str	r1, [r7, #32]
 800370a:	415b      	adcs	r3, r3
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
 800370e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003712:	4641      	mov	r1, r8
 8003714:	1854      	adds	r4, r2, r1
 8003716:	4649      	mov	r1, r9
 8003718:	eb43 0501 	adc.w	r5, r3, r1
 800371c:	f04f 0200 	mov.w	r2, #0
 8003720:	f04f 0300 	mov.w	r3, #0
 8003724:	00eb      	lsls	r3, r5, #3
 8003726:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800372a:	00e2      	lsls	r2, r4, #3
 800372c:	4614      	mov	r4, r2
 800372e:	461d      	mov	r5, r3
 8003730:	4643      	mov	r3, r8
 8003732:	18e3      	adds	r3, r4, r3
 8003734:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003738:	464b      	mov	r3, r9
 800373a:	eb45 0303 	adc.w	r3, r5, r3
 800373e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800374e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003752:	f04f 0200 	mov.w	r2, #0
 8003756:	f04f 0300 	mov.w	r3, #0
 800375a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800375e:	4629      	mov	r1, r5
 8003760:	008b      	lsls	r3, r1, #2
 8003762:	4621      	mov	r1, r4
 8003764:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003768:	4621      	mov	r1, r4
 800376a:	008a      	lsls	r2, r1, #2
 800376c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003770:	f7fc fd8e 	bl	8000290 <__aeabi_uldivmod>
 8003774:	4602      	mov	r2, r0
 8003776:	460b      	mov	r3, r1
 8003778:	4b60      	ldr	r3, [pc, #384]	; (80038fc <UART_SetConfig+0x4e4>)
 800377a:	fba3 2302 	umull	r2, r3, r3, r2
 800377e:	095b      	lsrs	r3, r3, #5
 8003780:	011c      	lsls	r4, r3, #4
 8003782:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003786:	2200      	movs	r2, #0
 8003788:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800378c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003790:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003794:	4642      	mov	r2, r8
 8003796:	464b      	mov	r3, r9
 8003798:	1891      	adds	r1, r2, r2
 800379a:	61b9      	str	r1, [r7, #24]
 800379c:	415b      	adcs	r3, r3
 800379e:	61fb      	str	r3, [r7, #28]
 80037a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037a4:	4641      	mov	r1, r8
 80037a6:	1851      	adds	r1, r2, r1
 80037a8:	6139      	str	r1, [r7, #16]
 80037aa:	4649      	mov	r1, r9
 80037ac:	414b      	adcs	r3, r1
 80037ae:	617b      	str	r3, [r7, #20]
 80037b0:	f04f 0200 	mov.w	r2, #0
 80037b4:	f04f 0300 	mov.w	r3, #0
 80037b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80037bc:	4659      	mov	r1, fp
 80037be:	00cb      	lsls	r3, r1, #3
 80037c0:	4651      	mov	r1, sl
 80037c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037c6:	4651      	mov	r1, sl
 80037c8:	00ca      	lsls	r2, r1, #3
 80037ca:	4610      	mov	r0, r2
 80037cc:	4619      	mov	r1, r3
 80037ce:	4603      	mov	r3, r0
 80037d0:	4642      	mov	r2, r8
 80037d2:	189b      	adds	r3, r3, r2
 80037d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80037d8:	464b      	mov	r3, r9
 80037da:	460a      	mov	r2, r1
 80037dc:	eb42 0303 	adc.w	r3, r2, r3
 80037e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80037e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80037ee:	67fa      	str	r2, [r7, #124]	; 0x7c
 80037f0:	f04f 0200 	mov.w	r2, #0
 80037f4:	f04f 0300 	mov.w	r3, #0
 80037f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80037fc:	4649      	mov	r1, r9
 80037fe:	008b      	lsls	r3, r1, #2
 8003800:	4641      	mov	r1, r8
 8003802:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003806:	4641      	mov	r1, r8
 8003808:	008a      	lsls	r2, r1, #2
 800380a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800380e:	f7fc fd3f 	bl	8000290 <__aeabi_uldivmod>
 8003812:	4602      	mov	r2, r0
 8003814:	460b      	mov	r3, r1
 8003816:	4611      	mov	r1, r2
 8003818:	4b38      	ldr	r3, [pc, #224]	; (80038fc <UART_SetConfig+0x4e4>)
 800381a:	fba3 2301 	umull	r2, r3, r3, r1
 800381e:	095b      	lsrs	r3, r3, #5
 8003820:	2264      	movs	r2, #100	; 0x64
 8003822:	fb02 f303 	mul.w	r3, r2, r3
 8003826:	1acb      	subs	r3, r1, r3
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	3332      	adds	r3, #50	; 0x32
 800382c:	4a33      	ldr	r2, [pc, #204]	; (80038fc <UART_SetConfig+0x4e4>)
 800382e:	fba2 2303 	umull	r2, r3, r2, r3
 8003832:	095b      	lsrs	r3, r3, #5
 8003834:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003838:	441c      	add	r4, r3
 800383a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800383e:	2200      	movs	r2, #0
 8003840:	673b      	str	r3, [r7, #112]	; 0x70
 8003842:	677a      	str	r2, [r7, #116]	; 0x74
 8003844:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003848:	4642      	mov	r2, r8
 800384a:	464b      	mov	r3, r9
 800384c:	1891      	adds	r1, r2, r2
 800384e:	60b9      	str	r1, [r7, #8]
 8003850:	415b      	adcs	r3, r3
 8003852:	60fb      	str	r3, [r7, #12]
 8003854:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003858:	4641      	mov	r1, r8
 800385a:	1851      	adds	r1, r2, r1
 800385c:	6039      	str	r1, [r7, #0]
 800385e:	4649      	mov	r1, r9
 8003860:	414b      	adcs	r3, r1
 8003862:	607b      	str	r3, [r7, #4]
 8003864:	f04f 0200 	mov.w	r2, #0
 8003868:	f04f 0300 	mov.w	r3, #0
 800386c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003870:	4659      	mov	r1, fp
 8003872:	00cb      	lsls	r3, r1, #3
 8003874:	4651      	mov	r1, sl
 8003876:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800387a:	4651      	mov	r1, sl
 800387c:	00ca      	lsls	r2, r1, #3
 800387e:	4610      	mov	r0, r2
 8003880:	4619      	mov	r1, r3
 8003882:	4603      	mov	r3, r0
 8003884:	4642      	mov	r2, r8
 8003886:	189b      	adds	r3, r3, r2
 8003888:	66bb      	str	r3, [r7, #104]	; 0x68
 800388a:	464b      	mov	r3, r9
 800388c:	460a      	mov	r2, r1
 800388e:	eb42 0303 	adc.w	r3, r2, r3
 8003892:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	663b      	str	r3, [r7, #96]	; 0x60
 800389e:	667a      	str	r2, [r7, #100]	; 0x64
 80038a0:	f04f 0200 	mov.w	r2, #0
 80038a4:	f04f 0300 	mov.w	r3, #0
 80038a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80038ac:	4649      	mov	r1, r9
 80038ae:	008b      	lsls	r3, r1, #2
 80038b0:	4641      	mov	r1, r8
 80038b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038b6:	4641      	mov	r1, r8
 80038b8:	008a      	lsls	r2, r1, #2
 80038ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80038be:	f7fc fce7 	bl	8000290 <__aeabi_uldivmod>
 80038c2:	4602      	mov	r2, r0
 80038c4:	460b      	mov	r3, r1
 80038c6:	4b0d      	ldr	r3, [pc, #52]	; (80038fc <UART_SetConfig+0x4e4>)
 80038c8:	fba3 1302 	umull	r1, r3, r3, r2
 80038cc:	095b      	lsrs	r3, r3, #5
 80038ce:	2164      	movs	r1, #100	; 0x64
 80038d0:	fb01 f303 	mul.w	r3, r1, r3
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	011b      	lsls	r3, r3, #4
 80038d8:	3332      	adds	r3, #50	; 0x32
 80038da:	4a08      	ldr	r2, [pc, #32]	; (80038fc <UART_SetConfig+0x4e4>)
 80038dc:	fba2 2303 	umull	r2, r3, r2, r3
 80038e0:	095b      	lsrs	r3, r3, #5
 80038e2:	f003 020f 	and.w	r2, r3, #15
 80038e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4422      	add	r2, r4
 80038ee:	609a      	str	r2, [r3, #8]
}
 80038f0:	bf00      	nop
 80038f2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80038f6:	46bd      	mov	sp, r7
 80038f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038fc:	51eb851f 	.word	0x51eb851f

08003900 <std>:
 8003900:	2300      	movs	r3, #0
 8003902:	b510      	push	{r4, lr}
 8003904:	4604      	mov	r4, r0
 8003906:	e9c0 3300 	strd	r3, r3, [r0]
 800390a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800390e:	6083      	str	r3, [r0, #8]
 8003910:	8181      	strh	r1, [r0, #12]
 8003912:	6643      	str	r3, [r0, #100]	; 0x64
 8003914:	81c2      	strh	r2, [r0, #14]
 8003916:	6183      	str	r3, [r0, #24]
 8003918:	4619      	mov	r1, r3
 800391a:	2208      	movs	r2, #8
 800391c:	305c      	adds	r0, #92	; 0x5c
 800391e:	f000 fa17 	bl	8003d50 <memset>
 8003922:	4b0d      	ldr	r3, [pc, #52]	; (8003958 <std+0x58>)
 8003924:	6263      	str	r3, [r4, #36]	; 0x24
 8003926:	4b0d      	ldr	r3, [pc, #52]	; (800395c <std+0x5c>)
 8003928:	62a3      	str	r3, [r4, #40]	; 0x28
 800392a:	4b0d      	ldr	r3, [pc, #52]	; (8003960 <std+0x60>)
 800392c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800392e:	4b0d      	ldr	r3, [pc, #52]	; (8003964 <std+0x64>)
 8003930:	6323      	str	r3, [r4, #48]	; 0x30
 8003932:	4b0d      	ldr	r3, [pc, #52]	; (8003968 <std+0x68>)
 8003934:	6224      	str	r4, [r4, #32]
 8003936:	429c      	cmp	r4, r3
 8003938:	d006      	beq.n	8003948 <std+0x48>
 800393a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800393e:	4294      	cmp	r4, r2
 8003940:	d002      	beq.n	8003948 <std+0x48>
 8003942:	33d0      	adds	r3, #208	; 0xd0
 8003944:	429c      	cmp	r4, r3
 8003946:	d105      	bne.n	8003954 <std+0x54>
 8003948:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800394c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003950:	f000 ba9c 	b.w	8003e8c <__retarget_lock_init_recursive>
 8003954:	bd10      	pop	{r4, pc}
 8003956:	bf00      	nop
 8003958:	08003ba1 	.word	0x08003ba1
 800395c:	08003bc3 	.word	0x08003bc3
 8003960:	08003bfb 	.word	0x08003bfb
 8003964:	08003c1f 	.word	0x08003c1f
 8003968:	200002b0 	.word	0x200002b0

0800396c <stdio_exit_handler>:
 800396c:	4a02      	ldr	r2, [pc, #8]	; (8003978 <stdio_exit_handler+0xc>)
 800396e:	4903      	ldr	r1, [pc, #12]	; (800397c <stdio_exit_handler+0x10>)
 8003970:	4803      	ldr	r0, [pc, #12]	; (8003980 <stdio_exit_handler+0x14>)
 8003972:	f000 b869 	b.w	8003a48 <_fwalk_sglue>
 8003976:	bf00      	nop
 8003978:	2000000c 	.word	0x2000000c
 800397c:	080049e9 	.word	0x080049e9
 8003980:	20000018 	.word	0x20000018

08003984 <cleanup_stdio>:
 8003984:	6841      	ldr	r1, [r0, #4]
 8003986:	4b0c      	ldr	r3, [pc, #48]	; (80039b8 <cleanup_stdio+0x34>)
 8003988:	4299      	cmp	r1, r3
 800398a:	b510      	push	{r4, lr}
 800398c:	4604      	mov	r4, r0
 800398e:	d001      	beq.n	8003994 <cleanup_stdio+0x10>
 8003990:	f001 f82a 	bl	80049e8 <_fflush_r>
 8003994:	68a1      	ldr	r1, [r4, #8]
 8003996:	4b09      	ldr	r3, [pc, #36]	; (80039bc <cleanup_stdio+0x38>)
 8003998:	4299      	cmp	r1, r3
 800399a:	d002      	beq.n	80039a2 <cleanup_stdio+0x1e>
 800399c:	4620      	mov	r0, r4
 800399e:	f001 f823 	bl	80049e8 <_fflush_r>
 80039a2:	68e1      	ldr	r1, [r4, #12]
 80039a4:	4b06      	ldr	r3, [pc, #24]	; (80039c0 <cleanup_stdio+0x3c>)
 80039a6:	4299      	cmp	r1, r3
 80039a8:	d004      	beq.n	80039b4 <cleanup_stdio+0x30>
 80039aa:	4620      	mov	r0, r4
 80039ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039b0:	f001 b81a 	b.w	80049e8 <_fflush_r>
 80039b4:	bd10      	pop	{r4, pc}
 80039b6:	bf00      	nop
 80039b8:	200002b0 	.word	0x200002b0
 80039bc:	20000318 	.word	0x20000318
 80039c0:	20000380 	.word	0x20000380

080039c4 <global_stdio_init.part.0>:
 80039c4:	b510      	push	{r4, lr}
 80039c6:	4b0b      	ldr	r3, [pc, #44]	; (80039f4 <global_stdio_init.part.0+0x30>)
 80039c8:	4c0b      	ldr	r4, [pc, #44]	; (80039f8 <global_stdio_init.part.0+0x34>)
 80039ca:	4a0c      	ldr	r2, [pc, #48]	; (80039fc <global_stdio_init.part.0+0x38>)
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	4620      	mov	r0, r4
 80039d0:	2200      	movs	r2, #0
 80039d2:	2104      	movs	r1, #4
 80039d4:	f7ff ff94 	bl	8003900 <std>
 80039d8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80039dc:	2201      	movs	r2, #1
 80039de:	2109      	movs	r1, #9
 80039e0:	f7ff ff8e 	bl	8003900 <std>
 80039e4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80039e8:	2202      	movs	r2, #2
 80039ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039ee:	2112      	movs	r1, #18
 80039f0:	f7ff bf86 	b.w	8003900 <std>
 80039f4:	200003e8 	.word	0x200003e8
 80039f8:	200002b0 	.word	0x200002b0
 80039fc:	0800396d 	.word	0x0800396d

08003a00 <__sfp_lock_acquire>:
 8003a00:	4801      	ldr	r0, [pc, #4]	; (8003a08 <__sfp_lock_acquire+0x8>)
 8003a02:	f000 ba44 	b.w	8003e8e <__retarget_lock_acquire_recursive>
 8003a06:	bf00      	nop
 8003a08:	200003f1 	.word	0x200003f1

08003a0c <__sfp_lock_release>:
 8003a0c:	4801      	ldr	r0, [pc, #4]	; (8003a14 <__sfp_lock_release+0x8>)
 8003a0e:	f000 ba3f 	b.w	8003e90 <__retarget_lock_release_recursive>
 8003a12:	bf00      	nop
 8003a14:	200003f1 	.word	0x200003f1

08003a18 <__sinit>:
 8003a18:	b510      	push	{r4, lr}
 8003a1a:	4604      	mov	r4, r0
 8003a1c:	f7ff fff0 	bl	8003a00 <__sfp_lock_acquire>
 8003a20:	6a23      	ldr	r3, [r4, #32]
 8003a22:	b11b      	cbz	r3, 8003a2c <__sinit+0x14>
 8003a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a28:	f7ff bff0 	b.w	8003a0c <__sfp_lock_release>
 8003a2c:	4b04      	ldr	r3, [pc, #16]	; (8003a40 <__sinit+0x28>)
 8003a2e:	6223      	str	r3, [r4, #32]
 8003a30:	4b04      	ldr	r3, [pc, #16]	; (8003a44 <__sinit+0x2c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d1f5      	bne.n	8003a24 <__sinit+0xc>
 8003a38:	f7ff ffc4 	bl	80039c4 <global_stdio_init.part.0>
 8003a3c:	e7f2      	b.n	8003a24 <__sinit+0xc>
 8003a3e:	bf00      	nop
 8003a40:	08003985 	.word	0x08003985
 8003a44:	200003e8 	.word	0x200003e8

08003a48 <_fwalk_sglue>:
 8003a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a4c:	4607      	mov	r7, r0
 8003a4e:	4688      	mov	r8, r1
 8003a50:	4614      	mov	r4, r2
 8003a52:	2600      	movs	r6, #0
 8003a54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003a58:	f1b9 0901 	subs.w	r9, r9, #1
 8003a5c:	d505      	bpl.n	8003a6a <_fwalk_sglue+0x22>
 8003a5e:	6824      	ldr	r4, [r4, #0]
 8003a60:	2c00      	cmp	r4, #0
 8003a62:	d1f7      	bne.n	8003a54 <_fwalk_sglue+0xc>
 8003a64:	4630      	mov	r0, r6
 8003a66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a6a:	89ab      	ldrh	r3, [r5, #12]
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d907      	bls.n	8003a80 <_fwalk_sglue+0x38>
 8003a70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003a74:	3301      	adds	r3, #1
 8003a76:	d003      	beq.n	8003a80 <_fwalk_sglue+0x38>
 8003a78:	4629      	mov	r1, r5
 8003a7a:	4638      	mov	r0, r7
 8003a7c:	47c0      	blx	r8
 8003a7e:	4306      	orrs	r6, r0
 8003a80:	3568      	adds	r5, #104	; 0x68
 8003a82:	e7e9      	b.n	8003a58 <_fwalk_sglue+0x10>

08003a84 <iprintf>:
 8003a84:	b40f      	push	{r0, r1, r2, r3}
 8003a86:	b507      	push	{r0, r1, r2, lr}
 8003a88:	4906      	ldr	r1, [pc, #24]	; (8003aa4 <iprintf+0x20>)
 8003a8a:	ab04      	add	r3, sp, #16
 8003a8c:	6808      	ldr	r0, [r1, #0]
 8003a8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a92:	6881      	ldr	r1, [r0, #8]
 8003a94:	9301      	str	r3, [sp, #4]
 8003a96:	f000 fc77 	bl	8004388 <_vfiprintf_r>
 8003a9a:	b003      	add	sp, #12
 8003a9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003aa0:	b004      	add	sp, #16
 8003aa2:	4770      	bx	lr
 8003aa4:	20000064 	.word	0x20000064

08003aa8 <_puts_r>:
 8003aa8:	6a03      	ldr	r3, [r0, #32]
 8003aaa:	b570      	push	{r4, r5, r6, lr}
 8003aac:	6884      	ldr	r4, [r0, #8]
 8003aae:	4605      	mov	r5, r0
 8003ab0:	460e      	mov	r6, r1
 8003ab2:	b90b      	cbnz	r3, 8003ab8 <_puts_r+0x10>
 8003ab4:	f7ff ffb0 	bl	8003a18 <__sinit>
 8003ab8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003aba:	07db      	lsls	r3, r3, #31
 8003abc:	d405      	bmi.n	8003aca <_puts_r+0x22>
 8003abe:	89a3      	ldrh	r3, [r4, #12]
 8003ac0:	0598      	lsls	r0, r3, #22
 8003ac2:	d402      	bmi.n	8003aca <_puts_r+0x22>
 8003ac4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ac6:	f000 f9e2 	bl	8003e8e <__retarget_lock_acquire_recursive>
 8003aca:	89a3      	ldrh	r3, [r4, #12]
 8003acc:	0719      	lsls	r1, r3, #28
 8003ace:	d513      	bpl.n	8003af8 <_puts_r+0x50>
 8003ad0:	6923      	ldr	r3, [r4, #16]
 8003ad2:	b18b      	cbz	r3, 8003af8 <_puts_r+0x50>
 8003ad4:	3e01      	subs	r6, #1
 8003ad6:	68a3      	ldr	r3, [r4, #8]
 8003ad8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003adc:	3b01      	subs	r3, #1
 8003ade:	60a3      	str	r3, [r4, #8]
 8003ae0:	b9e9      	cbnz	r1, 8003b1e <_puts_r+0x76>
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	da2e      	bge.n	8003b44 <_puts_r+0x9c>
 8003ae6:	4622      	mov	r2, r4
 8003ae8:	210a      	movs	r1, #10
 8003aea:	4628      	mov	r0, r5
 8003aec:	f000 f89b 	bl	8003c26 <__swbuf_r>
 8003af0:	3001      	adds	r0, #1
 8003af2:	d007      	beq.n	8003b04 <_puts_r+0x5c>
 8003af4:	250a      	movs	r5, #10
 8003af6:	e007      	b.n	8003b08 <_puts_r+0x60>
 8003af8:	4621      	mov	r1, r4
 8003afa:	4628      	mov	r0, r5
 8003afc:	f000 f8d0 	bl	8003ca0 <__swsetup_r>
 8003b00:	2800      	cmp	r0, #0
 8003b02:	d0e7      	beq.n	8003ad4 <_puts_r+0x2c>
 8003b04:	f04f 35ff 	mov.w	r5, #4294967295
 8003b08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b0a:	07da      	lsls	r2, r3, #31
 8003b0c:	d405      	bmi.n	8003b1a <_puts_r+0x72>
 8003b0e:	89a3      	ldrh	r3, [r4, #12]
 8003b10:	059b      	lsls	r3, r3, #22
 8003b12:	d402      	bmi.n	8003b1a <_puts_r+0x72>
 8003b14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b16:	f000 f9bb 	bl	8003e90 <__retarget_lock_release_recursive>
 8003b1a:	4628      	mov	r0, r5
 8003b1c:	bd70      	pop	{r4, r5, r6, pc}
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	da04      	bge.n	8003b2c <_puts_r+0x84>
 8003b22:	69a2      	ldr	r2, [r4, #24]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	dc06      	bgt.n	8003b36 <_puts_r+0x8e>
 8003b28:	290a      	cmp	r1, #10
 8003b2a:	d004      	beq.n	8003b36 <_puts_r+0x8e>
 8003b2c:	6823      	ldr	r3, [r4, #0]
 8003b2e:	1c5a      	adds	r2, r3, #1
 8003b30:	6022      	str	r2, [r4, #0]
 8003b32:	7019      	strb	r1, [r3, #0]
 8003b34:	e7cf      	b.n	8003ad6 <_puts_r+0x2e>
 8003b36:	4622      	mov	r2, r4
 8003b38:	4628      	mov	r0, r5
 8003b3a:	f000 f874 	bl	8003c26 <__swbuf_r>
 8003b3e:	3001      	adds	r0, #1
 8003b40:	d1c9      	bne.n	8003ad6 <_puts_r+0x2e>
 8003b42:	e7df      	b.n	8003b04 <_puts_r+0x5c>
 8003b44:	6823      	ldr	r3, [r4, #0]
 8003b46:	250a      	movs	r5, #10
 8003b48:	1c5a      	adds	r2, r3, #1
 8003b4a:	6022      	str	r2, [r4, #0]
 8003b4c:	701d      	strb	r5, [r3, #0]
 8003b4e:	e7db      	b.n	8003b08 <_puts_r+0x60>

08003b50 <puts>:
 8003b50:	4b02      	ldr	r3, [pc, #8]	; (8003b5c <puts+0xc>)
 8003b52:	4601      	mov	r1, r0
 8003b54:	6818      	ldr	r0, [r3, #0]
 8003b56:	f7ff bfa7 	b.w	8003aa8 <_puts_r>
 8003b5a:	bf00      	nop
 8003b5c:	20000064 	.word	0x20000064

08003b60 <siprintf>:
 8003b60:	b40e      	push	{r1, r2, r3}
 8003b62:	b500      	push	{lr}
 8003b64:	b09c      	sub	sp, #112	; 0x70
 8003b66:	ab1d      	add	r3, sp, #116	; 0x74
 8003b68:	9002      	str	r0, [sp, #8]
 8003b6a:	9006      	str	r0, [sp, #24]
 8003b6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003b70:	4809      	ldr	r0, [pc, #36]	; (8003b98 <siprintf+0x38>)
 8003b72:	9107      	str	r1, [sp, #28]
 8003b74:	9104      	str	r1, [sp, #16]
 8003b76:	4909      	ldr	r1, [pc, #36]	; (8003b9c <siprintf+0x3c>)
 8003b78:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b7c:	9105      	str	r1, [sp, #20]
 8003b7e:	6800      	ldr	r0, [r0, #0]
 8003b80:	9301      	str	r3, [sp, #4]
 8003b82:	a902      	add	r1, sp, #8
 8003b84:	f000 fad8 	bl	8004138 <_svfiprintf_r>
 8003b88:	9b02      	ldr	r3, [sp, #8]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	701a      	strb	r2, [r3, #0]
 8003b8e:	b01c      	add	sp, #112	; 0x70
 8003b90:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b94:	b003      	add	sp, #12
 8003b96:	4770      	bx	lr
 8003b98:	20000064 	.word	0x20000064
 8003b9c:	ffff0208 	.word	0xffff0208

08003ba0 <__sread>:
 8003ba0:	b510      	push	{r4, lr}
 8003ba2:	460c      	mov	r4, r1
 8003ba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ba8:	f000 f922 	bl	8003df0 <_read_r>
 8003bac:	2800      	cmp	r0, #0
 8003bae:	bfab      	itete	ge
 8003bb0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003bb2:	89a3      	ldrhlt	r3, [r4, #12]
 8003bb4:	181b      	addge	r3, r3, r0
 8003bb6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003bba:	bfac      	ite	ge
 8003bbc:	6563      	strge	r3, [r4, #84]	; 0x54
 8003bbe:	81a3      	strhlt	r3, [r4, #12]
 8003bc0:	bd10      	pop	{r4, pc}

08003bc2 <__swrite>:
 8003bc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bc6:	461f      	mov	r7, r3
 8003bc8:	898b      	ldrh	r3, [r1, #12]
 8003bca:	05db      	lsls	r3, r3, #23
 8003bcc:	4605      	mov	r5, r0
 8003bce:	460c      	mov	r4, r1
 8003bd0:	4616      	mov	r6, r2
 8003bd2:	d505      	bpl.n	8003be0 <__swrite+0x1e>
 8003bd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bd8:	2302      	movs	r3, #2
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f000 f8f6 	bl	8003dcc <_lseek_r>
 8003be0:	89a3      	ldrh	r3, [r4, #12]
 8003be2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003be6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003bea:	81a3      	strh	r3, [r4, #12]
 8003bec:	4632      	mov	r2, r6
 8003bee:	463b      	mov	r3, r7
 8003bf0:	4628      	mov	r0, r5
 8003bf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003bf6:	f000 b90d 	b.w	8003e14 <_write_r>

08003bfa <__sseek>:
 8003bfa:	b510      	push	{r4, lr}
 8003bfc:	460c      	mov	r4, r1
 8003bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c02:	f000 f8e3 	bl	8003dcc <_lseek_r>
 8003c06:	1c43      	adds	r3, r0, #1
 8003c08:	89a3      	ldrh	r3, [r4, #12]
 8003c0a:	bf15      	itete	ne
 8003c0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8003c0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003c12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c16:	81a3      	strheq	r3, [r4, #12]
 8003c18:	bf18      	it	ne
 8003c1a:	81a3      	strhne	r3, [r4, #12]
 8003c1c:	bd10      	pop	{r4, pc}

08003c1e <__sclose>:
 8003c1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c22:	f000 b8c3 	b.w	8003dac <_close_r>

08003c26 <__swbuf_r>:
 8003c26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c28:	460e      	mov	r6, r1
 8003c2a:	4614      	mov	r4, r2
 8003c2c:	4605      	mov	r5, r0
 8003c2e:	b118      	cbz	r0, 8003c38 <__swbuf_r+0x12>
 8003c30:	6a03      	ldr	r3, [r0, #32]
 8003c32:	b90b      	cbnz	r3, 8003c38 <__swbuf_r+0x12>
 8003c34:	f7ff fef0 	bl	8003a18 <__sinit>
 8003c38:	69a3      	ldr	r3, [r4, #24]
 8003c3a:	60a3      	str	r3, [r4, #8]
 8003c3c:	89a3      	ldrh	r3, [r4, #12]
 8003c3e:	071a      	lsls	r2, r3, #28
 8003c40:	d525      	bpl.n	8003c8e <__swbuf_r+0x68>
 8003c42:	6923      	ldr	r3, [r4, #16]
 8003c44:	b31b      	cbz	r3, 8003c8e <__swbuf_r+0x68>
 8003c46:	6823      	ldr	r3, [r4, #0]
 8003c48:	6922      	ldr	r2, [r4, #16]
 8003c4a:	1a98      	subs	r0, r3, r2
 8003c4c:	6963      	ldr	r3, [r4, #20]
 8003c4e:	b2f6      	uxtb	r6, r6
 8003c50:	4283      	cmp	r3, r0
 8003c52:	4637      	mov	r7, r6
 8003c54:	dc04      	bgt.n	8003c60 <__swbuf_r+0x3a>
 8003c56:	4621      	mov	r1, r4
 8003c58:	4628      	mov	r0, r5
 8003c5a:	f000 fec5 	bl	80049e8 <_fflush_r>
 8003c5e:	b9e0      	cbnz	r0, 8003c9a <__swbuf_r+0x74>
 8003c60:	68a3      	ldr	r3, [r4, #8]
 8003c62:	3b01      	subs	r3, #1
 8003c64:	60a3      	str	r3, [r4, #8]
 8003c66:	6823      	ldr	r3, [r4, #0]
 8003c68:	1c5a      	adds	r2, r3, #1
 8003c6a:	6022      	str	r2, [r4, #0]
 8003c6c:	701e      	strb	r6, [r3, #0]
 8003c6e:	6962      	ldr	r2, [r4, #20]
 8003c70:	1c43      	adds	r3, r0, #1
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d004      	beq.n	8003c80 <__swbuf_r+0x5a>
 8003c76:	89a3      	ldrh	r3, [r4, #12]
 8003c78:	07db      	lsls	r3, r3, #31
 8003c7a:	d506      	bpl.n	8003c8a <__swbuf_r+0x64>
 8003c7c:	2e0a      	cmp	r6, #10
 8003c7e:	d104      	bne.n	8003c8a <__swbuf_r+0x64>
 8003c80:	4621      	mov	r1, r4
 8003c82:	4628      	mov	r0, r5
 8003c84:	f000 feb0 	bl	80049e8 <_fflush_r>
 8003c88:	b938      	cbnz	r0, 8003c9a <__swbuf_r+0x74>
 8003c8a:	4638      	mov	r0, r7
 8003c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c8e:	4621      	mov	r1, r4
 8003c90:	4628      	mov	r0, r5
 8003c92:	f000 f805 	bl	8003ca0 <__swsetup_r>
 8003c96:	2800      	cmp	r0, #0
 8003c98:	d0d5      	beq.n	8003c46 <__swbuf_r+0x20>
 8003c9a:	f04f 37ff 	mov.w	r7, #4294967295
 8003c9e:	e7f4      	b.n	8003c8a <__swbuf_r+0x64>

08003ca0 <__swsetup_r>:
 8003ca0:	b538      	push	{r3, r4, r5, lr}
 8003ca2:	4b2a      	ldr	r3, [pc, #168]	; (8003d4c <__swsetup_r+0xac>)
 8003ca4:	4605      	mov	r5, r0
 8003ca6:	6818      	ldr	r0, [r3, #0]
 8003ca8:	460c      	mov	r4, r1
 8003caa:	b118      	cbz	r0, 8003cb4 <__swsetup_r+0x14>
 8003cac:	6a03      	ldr	r3, [r0, #32]
 8003cae:	b90b      	cbnz	r3, 8003cb4 <__swsetup_r+0x14>
 8003cb0:	f7ff feb2 	bl	8003a18 <__sinit>
 8003cb4:	89a3      	ldrh	r3, [r4, #12]
 8003cb6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003cba:	0718      	lsls	r0, r3, #28
 8003cbc:	d422      	bmi.n	8003d04 <__swsetup_r+0x64>
 8003cbe:	06d9      	lsls	r1, r3, #27
 8003cc0:	d407      	bmi.n	8003cd2 <__swsetup_r+0x32>
 8003cc2:	2309      	movs	r3, #9
 8003cc4:	602b      	str	r3, [r5, #0]
 8003cc6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003cca:	81a3      	strh	r3, [r4, #12]
 8003ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cd0:	e034      	b.n	8003d3c <__swsetup_r+0x9c>
 8003cd2:	0758      	lsls	r0, r3, #29
 8003cd4:	d512      	bpl.n	8003cfc <__swsetup_r+0x5c>
 8003cd6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cd8:	b141      	cbz	r1, 8003cec <__swsetup_r+0x4c>
 8003cda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003cde:	4299      	cmp	r1, r3
 8003ce0:	d002      	beq.n	8003ce8 <__swsetup_r+0x48>
 8003ce2:	4628      	mov	r0, r5
 8003ce4:	f000 f8d6 	bl	8003e94 <_free_r>
 8003ce8:	2300      	movs	r3, #0
 8003cea:	6363      	str	r3, [r4, #52]	; 0x34
 8003cec:	89a3      	ldrh	r3, [r4, #12]
 8003cee:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003cf2:	81a3      	strh	r3, [r4, #12]
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	6063      	str	r3, [r4, #4]
 8003cf8:	6923      	ldr	r3, [r4, #16]
 8003cfa:	6023      	str	r3, [r4, #0]
 8003cfc:	89a3      	ldrh	r3, [r4, #12]
 8003cfe:	f043 0308 	orr.w	r3, r3, #8
 8003d02:	81a3      	strh	r3, [r4, #12]
 8003d04:	6923      	ldr	r3, [r4, #16]
 8003d06:	b94b      	cbnz	r3, 8003d1c <__swsetup_r+0x7c>
 8003d08:	89a3      	ldrh	r3, [r4, #12]
 8003d0a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003d0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d12:	d003      	beq.n	8003d1c <__swsetup_r+0x7c>
 8003d14:	4621      	mov	r1, r4
 8003d16:	4628      	mov	r0, r5
 8003d18:	f000 feb4 	bl	8004a84 <__smakebuf_r>
 8003d1c:	89a0      	ldrh	r0, [r4, #12]
 8003d1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d22:	f010 0301 	ands.w	r3, r0, #1
 8003d26:	d00a      	beq.n	8003d3e <__swsetup_r+0x9e>
 8003d28:	2300      	movs	r3, #0
 8003d2a:	60a3      	str	r3, [r4, #8]
 8003d2c:	6963      	ldr	r3, [r4, #20]
 8003d2e:	425b      	negs	r3, r3
 8003d30:	61a3      	str	r3, [r4, #24]
 8003d32:	6923      	ldr	r3, [r4, #16]
 8003d34:	b943      	cbnz	r3, 8003d48 <__swsetup_r+0xa8>
 8003d36:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003d3a:	d1c4      	bne.n	8003cc6 <__swsetup_r+0x26>
 8003d3c:	bd38      	pop	{r3, r4, r5, pc}
 8003d3e:	0781      	lsls	r1, r0, #30
 8003d40:	bf58      	it	pl
 8003d42:	6963      	ldrpl	r3, [r4, #20]
 8003d44:	60a3      	str	r3, [r4, #8]
 8003d46:	e7f4      	b.n	8003d32 <__swsetup_r+0x92>
 8003d48:	2000      	movs	r0, #0
 8003d4a:	e7f7      	b.n	8003d3c <__swsetup_r+0x9c>
 8003d4c:	20000064 	.word	0x20000064

08003d50 <memset>:
 8003d50:	4402      	add	r2, r0
 8003d52:	4603      	mov	r3, r0
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d100      	bne.n	8003d5a <memset+0xa>
 8003d58:	4770      	bx	lr
 8003d5a:	f803 1b01 	strb.w	r1, [r3], #1
 8003d5e:	e7f9      	b.n	8003d54 <memset+0x4>

08003d60 <strncmp>:
 8003d60:	b510      	push	{r4, lr}
 8003d62:	b16a      	cbz	r2, 8003d80 <strncmp+0x20>
 8003d64:	3901      	subs	r1, #1
 8003d66:	1884      	adds	r4, r0, r2
 8003d68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d103      	bne.n	8003d7c <strncmp+0x1c>
 8003d74:	42a0      	cmp	r0, r4
 8003d76:	d001      	beq.n	8003d7c <strncmp+0x1c>
 8003d78:	2a00      	cmp	r2, #0
 8003d7a:	d1f5      	bne.n	8003d68 <strncmp+0x8>
 8003d7c:	1ad0      	subs	r0, r2, r3
 8003d7e:	bd10      	pop	{r4, pc}
 8003d80:	4610      	mov	r0, r2
 8003d82:	e7fc      	b.n	8003d7e <strncmp+0x1e>

08003d84 <strncpy>:
 8003d84:	b510      	push	{r4, lr}
 8003d86:	3901      	subs	r1, #1
 8003d88:	4603      	mov	r3, r0
 8003d8a:	b132      	cbz	r2, 8003d9a <strncpy+0x16>
 8003d8c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8003d90:	f803 4b01 	strb.w	r4, [r3], #1
 8003d94:	3a01      	subs	r2, #1
 8003d96:	2c00      	cmp	r4, #0
 8003d98:	d1f7      	bne.n	8003d8a <strncpy+0x6>
 8003d9a:	441a      	add	r2, r3
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d100      	bne.n	8003da4 <strncpy+0x20>
 8003da2:	bd10      	pop	{r4, pc}
 8003da4:	f803 1b01 	strb.w	r1, [r3], #1
 8003da8:	e7f9      	b.n	8003d9e <strncpy+0x1a>
	...

08003dac <_close_r>:
 8003dac:	b538      	push	{r3, r4, r5, lr}
 8003dae:	4d06      	ldr	r5, [pc, #24]	; (8003dc8 <_close_r+0x1c>)
 8003db0:	2300      	movs	r3, #0
 8003db2:	4604      	mov	r4, r0
 8003db4:	4608      	mov	r0, r1
 8003db6:	602b      	str	r3, [r5, #0]
 8003db8:	f7fd f8bf 	bl	8000f3a <_close>
 8003dbc:	1c43      	adds	r3, r0, #1
 8003dbe:	d102      	bne.n	8003dc6 <_close_r+0x1a>
 8003dc0:	682b      	ldr	r3, [r5, #0]
 8003dc2:	b103      	cbz	r3, 8003dc6 <_close_r+0x1a>
 8003dc4:	6023      	str	r3, [r4, #0]
 8003dc6:	bd38      	pop	{r3, r4, r5, pc}
 8003dc8:	200003ec 	.word	0x200003ec

08003dcc <_lseek_r>:
 8003dcc:	b538      	push	{r3, r4, r5, lr}
 8003dce:	4d07      	ldr	r5, [pc, #28]	; (8003dec <_lseek_r+0x20>)
 8003dd0:	4604      	mov	r4, r0
 8003dd2:	4608      	mov	r0, r1
 8003dd4:	4611      	mov	r1, r2
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	602a      	str	r2, [r5, #0]
 8003dda:	461a      	mov	r2, r3
 8003ddc:	f7fd f8d4 	bl	8000f88 <_lseek>
 8003de0:	1c43      	adds	r3, r0, #1
 8003de2:	d102      	bne.n	8003dea <_lseek_r+0x1e>
 8003de4:	682b      	ldr	r3, [r5, #0]
 8003de6:	b103      	cbz	r3, 8003dea <_lseek_r+0x1e>
 8003de8:	6023      	str	r3, [r4, #0]
 8003dea:	bd38      	pop	{r3, r4, r5, pc}
 8003dec:	200003ec 	.word	0x200003ec

08003df0 <_read_r>:
 8003df0:	b538      	push	{r3, r4, r5, lr}
 8003df2:	4d07      	ldr	r5, [pc, #28]	; (8003e10 <_read_r+0x20>)
 8003df4:	4604      	mov	r4, r0
 8003df6:	4608      	mov	r0, r1
 8003df8:	4611      	mov	r1, r2
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	602a      	str	r2, [r5, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	f7fd f862 	bl	8000ec8 <_read>
 8003e04:	1c43      	adds	r3, r0, #1
 8003e06:	d102      	bne.n	8003e0e <_read_r+0x1e>
 8003e08:	682b      	ldr	r3, [r5, #0]
 8003e0a:	b103      	cbz	r3, 8003e0e <_read_r+0x1e>
 8003e0c:	6023      	str	r3, [r4, #0]
 8003e0e:	bd38      	pop	{r3, r4, r5, pc}
 8003e10:	200003ec 	.word	0x200003ec

08003e14 <_write_r>:
 8003e14:	b538      	push	{r3, r4, r5, lr}
 8003e16:	4d07      	ldr	r5, [pc, #28]	; (8003e34 <_write_r+0x20>)
 8003e18:	4604      	mov	r4, r0
 8003e1a:	4608      	mov	r0, r1
 8003e1c:	4611      	mov	r1, r2
 8003e1e:	2200      	movs	r2, #0
 8003e20:	602a      	str	r2, [r5, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	f7fd f86d 	bl	8000f02 <_write>
 8003e28:	1c43      	adds	r3, r0, #1
 8003e2a:	d102      	bne.n	8003e32 <_write_r+0x1e>
 8003e2c:	682b      	ldr	r3, [r5, #0]
 8003e2e:	b103      	cbz	r3, 8003e32 <_write_r+0x1e>
 8003e30:	6023      	str	r3, [r4, #0]
 8003e32:	bd38      	pop	{r3, r4, r5, pc}
 8003e34:	200003ec 	.word	0x200003ec

08003e38 <__errno>:
 8003e38:	4b01      	ldr	r3, [pc, #4]	; (8003e40 <__errno+0x8>)
 8003e3a:	6818      	ldr	r0, [r3, #0]
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	20000064 	.word	0x20000064

08003e44 <__libc_init_array>:
 8003e44:	b570      	push	{r4, r5, r6, lr}
 8003e46:	4d0d      	ldr	r5, [pc, #52]	; (8003e7c <__libc_init_array+0x38>)
 8003e48:	4c0d      	ldr	r4, [pc, #52]	; (8003e80 <__libc_init_array+0x3c>)
 8003e4a:	1b64      	subs	r4, r4, r5
 8003e4c:	10a4      	asrs	r4, r4, #2
 8003e4e:	2600      	movs	r6, #0
 8003e50:	42a6      	cmp	r6, r4
 8003e52:	d109      	bne.n	8003e68 <__libc_init_array+0x24>
 8003e54:	4d0b      	ldr	r5, [pc, #44]	; (8003e84 <__libc_init_array+0x40>)
 8003e56:	4c0c      	ldr	r4, [pc, #48]	; (8003e88 <__libc_init_array+0x44>)
 8003e58:	f000 fee2 	bl	8004c20 <_init>
 8003e5c:	1b64      	subs	r4, r4, r5
 8003e5e:	10a4      	asrs	r4, r4, #2
 8003e60:	2600      	movs	r6, #0
 8003e62:	42a6      	cmp	r6, r4
 8003e64:	d105      	bne.n	8003e72 <__libc_init_array+0x2e>
 8003e66:	bd70      	pop	{r4, r5, r6, pc}
 8003e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e6c:	4798      	blx	r3
 8003e6e:	3601      	adds	r6, #1
 8003e70:	e7ee      	b.n	8003e50 <__libc_init_array+0xc>
 8003e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e76:	4798      	blx	r3
 8003e78:	3601      	adds	r6, #1
 8003e7a:	e7f2      	b.n	8003e62 <__libc_init_array+0x1e>
 8003e7c:	08004cf4 	.word	0x08004cf4
 8003e80:	08004cf4 	.word	0x08004cf4
 8003e84:	08004cf4 	.word	0x08004cf4
 8003e88:	08004cf8 	.word	0x08004cf8

08003e8c <__retarget_lock_init_recursive>:
 8003e8c:	4770      	bx	lr

08003e8e <__retarget_lock_acquire_recursive>:
 8003e8e:	4770      	bx	lr

08003e90 <__retarget_lock_release_recursive>:
 8003e90:	4770      	bx	lr
	...

08003e94 <_free_r>:
 8003e94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003e96:	2900      	cmp	r1, #0
 8003e98:	d044      	beq.n	8003f24 <_free_r+0x90>
 8003e9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e9e:	9001      	str	r0, [sp, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f1a1 0404 	sub.w	r4, r1, #4
 8003ea6:	bfb8      	it	lt
 8003ea8:	18e4      	addlt	r4, r4, r3
 8003eaa:	f000 f8df 	bl	800406c <__malloc_lock>
 8003eae:	4a1e      	ldr	r2, [pc, #120]	; (8003f28 <_free_r+0x94>)
 8003eb0:	9801      	ldr	r0, [sp, #4]
 8003eb2:	6813      	ldr	r3, [r2, #0]
 8003eb4:	b933      	cbnz	r3, 8003ec4 <_free_r+0x30>
 8003eb6:	6063      	str	r3, [r4, #4]
 8003eb8:	6014      	str	r4, [r2, #0]
 8003eba:	b003      	add	sp, #12
 8003ebc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003ec0:	f000 b8da 	b.w	8004078 <__malloc_unlock>
 8003ec4:	42a3      	cmp	r3, r4
 8003ec6:	d908      	bls.n	8003eda <_free_r+0x46>
 8003ec8:	6825      	ldr	r5, [r4, #0]
 8003eca:	1961      	adds	r1, r4, r5
 8003ecc:	428b      	cmp	r3, r1
 8003ece:	bf01      	itttt	eq
 8003ed0:	6819      	ldreq	r1, [r3, #0]
 8003ed2:	685b      	ldreq	r3, [r3, #4]
 8003ed4:	1949      	addeq	r1, r1, r5
 8003ed6:	6021      	streq	r1, [r4, #0]
 8003ed8:	e7ed      	b.n	8003eb6 <_free_r+0x22>
 8003eda:	461a      	mov	r2, r3
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	b10b      	cbz	r3, 8003ee4 <_free_r+0x50>
 8003ee0:	42a3      	cmp	r3, r4
 8003ee2:	d9fa      	bls.n	8003eda <_free_r+0x46>
 8003ee4:	6811      	ldr	r1, [r2, #0]
 8003ee6:	1855      	adds	r5, r2, r1
 8003ee8:	42a5      	cmp	r5, r4
 8003eea:	d10b      	bne.n	8003f04 <_free_r+0x70>
 8003eec:	6824      	ldr	r4, [r4, #0]
 8003eee:	4421      	add	r1, r4
 8003ef0:	1854      	adds	r4, r2, r1
 8003ef2:	42a3      	cmp	r3, r4
 8003ef4:	6011      	str	r1, [r2, #0]
 8003ef6:	d1e0      	bne.n	8003eba <_free_r+0x26>
 8003ef8:	681c      	ldr	r4, [r3, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	6053      	str	r3, [r2, #4]
 8003efe:	440c      	add	r4, r1
 8003f00:	6014      	str	r4, [r2, #0]
 8003f02:	e7da      	b.n	8003eba <_free_r+0x26>
 8003f04:	d902      	bls.n	8003f0c <_free_r+0x78>
 8003f06:	230c      	movs	r3, #12
 8003f08:	6003      	str	r3, [r0, #0]
 8003f0a:	e7d6      	b.n	8003eba <_free_r+0x26>
 8003f0c:	6825      	ldr	r5, [r4, #0]
 8003f0e:	1961      	adds	r1, r4, r5
 8003f10:	428b      	cmp	r3, r1
 8003f12:	bf04      	itt	eq
 8003f14:	6819      	ldreq	r1, [r3, #0]
 8003f16:	685b      	ldreq	r3, [r3, #4]
 8003f18:	6063      	str	r3, [r4, #4]
 8003f1a:	bf04      	itt	eq
 8003f1c:	1949      	addeq	r1, r1, r5
 8003f1e:	6021      	streq	r1, [r4, #0]
 8003f20:	6054      	str	r4, [r2, #4]
 8003f22:	e7ca      	b.n	8003eba <_free_r+0x26>
 8003f24:	b003      	add	sp, #12
 8003f26:	bd30      	pop	{r4, r5, pc}
 8003f28:	200003f4 	.word	0x200003f4

08003f2c <sbrk_aligned>:
 8003f2c:	b570      	push	{r4, r5, r6, lr}
 8003f2e:	4e0e      	ldr	r6, [pc, #56]	; (8003f68 <sbrk_aligned+0x3c>)
 8003f30:	460c      	mov	r4, r1
 8003f32:	6831      	ldr	r1, [r6, #0]
 8003f34:	4605      	mov	r5, r0
 8003f36:	b911      	cbnz	r1, 8003f3e <sbrk_aligned+0x12>
 8003f38:	f000 fe1c 	bl	8004b74 <_sbrk_r>
 8003f3c:	6030      	str	r0, [r6, #0]
 8003f3e:	4621      	mov	r1, r4
 8003f40:	4628      	mov	r0, r5
 8003f42:	f000 fe17 	bl	8004b74 <_sbrk_r>
 8003f46:	1c43      	adds	r3, r0, #1
 8003f48:	d00a      	beq.n	8003f60 <sbrk_aligned+0x34>
 8003f4a:	1cc4      	adds	r4, r0, #3
 8003f4c:	f024 0403 	bic.w	r4, r4, #3
 8003f50:	42a0      	cmp	r0, r4
 8003f52:	d007      	beq.n	8003f64 <sbrk_aligned+0x38>
 8003f54:	1a21      	subs	r1, r4, r0
 8003f56:	4628      	mov	r0, r5
 8003f58:	f000 fe0c 	bl	8004b74 <_sbrk_r>
 8003f5c:	3001      	adds	r0, #1
 8003f5e:	d101      	bne.n	8003f64 <sbrk_aligned+0x38>
 8003f60:	f04f 34ff 	mov.w	r4, #4294967295
 8003f64:	4620      	mov	r0, r4
 8003f66:	bd70      	pop	{r4, r5, r6, pc}
 8003f68:	200003f8 	.word	0x200003f8

08003f6c <_malloc_r>:
 8003f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f70:	1ccd      	adds	r5, r1, #3
 8003f72:	f025 0503 	bic.w	r5, r5, #3
 8003f76:	3508      	adds	r5, #8
 8003f78:	2d0c      	cmp	r5, #12
 8003f7a:	bf38      	it	cc
 8003f7c:	250c      	movcc	r5, #12
 8003f7e:	2d00      	cmp	r5, #0
 8003f80:	4607      	mov	r7, r0
 8003f82:	db01      	blt.n	8003f88 <_malloc_r+0x1c>
 8003f84:	42a9      	cmp	r1, r5
 8003f86:	d905      	bls.n	8003f94 <_malloc_r+0x28>
 8003f88:	230c      	movs	r3, #12
 8003f8a:	603b      	str	r3, [r7, #0]
 8003f8c:	2600      	movs	r6, #0
 8003f8e:	4630      	mov	r0, r6
 8003f90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f94:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004068 <_malloc_r+0xfc>
 8003f98:	f000 f868 	bl	800406c <__malloc_lock>
 8003f9c:	f8d8 3000 	ldr.w	r3, [r8]
 8003fa0:	461c      	mov	r4, r3
 8003fa2:	bb5c      	cbnz	r4, 8003ffc <_malloc_r+0x90>
 8003fa4:	4629      	mov	r1, r5
 8003fa6:	4638      	mov	r0, r7
 8003fa8:	f7ff ffc0 	bl	8003f2c <sbrk_aligned>
 8003fac:	1c43      	adds	r3, r0, #1
 8003fae:	4604      	mov	r4, r0
 8003fb0:	d155      	bne.n	800405e <_malloc_r+0xf2>
 8003fb2:	f8d8 4000 	ldr.w	r4, [r8]
 8003fb6:	4626      	mov	r6, r4
 8003fb8:	2e00      	cmp	r6, #0
 8003fba:	d145      	bne.n	8004048 <_malloc_r+0xdc>
 8003fbc:	2c00      	cmp	r4, #0
 8003fbe:	d048      	beq.n	8004052 <_malloc_r+0xe6>
 8003fc0:	6823      	ldr	r3, [r4, #0]
 8003fc2:	4631      	mov	r1, r6
 8003fc4:	4638      	mov	r0, r7
 8003fc6:	eb04 0903 	add.w	r9, r4, r3
 8003fca:	f000 fdd3 	bl	8004b74 <_sbrk_r>
 8003fce:	4581      	cmp	r9, r0
 8003fd0:	d13f      	bne.n	8004052 <_malloc_r+0xe6>
 8003fd2:	6821      	ldr	r1, [r4, #0]
 8003fd4:	1a6d      	subs	r5, r5, r1
 8003fd6:	4629      	mov	r1, r5
 8003fd8:	4638      	mov	r0, r7
 8003fda:	f7ff ffa7 	bl	8003f2c <sbrk_aligned>
 8003fde:	3001      	adds	r0, #1
 8003fe0:	d037      	beq.n	8004052 <_malloc_r+0xe6>
 8003fe2:	6823      	ldr	r3, [r4, #0]
 8003fe4:	442b      	add	r3, r5
 8003fe6:	6023      	str	r3, [r4, #0]
 8003fe8:	f8d8 3000 	ldr.w	r3, [r8]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d038      	beq.n	8004062 <_malloc_r+0xf6>
 8003ff0:	685a      	ldr	r2, [r3, #4]
 8003ff2:	42a2      	cmp	r2, r4
 8003ff4:	d12b      	bne.n	800404e <_malloc_r+0xe2>
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	605a      	str	r2, [r3, #4]
 8003ffa:	e00f      	b.n	800401c <_malloc_r+0xb0>
 8003ffc:	6822      	ldr	r2, [r4, #0]
 8003ffe:	1b52      	subs	r2, r2, r5
 8004000:	d41f      	bmi.n	8004042 <_malloc_r+0xd6>
 8004002:	2a0b      	cmp	r2, #11
 8004004:	d917      	bls.n	8004036 <_malloc_r+0xca>
 8004006:	1961      	adds	r1, r4, r5
 8004008:	42a3      	cmp	r3, r4
 800400a:	6025      	str	r5, [r4, #0]
 800400c:	bf18      	it	ne
 800400e:	6059      	strne	r1, [r3, #4]
 8004010:	6863      	ldr	r3, [r4, #4]
 8004012:	bf08      	it	eq
 8004014:	f8c8 1000 	streq.w	r1, [r8]
 8004018:	5162      	str	r2, [r4, r5]
 800401a:	604b      	str	r3, [r1, #4]
 800401c:	4638      	mov	r0, r7
 800401e:	f104 060b 	add.w	r6, r4, #11
 8004022:	f000 f829 	bl	8004078 <__malloc_unlock>
 8004026:	f026 0607 	bic.w	r6, r6, #7
 800402a:	1d23      	adds	r3, r4, #4
 800402c:	1af2      	subs	r2, r6, r3
 800402e:	d0ae      	beq.n	8003f8e <_malloc_r+0x22>
 8004030:	1b9b      	subs	r3, r3, r6
 8004032:	50a3      	str	r3, [r4, r2]
 8004034:	e7ab      	b.n	8003f8e <_malloc_r+0x22>
 8004036:	42a3      	cmp	r3, r4
 8004038:	6862      	ldr	r2, [r4, #4]
 800403a:	d1dd      	bne.n	8003ff8 <_malloc_r+0x8c>
 800403c:	f8c8 2000 	str.w	r2, [r8]
 8004040:	e7ec      	b.n	800401c <_malloc_r+0xb0>
 8004042:	4623      	mov	r3, r4
 8004044:	6864      	ldr	r4, [r4, #4]
 8004046:	e7ac      	b.n	8003fa2 <_malloc_r+0x36>
 8004048:	4634      	mov	r4, r6
 800404a:	6876      	ldr	r6, [r6, #4]
 800404c:	e7b4      	b.n	8003fb8 <_malloc_r+0x4c>
 800404e:	4613      	mov	r3, r2
 8004050:	e7cc      	b.n	8003fec <_malloc_r+0x80>
 8004052:	230c      	movs	r3, #12
 8004054:	603b      	str	r3, [r7, #0]
 8004056:	4638      	mov	r0, r7
 8004058:	f000 f80e 	bl	8004078 <__malloc_unlock>
 800405c:	e797      	b.n	8003f8e <_malloc_r+0x22>
 800405e:	6025      	str	r5, [r4, #0]
 8004060:	e7dc      	b.n	800401c <_malloc_r+0xb0>
 8004062:	605b      	str	r3, [r3, #4]
 8004064:	deff      	udf	#255	; 0xff
 8004066:	bf00      	nop
 8004068:	200003f4 	.word	0x200003f4

0800406c <__malloc_lock>:
 800406c:	4801      	ldr	r0, [pc, #4]	; (8004074 <__malloc_lock+0x8>)
 800406e:	f7ff bf0e 	b.w	8003e8e <__retarget_lock_acquire_recursive>
 8004072:	bf00      	nop
 8004074:	200003f0 	.word	0x200003f0

08004078 <__malloc_unlock>:
 8004078:	4801      	ldr	r0, [pc, #4]	; (8004080 <__malloc_unlock+0x8>)
 800407a:	f7ff bf09 	b.w	8003e90 <__retarget_lock_release_recursive>
 800407e:	bf00      	nop
 8004080:	200003f0 	.word	0x200003f0

08004084 <__ssputs_r>:
 8004084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004088:	688e      	ldr	r6, [r1, #8]
 800408a:	461f      	mov	r7, r3
 800408c:	42be      	cmp	r6, r7
 800408e:	680b      	ldr	r3, [r1, #0]
 8004090:	4682      	mov	sl, r0
 8004092:	460c      	mov	r4, r1
 8004094:	4690      	mov	r8, r2
 8004096:	d82c      	bhi.n	80040f2 <__ssputs_r+0x6e>
 8004098:	898a      	ldrh	r2, [r1, #12]
 800409a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800409e:	d026      	beq.n	80040ee <__ssputs_r+0x6a>
 80040a0:	6965      	ldr	r5, [r4, #20]
 80040a2:	6909      	ldr	r1, [r1, #16]
 80040a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80040a8:	eba3 0901 	sub.w	r9, r3, r1
 80040ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80040b0:	1c7b      	adds	r3, r7, #1
 80040b2:	444b      	add	r3, r9
 80040b4:	106d      	asrs	r5, r5, #1
 80040b6:	429d      	cmp	r5, r3
 80040b8:	bf38      	it	cc
 80040ba:	461d      	movcc	r5, r3
 80040bc:	0553      	lsls	r3, r2, #21
 80040be:	d527      	bpl.n	8004110 <__ssputs_r+0x8c>
 80040c0:	4629      	mov	r1, r5
 80040c2:	f7ff ff53 	bl	8003f6c <_malloc_r>
 80040c6:	4606      	mov	r6, r0
 80040c8:	b360      	cbz	r0, 8004124 <__ssputs_r+0xa0>
 80040ca:	6921      	ldr	r1, [r4, #16]
 80040cc:	464a      	mov	r2, r9
 80040ce:	f000 fd61 	bl	8004b94 <memcpy>
 80040d2:	89a3      	ldrh	r3, [r4, #12]
 80040d4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80040d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040dc:	81a3      	strh	r3, [r4, #12]
 80040de:	6126      	str	r6, [r4, #16]
 80040e0:	6165      	str	r5, [r4, #20]
 80040e2:	444e      	add	r6, r9
 80040e4:	eba5 0509 	sub.w	r5, r5, r9
 80040e8:	6026      	str	r6, [r4, #0]
 80040ea:	60a5      	str	r5, [r4, #8]
 80040ec:	463e      	mov	r6, r7
 80040ee:	42be      	cmp	r6, r7
 80040f0:	d900      	bls.n	80040f4 <__ssputs_r+0x70>
 80040f2:	463e      	mov	r6, r7
 80040f4:	6820      	ldr	r0, [r4, #0]
 80040f6:	4632      	mov	r2, r6
 80040f8:	4641      	mov	r1, r8
 80040fa:	f000 fcff 	bl	8004afc <memmove>
 80040fe:	68a3      	ldr	r3, [r4, #8]
 8004100:	1b9b      	subs	r3, r3, r6
 8004102:	60a3      	str	r3, [r4, #8]
 8004104:	6823      	ldr	r3, [r4, #0]
 8004106:	4433      	add	r3, r6
 8004108:	6023      	str	r3, [r4, #0]
 800410a:	2000      	movs	r0, #0
 800410c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004110:	462a      	mov	r2, r5
 8004112:	f000 fd4d 	bl	8004bb0 <_realloc_r>
 8004116:	4606      	mov	r6, r0
 8004118:	2800      	cmp	r0, #0
 800411a:	d1e0      	bne.n	80040de <__ssputs_r+0x5a>
 800411c:	6921      	ldr	r1, [r4, #16]
 800411e:	4650      	mov	r0, sl
 8004120:	f7ff feb8 	bl	8003e94 <_free_r>
 8004124:	230c      	movs	r3, #12
 8004126:	f8ca 3000 	str.w	r3, [sl]
 800412a:	89a3      	ldrh	r3, [r4, #12]
 800412c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004130:	81a3      	strh	r3, [r4, #12]
 8004132:	f04f 30ff 	mov.w	r0, #4294967295
 8004136:	e7e9      	b.n	800410c <__ssputs_r+0x88>

08004138 <_svfiprintf_r>:
 8004138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800413c:	4698      	mov	r8, r3
 800413e:	898b      	ldrh	r3, [r1, #12]
 8004140:	061b      	lsls	r3, r3, #24
 8004142:	b09d      	sub	sp, #116	; 0x74
 8004144:	4607      	mov	r7, r0
 8004146:	460d      	mov	r5, r1
 8004148:	4614      	mov	r4, r2
 800414a:	d50e      	bpl.n	800416a <_svfiprintf_r+0x32>
 800414c:	690b      	ldr	r3, [r1, #16]
 800414e:	b963      	cbnz	r3, 800416a <_svfiprintf_r+0x32>
 8004150:	2140      	movs	r1, #64	; 0x40
 8004152:	f7ff ff0b 	bl	8003f6c <_malloc_r>
 8004156:	6028      	str	r0, [r5, #0]
 8004158:	6128      	str	r0, [r5, #16]
 800415a:	b920      	cbnz	r0, 8004166 <_svfiprintf_r+0x2e>
 800415c:	230c      	movs	r3, #12
 800415e:	603b      	str	r3, [r7, #0]
 8004160:	f04f 30ff 	mov.w	r0, #4294967295
 8004164:	e0d0      	b.n	8004308 <_svfiprintf_r+0x1d0>
 8004166:	2340      	movs	r3, #64	; 0x40
 8004168:	616b      	str	r3, [r5, #20]
 800416a:	2300      	movs	r3, #0
 800416c:	9309      	str	r3, [sp, #36]	; 0x24
 800416e:	2320      	movs	r3, #32
 8004170:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004174:	f8cd 800c 	str.w	r8, [sp, #12]
 8004178:	2330      	movs	r3, #48	; 0x30
 800417a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004320 <_svfiprintf_r+0x1e8>
 800417e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004182:	f04f 0901 	mov.w	r9, #1
 8004186:	4623      	mov	r3, r4
 8004188:	469a      	mov	sl, r3
 800418a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800418e:	b10a      	cbz	r2, 8004194 <_svfiprintf_r+0x5c>
 8004190:	2a25      	cmp	r2, #37	; 0x25
 8004192:	d1f9      	bne.n	8004188 <_svfiprintf_r+0x50>
 8004194:	ebba 0b04 	subs.w	fp, sl, r4
 8004198:	d00b      	beq.n	80041b2 <_svfiprintf_r+0x7a>
 800419a:	465b      	mov	r3, fp
 800419c:	4622      	mov	r2, r4
 800419e:	4629      	mov	r1, r5
 80041a0:	4638      	mov	r0, r7
 80041a2:	f7ff ff6f 	bl	8004084 <__ssputs_r>
 80041a6:	3001      	adds	r0, #1
 80041a8:	f000 80a9 	beq.w	80042fe <_svfiprintf_r+0x1c6>
 80041ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80041ae:	445a      	add	r2, fp
 80041b0:	9209      	str	r2, [sp, #36]	; 0x24
 80041b2:	f89a 3000 	ldrb.w	r3, [sl]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f000 80a1 	beq.w	80042fe <_svfiprintf_r+0x1c6>
 80041bc:	2300      	movs	r3, #0
 80041be:	f04f 32ff 	mov.w	r2, #4294967295
 80041c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80041c6:	f10a 0a01 	add.w	sl, sl, #1
 80041ca:	9304      	str	r3, [sp, #16]
 80041cc:	9307      	str	r3, [sp, #28]
 80041ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80041d2:	931a      	str	r3, [sp, #104]	; 0x68
 80041d4:	4654      	mov	r4, sl
 80041d6:	2205      	movs	r2, #5
 80041d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041dc:	4850      	ldr	r0, [pc, #320]	; (8004320 <_svfiprintf_r+0x1e8>)
 80041de:	f7fc f807 	bl	80001f0 <memchr>
 80041e2:	9a04      	ldr	r2, [sp, #16]
 80041e4:	b9d8      	cbnz	r0, 800421e <_svfiprintf_r+0xe6>
 80041e6:	06d0      	lsls	r0, r2, #27
 80041e8:	bf44      	itt	mi
 80041ea:	2320      	movmi	r3, #32
 80041ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80041f0:	0711      	lsls	r1, r2, #28
 80041f2:	bf44      	itt	mi
 80041f4:	232b      	movmi	r3, #43	; 0x2b
 80041f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80041fa:	f89a 3000 	ldrb.w	r3, [sl]
 80041fe:	2b2a      	cmp	r3, #42	; 0x2a
 8004200:	d015      	beq.n	800422e <_svfiprintf_r+0xf6>
 8004202:	9a07      	ldr	r2, [sp, #28]
 8004204:	4654      	mov	r4, sl
 8004206:	2000      	movs	r0, #0
 8004208:	f04f 0c0a 	mov.w	ip, #10
 800420c:	4621      	mov	r1, r4
 800420e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004212:	3b30      	subs	r3, #48	; 0x30
 8004214:	2b09      	cmp	r3, #9
 8004216:	d94d      	bls.n	80042b4 <_svfiprintf_r+0x17c>
 8004218:	b1b0      	cbz	r0, 8004248 <_svfiprintf_r+0x110>
 800421a:	9207      	str	r2, [sp, #28]
 800421c:	e014      	b.n	8004248 <_svfiprintf_r+0x110>
 800421e:	eba0 0308 	sub.w	r3, r0, r8
 8004222:	fa09 f303 	lsl.w	r3, r9, r3
 8004226:	4313      	orrs	r3, r2
 8004228:	9304      	str	r3, [sp, #16]
 800422a:	46a2      	mov	sl, r4
 800422c:	e7d2      	b.n	80041d4 <_svfiprintf_r+0x9c>
 800422e:	9b03      	ldr	r3, [sp, #12]
 8004230:	1d19      	adds	r1, r3, #4
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	9103      	str	r1, [sp, #12]
 8004236:	2b00      	cmp	r3, #0
 8004238:	bfbb      	ittet	lt
 800423a:	425b      	neglt	r3, r3
 800423c:	f042 0202 	orrlt.w	r2, r2, #2
 8004240:	9307      	strge	r3, [sp, #28]
 8004242:	9307      	strlt	r3, [sp, #28]
 8004244:	bfb8      	it	lt
 8004246:	9204      	strlt	r2, [sp, #16]
 8004248:	7823      	ldrb	r3, [r4, #0]
 800424a:	2b2e      	cmp	r3, #46	; 0x2e
 800424c:	d10c      	bne.n	8004268 <_svfiprintf_r+0x130>
 800424e:	7863      	ldrb	r3, [r4, #1]
 8004250:	2b2a      	cmp	r3, #42	; 0x2a
 8004252:	d134      	bne.n	80042be <_svfiprintf_r+0x186>
 8004254:	9b03      	ldr	r3, [sp, #12]
 8004256:	1d1a      	adds	r2, r3, #4
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	9203      	str	r2, [sp, #12]
 800425c:	2b00      	cmp	r3, #0
 800425e:	bfb8      	it	lt
 8004260:	f04f 33ff 	movlt.w	r3, #4294967295
 8004264:	3402      	adds	r4, #2
 8004266:	9305      	str	r3, [sp, #20]
 8004268:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004330 <_svfiprintf_r+0x1f8>
 800426c:	7821      	ldrb	r1, [r4, #0]
 800426e:	2203      	movs	r2, #3
 8004270:	4650      	mov	r0, sl
 8004272:	f7fb ffbd 	bl	80001f0 <memchr>
 8004276:	b138      	cbz	r0, 8004288 <_svfiprintf_r+0x150>
 8004278:	9b04      	ldr	r3, [sp, #16]
 800427a:	eba0 000a 	sub.w	r0, r0, sl
 800427e:	2240      	movs	r2, #64	; 0x40
 8004280:	4082      	lsls	r2, r0
 8004282:	4313      	orrs	r3, r2
 8004284:	3401      	adds	r4, #1
 8004286:	9304      	str	r3, [sp, #16]
 8004288:	f814 1b01 	ldrb.w	r1, [r4], #1
 800428c:	4825      	ldr	r0, [pc, #148]	; (8004324 <_svfiprintf_r+0x1ec>)
 800428e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004292:	2206      	movs	r2, #6
 8004294:	f7fb ffac 	bl	80001f0 <memchr>
 8004298:	2800      	cmp	r0, #0
 800429a:	d038      	beq.n	800430e <_svfiprintf_r+0x1d6>
 800429c:	4b22      	ldr	r3, [pc, #136]	; (8004328 <_svfiprintf_r+0x1f0>)
 800429e:	bb1b      	cbnz	r3, 80042e8 <_svfiprintf_r+0x1b0>
 80042a0:	9b03      	ldr	r3, [sp, #12]
 80042a2:	3307      	adds	r3, #7
 80042a4:	f023 0307 	bic.w	r3, r3, #7
 80042a8:	3308      	adds	r3, #8
 80042aa:	9303      	str	r3, [sp, #12]
 80042ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042ae:	4433      	add	r3, r6
 80042b0:	9309      	str	r3, [sp, #36]	; 0x24
 80042b2:	e768      	b.n	8004186 <_svfiprintf_r+0x4e>
 80042b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80042b8:	460c      	mov	r4, r1
 80042ba:	2001      	movs	r0, #1
 80042bc:	e7a6      	b.n	800420c <_svfiprintf_r+0xd4>
 80042be:	2300      	movs	r3, #0
 80042c0:	3401      	adds	r4, #1
 80042c2:	9305      	str	r3, [sp, #20]
 80042c4:	4619      	mov	r1, r3
 80042c6:	f04f 0c0a 	mov.w	ip, #10
 80042ca:	4620      	mov	r0, r4
 80042cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80042d0:	3a30      	subs	r2, #48	; 0x30
 80042d2:	2a09      	cmp	r2, #9
 80042d4:	d903      	bls.n	80042de <_svfiprintf_r+0x1a6>
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d0c6      	beq.n	8004268 <_svfiprintf_r+0x130>
 80042da:	9105      	str	r1, [sp, #20]
 80042dc:	e7c4      	b.n	8004268 <_svfiprintf_r+0x130>
 80042de:	fb0c 2101 	mla	r1, ip, r1, r2
 80042e2:	4604      	mov	r4, r0
 80042e4:	2301      	movs	r3, #1
 80042e6:	e7f0      	b.n	80042ca <_svfiprintf_r+0x192>
 80042e8:	ab03      	add	r3, sp, #12
 80042ea:	9300      	str	r3, [sp, #0]
 80042ec:	462a      	mov	r2, r5
 80042ee:	4b0f      	ldr	r3, [pc, #60]	; (800432c <_svfiprintf_r+0x1f4>)
 80042f0:	a904      	add	r1, sp, #16
 80042f2:	4638      	mov	r0, r7
 80042f4:	f3af 8000 	nop.w
 80042f8:	1c42      	adds	r2, r0, #1
 80042fa:	4606      	mov	r6, r0
 80042fc:	d1d6      	bne.n	80042ac <_svfiprintf_r+0x174>
 80042fe:	89ab      	ldrh	r3, [r5, #12]
 8004300:	065b      	lsls	r3, r3, #25
 8004302:	f53f af2d 	bmi.w	8004160 <_svfiprintf_r+0x28>
 8004306:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004308:	b01d      	add	sp, #116	; 0x74
 800430a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800430e:	ab03      	add	r3, sp, #12
 8004310:	9300      	str	r3, [sp, #0]
 8004312:	462a      	mov	r2, r5
 8004314:	4b05      	ldr	r3, [pc, #20]	; (800432c <_svfiprintf_r+0x1f4>)
 8004316:	a904      	add	r1, sp, #16
 8004318:	4638      	mov	r0, r7
 800431a:	f000 f9bd 	bl	8004698 <_printf_i>
 800431e:	e7eb      	b.n	80042f8 <_svfiprintf_r+0x1c0>
 8004320:	08004cb8 	.word	0x08004cb8
 8004324:	08004cc2 	.word	0x08004cc2
 8004328:	00000000 	.word	0x00000000
 800432c:	08004085 	.word	0x08004085
 8004330:	08004cbe 	.word	0x08004cbe

08004334 <__sfputc_r>:
 8004334:	6893      	ldr	r3, [r2, #8]
 8004336:	3b01      	subs	r3, #1
 8004338:	2b00      	cmp	r3, #0
 800433a:	b410      	push	{r4}
 800433c:	6093      	str	r3, [r2, #8]
 800433e:	da08      	bge.n	8004352 <__sfputc_r+0x1e>
 8004340:	6994      	ldr	r4, [r2, #24]
 8004342:	42a3      	cmp	r3, r4
 8004344:	db01      	blt.n	800434a <__sfputc_r+0x16>
 8004346:	290a      	cmp	r1, #10
 8004348:	d103      	bne.n	8004352 <__sfputc_r+0x1e>
 800434a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800434e:	f7ff bc6a 	b.w	8003c26 <__swbuf_r>
 8004352:	6813      	ldr	r3, [r2, #0]
 8004354:	1c58      	adds	r0, r3, #1
 8004356:	6010      	str	r0, [r2, #0]
 8004358:	7019      	strb	r1, [r3, #0]
 800435a:	4608      	mov	r0, r1
 800435c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004360:	4770      	bx	lr

08004362 <__sfputs_r>:
 8004362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004364:	4606      	mov	r6, r0
 8004366:	460f      	mov	r7, r1
 8004368:	4614      	mov	r4, r2
 800436a:	18d5      	adds	r5, r2, r3
 800436c:	42ac      	cmp	r4, r5
 800436e:	d101      	bne.n	8004374 <__sfputs_r+0x12>
 8004370:	2000      	movs	r0, #0
 8004372:	e007      	b.n	8004384 <__sfputs_r+0x22>
 8004374:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004378:	463a      	mov	r2, r7
 800437a:	4630      	mov	r0, r6
 800437c:	f7ff ffda 	bl	8004334 <__sfputc_r>
 8004380:	1c43      	adds	r3, r0, #1
 8004382:	d1f3      	bne.n	800436c <__sfputs_r+0xa>
 8004384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004388 <_vfiprintf_r>:
 8004388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800438c:	460d      	mov	r5, r1
 800438e:	b09d      	sub	sp, #116	; 0x74
 8004390:	4614      	mov	r4, r2
 8004392:	4698      	mov	r8, r3
 8004394:	4606      	mov	r6, r0
 8004396:	b118      	cbz	r0, 80043a0 <_vfiprintf_r+0x18>
 8004398:	6a03      	ldr	r3, [r0, #32]
 800439a:	b90b      	cbnz	r3, 80043a0 <_vfiprintf_r+0x18>
 800439c:	f7ff fb3c 	bl	8003a18 <__sinit>
 80043a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80043a2:	07d9      	lsls	r1, r3, #31
 80043a4:	d405      	bmi.n	80043b2 <_vfiprintf_r+0x2a>
 80043a6:	89ab      	ldrh	r3, [r5, #12]
 80043a8:	059a      	lsls	r2, r3, #22
 80043aa:	d402      	bmi.n	80043b2 <_vfiprintf_r+0x2a>
 80043ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80043ae:	f7ff fd6e 	bl	8003e8e <__retarget_lock_acquire_recursive>
 80043b2:	89ab      	ldrh	r3, [r5, #12]
 80043b4:	071b      	lsls	r3, r3, #28
 80043b6:	d501      	bpl.n	80043bc <_vfiprintf_r+0x34>
 80043b8:	692b      	ldr	r3, [r5, #16]
 80043ba:	b99b      	cbnz	r3, 80043e4 <_vfiprintf_r+0x5c>
 80043bc:	4629      	mov	r1, r5
 80043be:	4630      	mov	r0, r6
 80043c0:	f7ff fc6e 	bl	8003ca0 <__swsetup_r>
 80043c4:	b170      	cbz	r0, 80043e4 <_vfiprintf_r+0x5c>
 80043c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80043c8:	07dc      	lsls	r4, r3, #31
 80043ca:	d504      	bpl.n	80043d6 <_vfiprintf_r+0x4e>
 80043cc:	f04f 30ff 	mov.w	r0, #4294967295
 80043d0:	b01d      	add	sp, #116	; 0x74
 80043d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043d6:	89ab      	ldrh	r3, [r5, #12]
 80043d8:	0598      	lsls	r0, r3, #22
 80043da:	d4f7      	bmi.n	80043cc <_vfiprintf_r+0x44>
 80043dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80043de:	f7ff fd57 	bl	8003e90 <__retarget_lock_release_recursive>
 80043e2:	e7f3      	b.n	80043cc <_vfiprintf_r+0x44>
 80043e4:	2300      	movs	r3, #0
 80043e6:	9309      	str	r3, [sp, #36]	; 0x24
 80043e8:	2320      	movs	r3, #32
 80043ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80043ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80043f2:	2330      	movs	r3, #48	; 0x30
 80043f4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80045a8 <_vfiprintf_r+0x220>
 80043f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80043fc:	f04f 0901 	mov.w	r9, #1
 8004400:	4623      	mov	r3, r4
 8004402:	469a      	mov	sl, r3
 8004404:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004408:	b10a      	cbz	r2, 800440e <_vfiprintf_r+0x86>
 800440a:	2a25      	cmp	r2, #37	; 0x25
 800440c:	d1f9      	bne.n	8004402 <_vfiprintf_r+0x7a>
 800440e:	ebba 0b04 	subs.w	fp, sl, r4
 8004412:	d00b      	beq.n	800442c <_vfiprintf_r+0xa4>
 8004414:	465b      	mov	r3, fp
 8004416:	4622      	mov	r2, r4
 8004418:	4629      	mov	r1, r5
 800441a:	4630      	mov	r0, r6
 800441c:	f7ff ffa1 	bl	8004362 <__sfputs_r>
 8004420:	3001      	adds	r0, #1
 8004422:	f000 80a9 	beq.w	8004578 <_vfiprintf_r+0x1f0>
 8004426:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004428:	445a      	add	r2, fp
 800442a:	9209      	str	r2, [sp, #36]	; 0x24
 800442c:	f89a 3000 	ldrb.w	r3, [sl]
 8004430:	2b00      	cmp	r3, #0
 8004432:	f000 80a1 	beq.w	8004578 <_vfiprintf_r+0x1f0>
 8004436:	2300      	movs	r3, #0
 8004438:	f04f 32ff 	mov.w	r2, #4294967295
 800443c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004440:	f10a 0a01 	add.w	sl, sl, #1
 8004444:	9304      	str	r3, [sp, #16]
 8004446:	9307      	str	r3, [sp, #28]
 8004448:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800444c:	931a      	str	r3, [sp, #104]	; 0x68
 800444e:	4654      	mov	r4, sl
 8004450:	2205      	movs	r2, #5
 8004452:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004456:	4854      	ldr	r0, [pc, #336]	; (80045a8 <_vfiprintf_r+0x220>)
 8004458:	f7fb feca 	bl	80001f0 <memchr>
 800445c:	9a04      	ldr	r2, [sp, #16]
 800445e:	b9d8      	cbnz	r0, 8004498 <_vfiprintf_r+0x110>
 8004460:	06d1      	lsls	r1, r2, #27
 8004462:	bf44      	itt	mi
 8004464:	2320      	movmi	r3, #32
 8004466:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800446a:	0713      	lsls	r3, r2, #28
 800446c:	bf44      	itt	mi
 800446e:	232b      	movmi	r3, #43	; 0x2b
 8004470:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004474:	f89a 3000 	ldrb.w	r3, [sl]
 8004478:	2b2a      	cmp	r3, #42	; 0x2a
 800447a:	d015      	beq.n	80044a8 <_vfiprintf_r+0x120>
 800447c:	9a07      	ldr	r2, [sp, #28]
 800447e:	4654      	mov	r4, sl
 8004480:	2000      	movs	r0, #0
 8004482:	f04f 0c0a 	mov.w	ip, #10
 8004486:	4621      	mov	r1, r4
 8004488:	f811 3b01 	ldrb.w	r3, [r1], #1
 800448c:	3b30      	subs	r3, #48	; 0x30
 800448e:	2b09      	cmp	r3, #9
 8004490:	d94d      	bls.n	800452e <_vfiprintf_r+0x1a6>
 8004492:	b1b0      	cbz	r0, 80044c2 <_vfiprintf_r+0x13a>
 8004494:	9207      	str	r2, [sp, #28]
 8004496:	e014      	b.n	80044c2 <_vfiprintf_r+0x13a>
 8004498:	eba0 0308 	sub.w	r3, r0, r8
 800449c:	fa09 f303 	lsl.w	r3, r9, r3
 80044a0:	4313      	orrs	r3, r2
 80044a2:	9304      	str	r3, [sp, #16]
 80044a4:	46a2      	mov	sl, r4
 80044a6:	e7d2      	b.n	800444e <_vfiprintf_r+0xc6>
 80044a8:	9b03      	ldr	r3, [sp, #12]
 80044aa:	1d19      	adds	r1, r3, #4
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	9103      	str	r1, [sp, #12]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	bfbb      	ittet	lt
 80044b4:	425b      	neglt	r3, r3
 80044b6:	f042 0202 	orrlt.w	r2, r2, #2
 80044ba:	9307      	strge	r3, [sp, #28]
 80044bc:	9307      	strlt	r3, [sp, #28]
 80044be:	bfb8      	it	lt
 80044c0:	9204      	strlt	r2, [sp, #16]
 80044c2:	7823      	ldrb	r3, [r4, #0]
 80044c4:	2b2e      	cmp	r3, #46	; 0x2e
 80044c6:	d10c      	bne.n	80044e2 <_vfiprintf_r+0x15a>
 80044c8:	7863      	ldrb	r3, [r4, #1]
 80044ca:	2b2a      	cmp	r3, #42	; 0x2a
 80044cc:	d134      	bne.n	8004538 <_vfiprintf_r+0x1b0>
 80044ce:	9b03      	ldr	r3, [sp, #12]
 80044d0:	1d1a      	adds	r2, r3, #4
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	9203      	str	r2, [sp, #12]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	bfb8      	it	lt
 80044da:	f04f 33ff 	movlt.w	r3, #4294967295
 80044de:	3402      	adds	r4, #2
 80044e0:	9305      	str	r3, [sp, #20]
 80044e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80045b8 <_vfiprintf_r+0x230>
 80044e6:	7821      	ldrb	r1, [r4, #0]
 80044e8:	2203      	movs	r2, #3
 80044ea:	4650      	mov	r0, sl
 80044ec:	f7fb fe80 	bl	80001f0 <memchr>
 80044f0:	b138      	cbz	r0, 8004502 <_vfiprintf_r+0x17a>
 80044f2:	9b04      	ldr	r3, [sp, #16]
 80044f4:	eba0 000a 	sub.w	r0, r0, sl
 80044f8:	2240      	movs	r2, #64	; 0x40
 80044fa:	4082      	lsls	r2, r0
 80044fc:	4313      	orrs	r3, r2
 80044fe:	3401      	adds	r4, #1
 8004500:	9304      	str	r3, [sp, #16]
 8004502:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004506:	4829      	ldr	r0, [pc, #164]	; (80045ac <_vfiprintf_r+0x224>)
 8004508:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800450c:	2206      	movs	r2, #6
 800450e:	f7fb fe6f 	bl	80001f0 <memchr>
 8004512:	2800      	cmp	r0, #0
 8004514:	d03f      	beq.n	8004596 <_vfiprintf_r+0x20e>
 8004516:	4b26      	ldr	r3, [pc, #152]	; (80045b0 <_vfiprintf_r+0x228>)
 8004518:	bb1b      	cbnz	r3, 8004562 <_vfiprintf_r+0x1da>
 800451a:	9b03      	ldr	r3, [sp, #12]
 800451c:	3307      	adds	r3, #7
 800451e:	f023 0307 	bic.w	r3, r3, #7
 8004522:	3308      	adds	r3, #8
 8004524:	9303      	str	r3, [sp, #12]
 8004526:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004528:	443b      	add	r3, r7
 800452a:	9309      	str	r3, [sp, #36]	; 0x24
 800452c:	e768      	b.n	8004400 <_vfiprintf_r+0x78>
 800452e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004532:	460c      	mov	r4, r1
 8004534:	2001      	movs	r0, #1
 8004536:	e7a6      	b.n	8004486 <_vfiprintf_r+0xfe>
 8004538:	2300      	movs	r3, #0
 800453a:	3401      	adds	r4, #1
 800453c:	9305      	str	r3, [sp, #20]
 800453e:	4619      	mov	r1, r3
 8004540:	f04f 0c0a 	mov.w	ip, #10
 8004544:	4620      	mov	r0, r4
 8004546:	f810 2b01 	ldrb.w	r2, [r0], #1
 800454a:	3a30      	subs	r2, #48	; 0x30
 800454c:	2a09      	cmp	r2, #9
 800454e:	d903      	bls.n	8004558 <_vfiprintf_r+0x1d0>
 8004550:	2b00      	cmp	r3, #0
 8004552:	d0c6      	beq.n	80044e2 <_vfiprintf_r+0x15a>
 8004554:	9105      	str	r1, [sp, #20]
 8004556:	e7c4      	b.n	80044e2 <_vfiprintf_r+0x15a>
 8004558:	fb0c 2101 	mla	r1, ip, r1, r2
 800455c:	4604      	mov	r4, r0
 800455e:	2301      	movs	r3, #1
 8004560:	e7f0      	b.n	8004544 <_vfiprintf_r+0x1bc>
 8004562:	ab03      	add	r3, sp, #12
 8004564:	9300      	str	r3, [sp, #0]
 8004566:	462a      	mov	r2, r5
 8004568:	4b12      	ldr	r3, [pc, #72]	; (80045b4 <_vfiprintf_r+0x22c>)
 800456a:	a904      	add	r1, sp, #16
 800456c:	4630      	mov	r0, r6
 800456e:	f3af 8000 	nop.w
 8004572:	4607      	mov	r7, r0
 8004574:	1c78      	adds	r0, r7, #1
 8004576:	d1d6      	bne.n	8004526 <_vfiprintf_r+0x19e>
 8004578:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800457a:	07d9      	lsls	r1, r3, #31
 800457c:	d405      	bmi.n	800458a <_vfiprintf_r+0x202>
 800457e:	89ab      	ldrh	r3, [r5, #12]
 8004580:	059a      	lsls	r2, r3, #22
 8004582:	d402      	bmi.n	800458a <_vfiprintf_r+0x202>
 8004584:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004586:	f7ff fc83 	bl	8003e90 <__retarget_lock_release_recursive>
 800458a:	89ab      	ldrh	r3, [r5, #12]
 800458c:	065b      	lsls	r3, r3, #25
 800458e:	f53f af1d 	bmi.w	80043cc <_vfiprintf_r+0x44>
 8004592:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004594:	e71c      	b.n	80043d0 <_vfiprintf_r+0x48>
 8004596:	ab03      	add	r3, sp, #12
 8004598:	9300      	str	r3, [sp, #0]
 800459a:	462a      	mov	r2, r5
 800459c:	4b05      	ldr	r3, [pc, #20]	; (80045b4 <_vfiprintf_r+0x22c>)
 800459e:	a904      	add	r1, sp, #16
 80045a0:	4630      	mov	r0, r6
 80045a2:	f000 f879 	bl	8004698 <_printf_i>
 80045a6:	e7e4      	b.n	8004572 <_vfiprintf_r+0x1ea>
 80045a8:	08004cb8 	.word	0x08004cb8
 80045ac:	08004cc2 	.word	0x08004cc2
 80045b0:	00000000 	.word	0x00000000
 80045b4:	08004363 	.word	0x08004363
 80045b8:	08004cbe 	.word	0x08004cbe

080045bc <_printf_common>:
 80045bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045c0:	4616      	mov	r6, r2
 80045c2:	4699      	mov	r9, r3
 80045c4:	688a      	ldr	r2, [r1, #8]
 80045c6:	690b      	ldr	r3, [r1, #16]
 80045c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80045cc:	4293      	cmp	r3, r2
 80045ce:	bfb8      	it	lt
 80045d0:	4613      	movlt	r3, r2
 80045d2:	6033      	str	r3, [r6, #0]
 80045d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80045d8:	4607      	mov	r7, r0
 80045da:	460c      	mov	r4, r1
 80045dc:	b10a      	cbz	r2, 80045e2 <_printf_common+0x26>
 80045de:	3301      	adds	r3, #1
 80045e0:	6033      	str	r3, [r6, #0]
 80045e2:	6823      	ldr	r3, [r4, #0]
 80045e4:	0699      	lsls	r1, r3, #26
 80045e6:	bf42      	ittt	mi
 80045e8:	6833      	ldrmi	r3, [r6, #0]
 80045ea:	3302      	addmi	r3, #2
 80045ec:	6033      	strmi	r3, [r6, #0]
 80045ee:	6825      	ldr	r5, [r4, #0]
 80045f0:	f015 0506 	ands.w	r5, r5, #6
 80045f4:	d106      	bne.n	8004604 <_printf_common+0x48>
 80045f6:	f104 0a19 	add.w	sl, r4, #25
 80045fa:	68e3      	ldr	r3, [r4, #12]
 80045fc:	6832      	ldr	r2, [r6, #0]
 80045fe:	1a9b      	subs	r3, r3, r2
 8004600:	42ab      	cmp	r3, r5
 8004602:	dc26      	bgt.n	8004652 <_printf_common+0x96>
 8004604:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004608:	1e13      	subs	r3, r2, #0
 800460a:	6822      	ldr	r2, [r4, #0]
 800460c:	bf18      	it	ne
 800460e:	2301      	movne	r3, #1
 8004610:	0692      	lsls	r2, r2, #26
 8004612:	d42b      	bmi.n	800466c <_printf_common+0xb0>
 8004614:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004618:	4649      	mov	r1, r9
 800461a:	4638      	mov	r0, r7
 800461c:	47c0      	blx	r8
 800461e:	3001      	adds	r0, #1
 8004620:	d01e      	beq.n	8004660 <_printf_common+0xa4>
 8004622:	6823      	ldr	r3, [r4, #0]
 8004624:	6922      	ldr	r2, [r4, #16]
 8004626:	f003 0306 	and.w	r3, r3, #6
 800462a:	2b04      	cmp	r3, #4
 800462c:	bf02      	ittt	eq
 800462e:	68e5      	ldreq	r5, [r4, #12]
 8004630:	6833      	ldreq	r3, [r6, #0]
 8004632:	1aed      	subeq	r5, r5, r3
 8004634:	68a3      	ldr	r3, [r4, #8]
 8004636:	bf0c      	ite	eq
 8004638:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800463c:	2500      	movne	r5, #0
 800463e:	4293      	cmp	r3, r2
 8004640:	bfc4      	itt	gt
 8004642:	1a9b      	subgt	r3, r3, r2
 8004644:	18ed      	addgt	r5, r5, r3
 8004646:	2600      	movs	r6, #0
 8004648:	341a      	adds	r4, #26
 800464a:	42b5      	cmp	r5, r6
 800464c:	d11a      	bne.n	8004684 <_printf_common+0xc8>
 800464e:	2000      	movs	r0, #0
 8004650:	e008      	b.n	8004664 <_printf_common+0xa8>
 8004652:	2301      	movs	r3, #1
 8004654:	4652      	mov	r2, sl
 8004656:	4649      	mov	r1, r9
 8004658:	4638      	mov	r0, r7
 800465a:	47c0      	blx	r8
 800465c:	3001      	adds	r0, #1
 800465e:	d103      	bne.n	8004668 <_printf_common+0xac>
 8004660:	f04f 30ff 	mov.w	r0, #4294967295
 8004664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004668:	3501      	adds	r5, #1
 800466a:	e7c6      	b.n	80045fa <_printf_common+0x3e>
 800466c:	18e1      	adds	r1, r4, r3
 800466e:	1c5a      	adds	r2, r3, #1
 8004670:	2030      	movs	r0, #48	; 0x30
 8004672:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004676:	4422      	add	r2, r4
 8004678:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800467c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004680:	3302      	adds	r3, #2
 8004682:	e7c7      	b.n	8004614 <_printf_common+0x58>
 8004684:	2301      	movs	r3, #1
 8004686:	4622      	mov	r2, r4
 8004688:	4649      	mov	r1, r9
 800468a:	4638      	mov	r0, r7
 800468c:	47c0      	blx	r8
 800468e:	3001      	adds	r0, #1
 8004690:	d0e6      	beq.n	8004660 <_printf_common+0xa4>
 8004692:	3601      	adds	r6, #1
 8004694:	e7d9      	b.n	800464a <_printf_common+0x8e>
	...

08004698 <_printf_i>:
 8004698:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800469c:	7e0f      	ldrb	r7, [r1, #24]
 800469e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80046a0:	2f78      	cmp	r7, #120	; 0x78
 80046a2:	4691      	mov	r9, r2
 80046a4:	4680      	mov	r8, r0
 80046a6:	460c      	mov	r4, r1
 80046a8:	469a      	mov	sl, r3
 80046aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80046ae:	d807      	bhi.n	80046c0 <_printf_i+0x28>
 80046b0:	2f62      	cmp	r7, #98	; 0x62
 80046b2:	d80a      	bhi.n	80046ca <_printf_i+0x32>
 80046b4:	2f00      	cmp	r7, #0
 80046b6:	f000 80d4 	beq.w	8004862 <_printf_i+0x1ca>
 80046ba:	2f58      	cmp	r7, #88	; 0x58
 80046bc:	f000 80c0 	beq.w	8004840 <_printf_i+0x1a8>
 80046c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80046c8:	e03a      	b.n	8004740 <_printf_i+0xa8>
 80046ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80046ce:	2b15      	cmp	r3, #21
 80046d0:	d8f6      	bhi.n	80046c0 <_printf_i+0x28>
 80046d2:	a101      	add	r1, pc, #4	; (adr r1, 80046d8 <_printf_i+0x40>)
 80046d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046d8:	08004731 	.word	0x08004731
 80046dc:	08004745 	.word	0x08004745
 80046e0:	080046c1 	.word	0x080046c1
 80046e4:	080046c1 	.word	0x080046c1
 80046e8:	080046c1 	.word	0x080046c1
 80046ec:	080046c1 	.word	0x080046c1
 80046f0:	08004745 	.word	0x08004745
 80046f4:	080046c1 	.word	0x080046c1
 80046f8:	080046c1 	.word	0x080046c1
 80046fc:	080046c1 	.word	0x080046c1
 8004700:	080046c1 	.word	0x080046c1
 8004704:	08004849 	.word	0x08004849
 8004708:	08004771 	.word	0x08004771
 800470c:	08004803 	.word	0x08004803
 8004710:	080046c1 	.word	0x080046c1
 8004714:	080046c1 	.word	0x080046c1
 8004718:	0800486b 	.word	0x0800486b
 800471c:	080046c1 	.word	0x080046c1
 8004720:	08004771 	.word	0x08004771
 8004724:	080046c1 	.word	0x080046c1
 8004728:	080046c1 	.word	0x080046c1
 800472c:	0800480b 	.word	0x0800480b
 8004730:	682b      	ldr	r3, [r5, #0]
 8004732:	1d1a      	adds	r2, r3, #4
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	602a      	str	r2, [r5, #0]
 8004738:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800473c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004740:	2301      	movs	r3, #1
 8004742:	e09f      	b.n	8004884 <_printf_i+0x1ec>
 8004744:	6820      	ldr	r0, [r4, #0]
 8004746:	682b      	ldr	r3, [r5, #0]
 8004748:	0607      	lsls	r7, r0, #24
 800474a:	f103 0104 	add.w	r1, r3, #4
 800474e:	6029      	str	r1, [r5, #0]
 8004750:	d501      	bpl.n	8004756 <_printf_i+0xbe>
 8004752:	681e      	ldr	r6, [r3, #0]
 8004754:	e003      	b.n	800475e <_printf_i+0xc6>
 8004756:	0646      	lsls	r6, r0, #25
 8004758:	d5fb      	bpl.n	8004752 <_printf_i+0xba>
 800475a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800475e:	2e00      	cmp	r6, #0
 8004760:	da03      	bge.n	800476a <_printf_i+0xd2>
 8004762:	232d      	movs	r3, #45	; 0x2d
 8004764:	4276      	negs	r6, r6
 8004766:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800476a:	485a      	ldr	r0, [pc, #360]	; (80048d4 <_printf_i+0x23c>)
 800476c:	230a      	movs	r3, #10
 800476e:	e012      	b.n	8004796 <_printf_i+0xfe>
 8004770:	682b      	ldr	r3, [r5, #0]
 8004772:	6820      	ldr	r0, [r4, #0]
 8004774:	1d19      	adds	r1, r3, #4
 8004776:	6029      	str	r1, [r5, #0]
 8004778:	0605      	lsls	r5, r0, #24
 800477a:	d501      	bpl.n	8004780 <_printf_i+0xe8>
 800477c:	681e      	ldr	r6, [r3, #0]
 800477e:	e002      	b.n	8004786 <_printf_i+0xee>
 8004780:	0641      	lsls	r1, r0, #25
 8004782:	d5fb      	bpl.n	800477c <_printf_i+0xe4>
 8004784:	881e      	ldrh	r6, [r3, #0]
 8004786:	4853      	ldr	r0, [pc, #332]	; (80048d4 <_printf_i+0x23c>)
 8004788:	2f6f      	cmp	r7, #111	; 0x6f
 800478a:	bf0c      	ite	eq
 800478c:	2308      	moveq	r3, #8
 800478e:	230a      	movne	r3, #10
 8004790:	2100      	movs	r1, #0
 8004792:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004796:	6865      	ldr	r5, [r4, #4]
 8004798:	60a5      	str	r5, [r4, #8]
 800479a:	2d00      	cmp	r5, #0
 800479c:	bfa2      	ittt	ge
 800479e:	6821      	ldrge	r1, [r4, #0]
 80047a0:	f021 0104 	bicge.w	r1, r1, #4
 80047a4:	6021      	strge	r1, [r4, #0]
 80047a6:	b90e      	cbnz	r6, 80047ac <_printf_i+0x114>
 80047a8:	2d00      	cmp	r5, #0
 80047aa:	d04b      	beq.n	8004844 <_printf_i+0x1ac>
 80047ac:	4615      	mov	r5, r2
 80047ae:	fbb6 f1f3 	udiv	r1, r6, r3
 80047b2:	fb03 6711 	mls	r7, r3, r1, r6
 80047b6:	5dc7      	ldrb	r7, [r0, r7]
 80047b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80047bc:	4637      	mov	r7, r6
 80047be:	42bb      	cmp	r3, r7
 80047c0:	460e      	mov	r6, r1
 80047c2:	d9f4      	bls.n	80047ae <_printf_i+0x116>
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d10b      	bne.n	80047e0 <_printf_i+0x148>
 80047c8:	6823      	ldr	r3, [r4, #0]
 80047ca:	07de      	lsls	r6, r3, #31
 80047cc:	d508      	bpl.n	80047e0 <_printf_i+0x148>
 80047ce:	6923      	ldr	r3, [r4, #16]
 80047d0:	6861      	ldr	r1, [r4, #4]
 80047d2:	4299      	cmp	r1, r3
 80047d4:	bfde      	ittt	le
 80047d6:	2330      	movle	r3, #48	; 0x30
 80047d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80047dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80047e0:	1b52      	subs	r2, r2, r5
 80047e2:	6122      	str	r2, [r4, #16]
 80047e4:	f8cd a000 	str.w	sl, [sp]
 80047e8:	464b      	mov	r3, r9
 80047ea:	aa03      	add	r2, sp, #12
 80047ec:	4621      	mov	r1, r4
 80047ee:	4640      	mov	r0, r8
 80047f0:	f7ff fee4 	bl	80045bc <_printf_common>
 80047f4:	3001      	adds	r0, #1
 80047f6:	d14a      	bne.n	800488e <_printf_i+0x1f6>
 80047f8:	f04f 30ff 	mov.w	r0, #4294967295
 80047fc:	b004      	add	sp, #16
 80047fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	f043 0320 	orr.w	r3, r3, #32
 8004808:	6023      	str	r3, [r4, #0]
 800480a:	4833      	ldr	r0, [pc, #204]	; (80048d8 <_printf_i+0x240>)
 800480c:	2778      	movs	r7, #120	; 0x78
 800480e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004812:	6823      	ldr	r3, [r4, #0]
 8004814:	6829      	ldr	r1, [r5, #0]
 8004816:	061f      	lsls	r7, r3, #24
 8004818:	f851 6b04 	ldr.w	r6, [r1], #4
 800481c:	d402      	bmi.n	8004824 <_printf_i+0x18c>
 800481e:	065f      	lsls	r7, r3, #25
 8004820:	bf48      	it	mi
 8004822:	b2b6      	uxthmi	r6, r6
 8004824:	07df      	lsls	r7, r3, #31
 8004826:	bf48      	it	mi
 8004828:	f043 0320 	orrmi.w	r3, r3, #32
 800482c:	6029      	str	r1, [r5, #0]
 800482e:	bf48      	it	mi
 8004830:	6023      	strmi	r3, [r4, #0]
 8004832:	b91e      	cbnz	r6, 800483c <_printf_i+0x1a4>
 8004834:	6823      	ldr	r3, [r4, #0]
 8004836:	f023 0320 	bic.w	r3, r3, #32
 800483a:	6023      	str	r3, [r4, #0]
 800483c:	2310      	movs	r3, #16
 800483e:	e7a7      	b.n	8004790 <_printf_i+0xf8>
 8004840:	4824      	ldr	r0, [pc, #144]	; (80048d4 <_printf_i+0x23c>)
 8004842:	e7e4      	b.n	800480e <_printf_i+0x176>
 8004844:	4615      	mov	r5, r2
 8004846:	e7bd      	b.n	80047c4 <_printf_i+0x12c>
 8004848:	682b      	ldr	r3, [r5, #0]
 800484a:	6826      	ldr	r6, [r4, #0]
 800484c:	6961      	ldr	r1, [r4, #20]
 800484e:	1d18      	adds	r0, r3, #4
 8004850:	6028      	str	r0, [r5, #0]
 8004852:	0635      	lsls	r5, r6, #24
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	d501      	bpl.n	800485c <_printf_i+0x1c4>
 8004858:	6019      	str	r1, [r3, #0]
 800485a:	e002      	b.n	8004862 <_printf_i+0x1ca>
 800485c:	0670      	lsls	r0, r6, #25
 800485e:	d5fb      	bpl.n	8004858 <_printf_i+0x1c0>
 8004860:	8019      	strh	r1, [r3, #0]
 8004862:	2300      	movs	r3, #0
 8004864:	6123      	str	r3, [r4, #16]
 8004866:	4615      	mov	r5, r2
 8004868:	e7bc      	b.n	80047e4 <_printf_i+0x14c>
 800486a:	682b      	ldr	r3, [r5, #0]
 800486c:	1d1a      	adds	r2, r3, #4
 800486e:	602a      	str	r2, [r5, #0]
 8004870:	681d      	ldr	r5, [r3, #0]
 8004872:	6862      	ldr	r2, [r4, #4]
 8004874:	2100      	movs	r1, #0
 8004876:	4628      	mov	r0, r5
 8004878:	f7fb fcba 	bl	80001f0 <memchr>
 800487c:	b108      	cbz	r0, 8004882 <_printf_i+0x1ea>
 800487e:	1b40      	subs	r0, r0, r5
 8004880:	6060      	str	r0, [r4, #4]
 8004882:	6863      	ldr	r3, [r4, #4]
 8004884:	6123      	str	r3, [r4, #16]
 8004886:	2300      	movs	r3, #0
 8004888:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800488c:	e7aa      	b.n	80047e4 <_printf_i+0x14c>
 800488e:	6923      	ldr	r3, [r4, #16]
 8004890:	462a      	mov	r2, r5
 8004892:	4649      	mov	r1, r9
 8004894:	4640      	mov	r0, r8
 8004896:	47d0      	blx	sl
 8004898:	3001      	adds	r0, #1
 800489a:	d0ad      	beq.n	80047f8 <_printf_i+0x160>
 800489c:	6823      	ldr	r3, [r4, #0]
 800489e:	079b      	lsls	r3, r3, #30
 80048a0:	d413      	bmi.n	80048ca <_printf_i+0x232>
 80048a2:	68e0      	ldr	r0, [r4, #12]
 80048a4:	9b03      	ldr	r3, [sp, #12]
 80048a6:	4298      	cmp	r0, r3
 80048a8:	bfb8      	it	lt
 80048aa:	4618      	movlt	r0, r3
 80048ac:	e7a6      	b.n	80047fc <_printf_i+0x164>
 80048ae:	2301      	movs	r3, #1
 80048b0:	4632      	mov	r2, r6
 80048b2:	4649      	mov	r1, r9
 80048b4:	4640      	mov	r0, r8
 80048b6:	47d0      	blx	sl
 80048b8:	3001      	adds	r0, #1
 80048ba:	d09d      	beq.n	80047f8 <_printf_i+0x160>
 80048bc:	3501      	adds	r5, #1
 80048be:	68e3      	ldr	r3, [r4, #12]
 80048c0:	9903      	ldr	r1, [sp, #12]
 80048c2:	1a5b      	subs	r3, r3, r1
 80048c4:	42ab      	cmp	r3, r5
 80048c6:	dcf2      	bgt.n	80048ae <_printf_i+0x216>
 80048c8:	e7eb      	b.n	80048a2 <_printf_i+0x20a>
 80048ca:	2500      	movs	r5, #0
 80048cc:	f104 0619 	add.w	r6, r4, #25
 80048d0:	e7f5      	b.n	80048be <_printf_i+0x226>
 80048d2:	bf00      	nop
 80048d4:	08004cc9 	.word	0x08004cc9
 80048d8:	08004cda 	.word	0x08004cda

080048dc <__sflush_r>:
 80048dc:	898a      	ldrh	r2, [r1, #12]
 80048de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048e2:	4605      	mov	r5, r0
 80048e4:	0710      	lsls	r0, r2, #28
 80048e6:	460c      	mov	r4, r1
 80048e8:	d458      	bmi.n	800499c <__sflush_r+0xc0>
 80048ea:	684b      	ldr	r3, [r1, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	dc05      	bgt.n	80048fc <__sflush_r+0x20>
 80048f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	dc02      	bgt.n	80048fc <__sflush_r+0x20>
 80048f6:	2000      	movs	r0, #0
 80048f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80048fe:	2e00      	cmp	r6, #0
 8004900:	d0f9      	beq.n	80048f6 <__sflush_r+0x1a>
 8004902:	2300      	movs	r3, #0
 8004904:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004908:	682f      	ldr	r7, [r5, #0]
 800490a:	6a21      	ldr	r1, [r4, #32]
 800490c:	602b      	str	r3, [r5, #0]
 800490e:	d032      	beq.n	8004976 <__sflush_r+0x9a>
 8004910:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004912:	89a3      	ldrh	r3, [r4, #12]
 8004914:	075a      	lsls	r2, r3, #29
 8004916:	d505      	bpl.n	8004924 <__sflush_r+0x48>
 8004918:	6863      	ldr	r3, [r4, #4]
 800491a:	1ac0      	subs	r0, r0, r3
 800491c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800491e:	b10b      	cbz	r3, 8004924 <__sflush_r+0x48>
 8004920:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004922:	1ac0      	subs	r0, r0, r3
 8004924:	2300      	movs	r3, #0
 8004926:	4602      	mov	r2, r0
 8004928:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800492a:	6a21      	ldr	r1, [r4, #32]
 800492c:	4628      	mov	r0, r5
 800492e:	47b0      	blx	r6
 8004930:	1c43      	adds	r3, r0, #1
 8004932:	89a3      	ldrh	r3, [r4, #12]
 8004934:	d106      	bne.n	8004944 <__sflush_r+0x68>
 8004936:	6829      	ldr	r1, [r5, #0]
 8004938:	291d      	cmp	r1, #29
 800493a:	d82b      	bhi.n	8004994 <__sflush_r+0xb8>
 800493c:	4a29      	ldr	r2, [pc, #164]	; (80049e4 <__sflush_r+0x108>)
 800493e:	410a      	asrs	r2, r1
 8004940:	07d6      	lsls	r6, r2, #31
 8004942:	d427      	bmi.n	8004994 <__sflush_r+0xb8>
 8004944:	2200      	movs	r2, #0
 8004946:	6062      	str	r2, [r4, #4]
 8004948:	04d9      	lsls	r1, r3, #19
 800494a:	6922      	ldr	r2, [r4, #16]
 800494c:	6022      	str	r2, [r4, #0]
 800494e:	d504      	bpl.n	800495a <__sflush_r+0x7e>
 8004950:	1c42      	adds	r2, r0, #1
 8004952:	d101      	bne.n	8004958 <__sflush_r+0x7c>
 8004954:	682b      	ldr	r3, [r5, #0]
 8004956:	b903      	cbnz	r3, 800495a <__sflush_r+0x7e>
 8004958:	6560      	str	r0, [r4, #84]	; 0x54
 800495a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800495c:	602f      	str	r7, [r5, #0]
 800495e:	2900      	cmp	r1, #0
 8004960:	d0c9      	beq.n	80048f6 <__sflush_r+0x1a>
 8004962:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004966:	4299      	cmp	r1, r3
 8004968:	d002      	beq.n	8004970 <__sflush_r+0x94>
 800496a:	4628      	mov	r0, r5
 800496c:	f7ff fa92 	bl	8003e94 <_free_r>
 8004970:	2000      	movs	r0, #0
 8004972:	6360      	str	r0, [r4, #52]	; 0x34
 8004974:	e7c0      	b.n	80048f8 <__sflush_r+0x1c>
 8004976:	2301      	movs	r3, #1
 8004978:	4628      	mov	r0, r5
 800497a:	47b0      	blx	r6
 800497c:	1c41      	adds	r1, r0, #1
 800497e:	d1c8      	bne.n	8004912 <__sflush_r+0x36>
 8004980:	682b      	ldr	r3, [r5, #0]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d0c5      	beq.n	8004912 <__sflush_r+0x36>
 8004986:	2b1d      	cmp	r3, #29
 8004988:	d001      	beq.n	800498e <__sflush_r+0xb2>
 800498a:	2b16      	cmp	r3, #22
 800498c:	d101      	bne.n	8004992 <__sflush_r+0xb6>
 800498e:	602f      	str	r7, [r5, #0]
 8004990:	e7b1      	b.n	80048f6 <__sflush_r+0x1a>
 8004992:	89a3      	ldrh	r3, [r4, #12]
 8004994:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004998:	81a3      	strh	r3, [r4, #12]
 800499a:	e7ad      	b.n	80048f8 <__sflush_r+0x1c>
 800499c:	690f      	ldr	r7, [r1, #16]
 800499e:	2f00      	cmp	r7, #0
 80049a0:	d0a9      	beq.n	80048f6 <__sflush_r+0x1a>
 80049a2:	0793      	lsls	r3, r2, #30
 80049a4:	680e      	ldr	r6, [r1, #0]
 80049a6:	bf08      	it	eq
 80049a8:	694b      	ldreq	r3, [r1, #20]
 80049aa:	600f      	str	r7, [r1, #0]
 80049ac:	bf18      	it	ne
 80049ae:	2300      	movne	r3, #0
 80049b0:	eba6 0807 	sub.w	r8, r6, r7
 80049b4:	608b      	str	r3, [r1, #8]
 80049b6:	f1b8 0f00 	cmp.w	r8, #0
 80049ba:	dd9c      	ble.n	80048f6 <__sflush_r+0x1a>
 80049bc:	6a21      	ldr	r1, [r4, #32]
 80049be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80049c0:	4643      	mov	r3, r8
 80049c2:	463a      	mov	r2, r7
 80049c4:	4628      	mov	r0, r5
 80049c6:	47b0      	blx	r6
 80049c8:	2800      	cmp	r0, #0
 80049ca:	dc06      	bgt.n	80049da <__sflush_r+0xfe>
 80049cc:	89a3      	ldrh	r3, [r4, #12]
 80049ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049d2:	81a3      	strh	r3, [r4, #12]
 80049d4:	f04f 30ff 	mov.w	r0, #4294967295
 80049d8:	e78e      	b.n	80048f8 <__sflush_r+0x1c>
 80049da:	4407      	add	r7, r0
 80049dc:	eba8 0800 	sub.w	r8, r8, r0
 80049e0:	e7e9      	b.n	80049b6 <__sflush_r+0xda>
 80049e2:	bf00      	nop
 80049e4:	dfbffffe 	.word	0xdfbffffe

080049e8 <_fflush_r>:
 80049e8:	b538      	push	{r3, r4, r5, lr}
 80049ea:	690b      	ldr	r3, [r1, #16]
 80049ec:	4605      	mov	r5, r0
 80049ee:	460c      	mov	r4, r1
 80049f0:	b913      	cbnz	r3, 80049f8 <_fflush_r+0x10>
 80049f2:	2500      	movs	r5, #0
 80049f4:	4628      	mov	r0, r5
 80049f6:	bd38      	pop	{r3, r4, r5, pc}
 80049f8:	b118      	cbz	r0, 8004a02 <_fflush_r+0x1a>
 80049fa:	6a03      	ldr	r3, [r0, #32]
 80049fc:	b90b      	cbnz	r3, 8004a02 <_fflush_r+0x1a>
 80049fe:	f7ff f80b 	bl	8003a18 <__sinit>
 8004a02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d0f3      	beq.n	80049f2 <_fflush_r+0xa>
 8004a0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004a0c:	07d0      	lsls	r0, r2, #31
 8004a0e:	d404      	bmi.n	8004a1a <_fflush_r+0x32>
 8004a10:	0599      	lsls	r1, r3, #22
 8004a12:	d402      	bmi.n	8004a1a <_fflush_r+0x32>
 8004a14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a16:	f7ff fa3a 	bl	8003e8e <__retarget_lock_acquire_recursive>
 8004a1a:	4628      	mov	r0, r5
 8004a1c:	4621      	mov	r1, r4
 8004a1e:	f7ff ff5d 	bl	80048dc <__sflush_r>
 8004a22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a24:	07da      	lsls	r2, r3, #31
 8004a26:	4605      	mov	r5, r0
 8004a28:	d4e4      	bmi.n	80049f4 <_fflush_r+0xc>
 8004a2a:	89a3      	ldrh	r3, [r4, #12]
 8004a2c:	059b      	lsls	r3, r3, #22
 8004a2e:	d4e1      	bmi.n	80049f4 <_fflush_r+0xc>
 8004a30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a32:	f7ff fa2d 	bl	8003e90 <__retarget_lock_release_recursive>
 8004a36:	e7dd      	b.n	80049f4 <_fflush_r+0xc>

08004a38 <__swhatbuf_r>:
 8004a38:	b570      	push	{r4, r5, r6, lr}
 8004a3a:	460c      	mov	r4, r1
 8004a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a40:	2900      	cmp	r1, #0
 8004a42:	b096      	sub	sp, #88	; 0x58
 8004a44:	4615      	mov	r5, r2
 8004a46:	461e      	mov	r6, r3
 8004a48:	da0d      	bge.n	8004a66 <__swhatbuf_r+0x2e>
 8004a4a:	89a3      	ldrh	r3, [r4, #12]
 8004a4c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004a50:	f04f 0100 	mov.w	r1, #0
 8004a54:	bf0c      	ite	eq
 8004a56:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004a5a:	2340      	movne	r3, #64	; 0x40
 8004a5c:	2000      	movs	r0, #0
 8004a5e:	6031      	str	r1, [r6, #0]
 8004a60:	602b      	str	r3, [r5, #0]
 8004a62:	b016      	add	sp, #88	; 0x58
 8004a64:	bd70      	pop	{r4, r5, r6, pc}
 8004a66:	466a      	mov	r2, sp
 8004a68:	f000 f862 	bl	8004b30 <_fstat_r>
 8004a6c:	2800      	cmp	r0, #0
 8004a6e:	dbec      	blt.n	8004a4a <__swhatbuf_r+0x12>
 8004a70:	9901      	ldr	r1, [sp, #4]
 8004a72:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004a76:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004a7a:	4259      	negs	r1, r3
 8004a7c:	4159      	adcs	r1, r3
 8004a7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a82:	e7eb      	b.n	8004a5c <__swhatbuf_r+0x24>

08004a84 <__smakebuf_r>:
 8004a84:	898b      	ldrh	r3, [r1, #12]
 8004a86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004a88:	079d      	lsls	r5, r3, #30
 8004a8a:	4606      	mov	r6, r0
 8004a8c:	460c      	mov	r4, r1
 8004a8e:	d507      	bpl.n	8004aa0 <__smakebuf_r+0x1c>
 8004a90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004a94:	6023      	str	r3, [r4, #0]
 8004a96:	6123      	str	r3, [r4, #16]
 8004a98:	2301      	movs	r3, #1
 8004a9a:	6163      	str	r3, [r4, #20]
 8004a9c:	b002      	add	sp, #8
 8004a9e:	bd70      	pop	{r4, r5, r6, pc}
 8004aa0:	ab01      	add	r3, sp, #4
 8004aa2:	466a      	mov	r2, sp
 8004aa4:	f7ff ffc8 	bl	8004a38 <__swhatbuf_r>
 8004aa8:	9900      	ldr	r1, [sp, #0]
 8004aaa:	4605      	mov	r5, r0
 8004aac:	4630      	mov	r0, r6
 8004aae:	f7ff fa5d 	bl	8003f6c <_malloc_r>
 8004ab2:	b948      	cbnz	r0, 8004ac8 <__smakebuf_r+0x44>
 8004ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ab8:	059a      	lsls	r2, r3, #22
 8004aba:	d4ef      	bmi.n	8004a9c <__smakebuf_r+0x18>
 8004abc:	f023 0303 	bic.w	r3, r3, #3
 8004ac0:	f043 0302 	orr.w	r3, r3, #2
 8004ac4:	81a3      	strh	r3, [r4, #12]
 8004ac6:	e7e3      	b.n	8004a90 <__smakebuf_r+0xc>
 8004ac8:	89a3      	ldrh	r3, [r4, #12]
 8004aca:	6020      	str	r0, [r4, #0]
 8004acc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ad0:	81a3      	strh	r3, [r4, #12]
 8004ad2:	9b00      	ldr	r3, [sp, #0]
 8004ad4:	6163      	str	r3, [r4, #20]
 8004ad6:	9b01      	ldr	r3, [sp, #4]
 8004ad8:	6120      	str	r0, [r4, #16]
 8004ada:	b15b      	cbz	r3, 8004af4 <__smakebuf_r+0x70>
 8004adc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ae0:	4630      	mov	r0, r6
 8004ae2:	f000 f837 	bl	8004b54 <_isatty_r>
 8004ae6:	b128      	cbz	r0, 8004af4 <__smakebuf_r+0x70>
 8004ae8:	89a3      	ldrh	r3, [r4, #12]
 8004aea:	f023 0303 	bic.w	r3, r3, #3
 8004aee:	f043 0301 	orr.w	r3, r3, #1
 8004af2:	81a3      	strh	r3, [r4, #12]
 8004af4:	89a3      	ldrh	r3, [r4, #12]
 8004af6:	431d      	orrs	r5, r3
 8004af8:	81a5      	strh	r5, [r4, #12]
 8004afa:	e7cf      	b.n	8004a9c <__smakebuf_r+0x18>

08004afc <memmove>:
 8004afc:	4288      	cmp	r0, r1
 8004afe:	b510      	push	{r4, lr}
 8004b00:	eb01 0402 	add.w	r4, r1, r2
 8004b04:	d902      	bls.n	8004b0c <memmove+0x10>
 8004b06:	4284      	cmp	r4, r0
 8004b08:	4623      	mov	r3, r4
 8004b0a:	d807      	bhi.n	8004b1c <memmove+0x20>
 8004b0c:	1e43      	subs	r3, r0, #1
 8004b0e:	42a1      	cmp	r1, r4
 8004b10:	d008      	beq.n	8004b24 <memmove+0x28>
 8004b12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b1a:	e7f8      	b.n	8004b0e <memmove+0x12>
 8004b1c:	4402      	add	r2, r0
 8004b1e:	4601      	mov	r1, r0
 8004b20:	428a      	cmp	r2, r1
 8004b22:	d100      	bne.n	8004b26 <memmove+0x2a>
 8004b24:	bd10      	pop	{r4, pc}
 8004b26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b2e:	e7f7      	b.n	8004b20 <memmove+0x24>

08004b30 <_fstat_r>:
 8004b30:	b538      	push	{r3, r4, r5, lr}
 8004b32:	4d07      	ldr	r5, [pc, #28]	; (8004b50 <_fstat_r+0x20>)
 8004b34:	2300      	movs	r3, #0
 8004b36:	4604      	mov	r4, r0
 8004b38:	4608      	mov	r0, r1
 8004b3a:	4611      	mov	r1, r2
 8004b3c:	602b      	str	r3, [r5, #0]
 8004b3e:	f7fc fa08 	bl	8000f52 <_fstat>
 8004b42:	1c43      	adds	r3, r0, #1
 8004b44:	d102      	bne.n	8004b4c <_fstat_r+0x1c>
 8004b46:	682b      	ldr	r3, [r5, #0]
 8004b48:	b103      	cbz	r3, 8004b4c <_fstat_r+0x1c>
 8004b4a:	6023      	str	r3, [r4, #0]
 8004b4c:	bd38      	pop	{r3, r4, r5, pc}
 8004b4e:	bf00      	nop
 8004b50:	200003ec 	.word	0x200003ec

08004b54 <_isatty_r>:
 8004b54:	b538      	push	{r3, r4, r5, lr}
 8004b56:	4d06      	ldr	r5, [pc, #24]	; (8004b70 <_isatty_r+0x1c>)
 8004b58:	2300      	movs	r3, #0
 8004b5a:	4604      	mov	r4, r0
 8004b5c:	4608      	mov	r0, r1
 8004b5e:	602b      	str	r3, [r5, #0]
 8004b60:	f7fc fa07 	bl	8000f72 <_isatty>
 8004b64:	1c43      	adds	r3, r0, #1
 8004b66:	d102      	bne.n	8004b6e <_isatty_r+0x1a>
 8004b68:	682b      	ldr	r3, [r5, #0]
 8004b6a:	b103      	cbz	r3, 8004b6e <_isatty_r+0x1a>
 8004b6c:	6023      	str	r3, [r4, #0]
 8004b6e:	bd38      	pop	{r3, r4, r5, pc}
 8004b70:	200003ec 	.word	0x200003ec

08004b74 <_sbrk_r>:
 8004b74:	b538      	push	{r3, r4, r5, lr}
 8004b76:	4d06      	ldr	r5, [pc, #24]	; (8004b90 <_sbrk_r+0x1c>)
 8004b78:	2300      	movs	r3, #0
 8004b7a:	4604      	mov	r4, r0
 8004b7c:	4608      	mov	r0, r1
 8004b7e:	602b      	str	r3, [r5, #0]
 8004b80:	f7fc fa10 	bl	8000fa4 <_sbrk>
 8004b84:	1c43      	adds	r3, r0, #1
 8004b86:	d102      	bne.n	8004b8e <_sbrk_r+0x1a>
 8004b88:	682b      	ldr	r3, [r5, #0]
 8004b8a:	b103      	cbz	r3, 8004b8e <_sbrk_r+0x1a>
 8004b8c:	6023      	str	r3, [r4, #0]
 8004b8e:	bd38      	pop	{r3, r4, r5, pc}
 8004b90:	200003ec 	.word	0x200003ec

08004b94 <memcpy>:
 8004b94:	440a      	add	r2, r1
 8004b96:	4291      	cmp	r1, r2
 8004b98:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b9c:	d100      	bne.n	8004ba0 <memcpy+0xc>
 8004b9e:	4770      	bx	lr
 8004ba0:	b510      	push	{r4, lr}
 8004ba2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ba6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004baa:	4291      	cmp	r1, r2
 8004bac:	d1f9      	bne.n	8004ba2 <memcpy+0xe>
 8004bae:	bd10      	pop	{r4, pc}

08004bb0 <_realloc_r>:
 8004bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bb4:	4680      	mov	r8, r0
 8004bb6:	4614      	mov	r4, r2
 8004bb8:	460e      	mov	r6, r1
 8004bba:	b921      	cbnz	r1, 8004bc6 <_realloc_r+0x16>
 8004bbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bc0:	4611      	mov	r1, r2
 8004bc2:	f7ff b9d3 	b.w	8003f6c <_malloc_r>
 8004bc6:	b92a      	cbnz	r2, 8004bd4 <_realloc_r+0x24>
 8004bc8:	f7ff f964 	bl	8003e94 <_free_r>
 8004bcc:	4625      	mov	r5, r4
 8004bce:	4628      	mov	r0, r5
 8004bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bd4:	f000 f81b 	bl	8004c0e <_malloc_usable_size_r>
 8004bd8:	4284      	cmp	r4, r0
 8004bda:	4607      	mov	r7, r0
 8004bdc:	d802      	bhi.n	8004be4 <_realloc_r+0x34>
 8004bde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004be2:	d812      	bhi.n	8004c0a <_realloc_r+0x5a>
 8004be4:	4621      	mov	r1, r4
 8004be6:	4640      	mov	r0, r8
 8004be8:	f7ff f9c0 	bl	8003f6c <_malloc_r>
 8004bec:	4605      	mov	r5, r0
 8004bee:	2800      	cmp	r0, #0
 8004bf0:	d0ed      	beq.n	8004bce <_realloc_r+0x1e>
 8004bf2:	42bc      	cmp	r4, r7
 8004bf4:	4622      	mov	r2, r4
 8004bf6:	4631      	mov	r1, r6
 8004bf8:	bf28      	it	cs
 8004bfa:	463a      	movcs	r2, r7
 8004bfc:	f7ff ffca 	bl	8004b94 <memcpy>
 8004c00:	4631      	mov	r1, r6
 8004c02:	4640      	mov	r0, r8
 8004c04:	f7ff f946 	bl	8003e94 <_free_r>
 8004c08:	e7e1      	b.n	8004bce <_realloc_r+0x1e>
 8004c0a:	4635      	mov	r5, r6
 8004c0c:	e7df      	b.n	8004bce <_realloc_r+0x1e>

08004c0e <_malloc_usable_size_r>:
 8004c0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c12:	1f18      	subs	r0, r3, #4
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	bfbc      	itt	lt
 8004c18:	580b      	ldrlt	r3, [r1, r0]
 8004c1a:	18c0      	addlt	r0, r0, r3
 8004c1c:	4770      	bx	lr
	...

08004c20 <_init>:
 8004c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c22:	bf00      	nop
 8004c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c26:	bc08      	pop	{r3}
 8004c28:	469e      	mov	lr, r3
 8004c2a:	4770      	bx	lr

08004c2c <_fini>:
 8004c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c2e:	bf00      	nop
 8004c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c32:	bc08      	pop	{r3}
 8004c34:	469e      	mov	lr, r3
 8004c36:	4770      	bx	lr
