<?xml version="1.0" encoding="utf-8"?> 
<!-- 
  Synopsys, Inc.
  Version N-2018.03-SP1
  Project file /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/syntmp/run_option.xml
  Written on Sat Aug  5 08:37:48 2023


--> 
<project_attribute_list name="Project Settings"> 
     <option name="project_name" display_name="Project Name">idc_test</option>
     <option name="device_name" display_name="Device Name">idc_test: Xilinx Kintex7 : XC7K325T</option>
     <option name="impl_name" display_name="Implementation Name">idc_test</option>
     <option name="top_module" display_name="Top Module">led_stream</option>
     <option name="pipe" display_name="Pipelining">1</option>
     <option name="retiming" display_name="Retiming">0</option>
     <option name="resource_sharing" display_name="Resource Sharing">1</option>
     <option name="maxfan" display_name="Fanout Guide">10000</option>
     <option name="disable_io_insertion" display_name="Disable I/O Insertion">0</option>
     <option name="no_sequential_opt" display_name="Disable Sequential Optimizations">0</option>
     <option name="fix_gated_and_generated_clocks" display_name="Clock Conversion">1</option>
     <option name="symbolic_fsm_compiler" display_name="FSM Compiler">1</option>
</project_attribute_list>

