// Seed: 483614011
module module_0 (
    input wire id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4
);
  logic id_6;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input uwire id_2,
    input wire id_3,
    inout wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    output uwire id_11,
    output uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    output tri id_15,
    input tri id_16,
    input supply1 id_17
);
  module_0 modCall_1 (
      id_4,
      id_11,
      id_17,
      id_2,
      id_2
  );
endmodule
