Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 12 00:19:30 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file game_timing_summary_routed.rpt -pb game_timing_summary_routed.pb -rpx game_timing_summary_routed.rpx -warn_on_violation
| Design       : game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.151        0.000                      0                   20        0.239        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.151        0.000                      0                   20        0.239        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos7_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.952ns (19.758%)  route 3.866ns (80.242%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.165     6.768    tic_tac_toe_controller/current_state[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.892 f  tic_tac_toe_controller/pos8[1]_i_2/O
                         net (fo=3, routed)           1.213     8.105    tic_tac_toe_controller/pos8_reg[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.229 r  tic_tac_toe_controller/FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.291     8.520    position_reg_unit/FSM_sequential_current_state_reg[0]_2
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  position_reg_unit/FSM_sequential_current_state[1]_i_6/O
                         net (fo=19, routed)          1.197     9.841    position_reg_unit/FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     9.965 r  position_reg_unit/pos7[0]_i_1/O
                         net (fo=1, routed)           0.000     9.965    position_reg_unit/pos7[0]_i_1_n_0
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.510    14.851    position_reg_unit/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos7_reg[0]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.029    15.117    position_reg_unit/pos7_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos6_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.952ns (20.285%)  route 3.741ns (79.715%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.165     6.768    tic_tac_toe_controller/current_state[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.892 f  tic_tac_toe_controller/pos8[1]_i_2/O
                         net (fo=3, routed)           1.213     8.105    tic_tac_toe_controller/pos8_reg[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.229 r  tic_tac_toe_controller/FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.291     8.520    position_reg_unit/FSM_sequential_current_state_reg[0]_2
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  position_reg_unit/FSM_sequential_current_state[1]_i_6/O
                         net (fo=19, routed)          1.072     9.716    position_reg_unit/FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     9.840 r  position_reg_unit/pos6[0]_i_1/O
                         net (fo=1, routed)           0.000     9.840    position_reg_unit/pos6[0]_i_1_n_0
    SLICE_X3Y96          FDCE                                         r  position_reg_unit/pos6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.509    14.850    position_reg_unit/clk_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  position_reg_unit/pos6_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.029    15.116    position_reg_unit/pos6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.541%)  route 3.683ns (79.459%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.165     6.768    tic_tac_toe_controller/current_state[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.892 f  tic_tac_toe_controller/pos8[1]_i_2/O
                         net (fo=3, routed)           1.213     8.105    tic_tac_toe_controller/pos8_reg[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.229 r  tic_tac_toe_controller/FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.291     8.520    position_reg_unit/FSM_sequential_current_state_reg[0]_2
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  position_reg_unit/FSM_sequential_current_state[1]_i_6/O
                         net (fo=19, routed)          1.014     9.657    position_reg_unit/FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     9.781 r  position_reg_unit/pos2[1]_i_1/O
                         net (fo=1, routed)           0.000     9.781    position_reg_unit/pos2[1]_i_1_n_0
    SLICE_X5Y98          FDCE                                         r  position_reg_unit/pos2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    position_reg_unit/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  position_reg_unit/pos2_reg[1]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y98          FDCE (Setup_fdce_C_D)        0.029    15.101    position_reg_unit/pos2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos8_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.952ns (20.609%)  route 3.667ns (79.391%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.165     6.768    tic_tac_toe_controller/current_state[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.892 f  tic_tac_toe_controller/pos8[1]_i_2/O
                         net (fo=3, routed)           1.213     8.105    tic_tac_toe_controller/pos8_reg[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.229 r  tic_tac_toe_controller/FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.291     8.520    position_reg_unit/FSM_sequential_current_state_reg[0]_2
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  position_reg_unit/FSM_sequential_current_state[1]_i_6/O
                         net (fo=19, routed)          0.999     9.642    position_reg_unit/FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     9.766 r  position_reg_unit/pos8[1]_i_1/O
                         net (fo=1, routed)           0.000     9.766    position_reg_unit/pos8[1]_i_1_n_0
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.510    14.851    position_reg_unit/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos8_reg[1]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.032    15.120    position_reg_unit/pos8_reg[1]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos9_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.952ns (20.768%)  route 3.632ns (79.232%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.165     6.768    tic_tac_toe_controller/current_state[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.892 f  tic_tac_toe_controller/pos8[1]_i_2/O
                         net (fo=3, routed)           1.213     8.105    tic_tac_toe_controller/pos8_reg[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.229 r  tic_tac_toe_controller/FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.291     8.520    position_reg_unit/FSM_sequential_current_state_reg[0]_2
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  position_reg_unit/FSM_sequential_current_state[1]_i_6/O
                         net (fo=19, routed)          0.963     9.607    position_reg_unit/FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I0_O)        0.124     9.731 r  position_reg_unit/pos9[0]_i_1/O
                         net (fo=1, routed)           0.000     9.731    position_reg_unit/pos9[0]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  position_reg_unit/pos9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.509    14.850    position_reg_unit/clk_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  position_reg_unit/pos9_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.029    15.116    position_reg_unit/pos9_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos9_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.952ns (20.819%)  route 3.621ns (79.181%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.165     6.768    tic_tac_toe_controller/current_state[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.892 f  tic_tac_toe_controller/pos8[1]_i_2/O
                         net (fo=3, routed)           1.213     8.105    tic_tac_toe_controller/pos8_reg[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.229 r  tic_tac_toe_controller/FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.291     8.520    position_reg_unit/FSM_sequential_current_state_reg[0]_2
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  position_reg_unit/FSM_sequential_current_state[1]_i_6/O
                         net (fo=19, routed)          0.952     9.596    position_reg_unit/FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I0_O)        0.124     9.720 r  position_reg_unit/pos9[1]_i_1/O
                         net (fo=1, routed)           0.000     9.720    position_reg_unit/pos9[1]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  position_reg_unit/pos9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.509    14.850    position_reg_unit/clk_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  position_reg_unit/pos9_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.031    15.118    position_reg_unit/pos9_reg[1]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.952ns (21.526%)  route 3.471ns (78.474%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.165     6.768    tic_tac_toe_controller/current_state[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.892 f  tic_tac_toe_controller/pos8[1]_i_2/O
                         net (fo=3, routed)           1.213     8.105    tic_tac_toe_controller/pos8_reg[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.229 r  tic_tac_toe_controller/FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.291     8.520    position_reg_unit/FSM_sequential_current_state_reg[0]_2
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  position_reg_unit/FSM_sequential_current_state[1]_i_6/O
                         net (fo=19, routed)          0.802     9.445    position_reg_unit/FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     9.569 r  position_reg_unit/pos1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.569    position_reg_unit/pos1[0]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  position_reg_unit/pos1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    position_reg_unit/clk_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  position_reg_unit/pos1_reg[0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.029    15.100    position_reg_unit/pos1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.952ns (21.525%)  route 3.471ns (78.475%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.165     6.768    tic_tac_toe_controller/current_state[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.892 f  tic_tac_toe_controller/pos8[1]_i_2/O
                         net (fo=3, routed)           1.213     8.105    tic_tac_toe_controller/pos8_reg[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.229 r  tic_tac_toe_controller/FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.291     8.520    position_reg_unit/FSM_sequential_current_state_reg[0]_2
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  position_reg_unit/FSM_sequential_current_state[1]_i_6/O
                         net (fo=19, routed)          0.802     9.446    position_reg_unit/FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.124     9.570 r  position_reg_unit/pos2[0]_i_1/O
                         net (fo=1, routed)           0.000     9.570    position_reg_unit/pos2[0]_i_1_n_0
    SLICE_X4Y98          FDCE                                         r  position_reg_unit/pos2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    position_reg_unit/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  position_reg_unit/pos2_reg[0]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.029    15.101    position_reg_unit/pos2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tic_tac_toe_controller/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.188ns (26.837%)  route 3.239ns (73.163%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.788     6.390    tic_tac_toe_controller/current_state[0]
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.124     6.514 r  tic_tac_toe_controller/pos2[1]_i_4/O
                         net (fo=5, routed)           0.796     7.310    tic_tac_toe_controller/pos9_reg[1]
    SLICE_X1Y97          LUT4 (Prop_lut4_I0_O)        0.152     7.462 f  tic_tac_toe_controller/pos3[1]_i_2/O
                         net (fo=3, routed)           0.865     8.327    position_reg_unit/PC_en[0]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.332     8.659 f  position_reg_unit/FSM_sequential_current_state[1]_i_4/O
                         net (fo=1, routed)           0.790     9.450    position_reg_unit/FSM_sequential_current_state[1]_i_4_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.574 r  position_reg_unit/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.574    tic_tac_toe_controller/D[0]
    SLICE_X3Y97          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.510    14.851    tic_tac_toe_controller/CLK
    SLICE_X3Y97          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.029    15.117    tic_tac_toe_controller/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos4_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.952ns (21.580%)  route 3.459ns (78.420%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.165     6.768    tic_tac_toe_controller/current_state[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.892 f  tic_tac_toe_controller/pos8[1]_i_2/O
                         net (fo=3, routed)           1.213     8.105    tic_tac_toe_controller/pos8_reg[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.229 r  tic_tac_toe_controller/FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.291     8.520    position_reg_unit/FSM_sequential_current_state_reg[0]_2
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  position_reg_unit/FSM_sequential_current_state[1]_i_6/O
                         net (fo=19, routed)          0.791     9.434    position_reg_unit/FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.124     9.558 r  position_reg_unit/pos4[0]_i_1/O
                         net (fo=1, routed)           0.000     9.558    position_reg_unit/pos4[0]_i_1_n_0
    SLICE_X4Y98          FDCE                                         r  position_reg_unit/pos4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    position_reg_unit/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  position_reg_unit/pos4_reg[0]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.031    15.103    position_reg_unit/pos4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  5.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 position_reg_unit/pos8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos8_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.244%)  route 0.145ns (43.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.477    position_reg_unit/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  position_reg_unit/pos8_reg[1]/Q
                         net (fo=5, routed)           0.145     1.763    position_reg_unit/pos8_OBUF[1]
    SLICE_X1Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  position_reg_unit/pos8[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    position_reg_unit/pos8[1]_i_1_n_0
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     1.992    position_reg_unit/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos8_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.092     1.569    position_reg_unit/pos8_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 position_reg_unit/pos3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.180%)  route 0.164ns (46.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    position_reg_unit/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  position_reg_unit/pos3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  position_reg_unit/pos3_reg[0]/Q
                         net (fo=9, routed)           0.164     1.780    position_reg_unit/pos3_OBUF[0]
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  position_reg_unit/pos3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    position_reg_unit/pos3[0]_i_1_n_0
    SLICE_X5Y97          FDCE                                         r  position_reg_unit/pos3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.990    position_reg_unit/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  position_reg_unit/pos3_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y97          FDCE (Hold_fdce_C_D)         0.091     1.566    position_reg_unit/pos3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.193     1.810    tic_tac_toe_controller/current_state[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  tic_tac_toe_controller/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    tic_tac_toe_controller/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.991    tic_tac_toe_controller/CLK
    SLICE_X3Y95          FDCE                                         r  tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y95          FDCE (Hold_fdce_C_D)         0.091     1.567    tic_tac_toe_controller/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 position_reg_unit/pos2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.403%)  route 0.198ns (51.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    position_reg_unit/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  position_reg_unit/pos2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  position_reg_unit/pos2_reg[0]/Q
                         net (fo=8, routed)           0.198     1.814    position_reg_unit/pos2_OBUF[0]
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  position_reg_unit/pos2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    position_reg_unit/pos2[0]_i_1_n_0
    SLICE_X4Y98          FDCE                                         r  position_reg_unit/pos2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.990    position_reg_unit/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  position_reg_unit/pos2_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y98          FDCE (Hold_fdce_C_D)         0.091     1.566    position_reg_unit/pos2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 position_reg_unit/pos6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos6_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    position_reg_unit/clk_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  position_reg_unit/pos6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  position_reg_unit/pos6_reg[0]/Q
                         net (fo=10, routed)          0.203     1.820    position_reg_unit/pos6_OBUF[0]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  position_reg_unit/pos6[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    position_reg_unit/pos6[0]_i_1_n_0
    SLICE_X3Y96          FDCE                                         r  position_reg_unit/pos6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.991    position_reg_unit/clk_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  position_reg_unit/pos6_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.091     1.567    position_reg_unit/pos6_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 position_reg_unit/pos2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.591%)  route 0.205ns (52.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    position_reg_unit/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  position_reg_unit/pos2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  position_reg_unit/pos2_reg[1]/Q
                         net (fo=8, routed)           0.205     1.821    position_reg_unit/pos2_OBUF[1]
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.866 r  position_reg_unit/pos2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    position_reg_unit/pos2[1]_i_1_n_0
    SLICE_X5Y98          FDCE                                         r  position_reg_unit/pos2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.990    position_reg_unit/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  position_reg_unit/pos2_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y98          FDCE (Hold_fdce_C_D)         0.091     1.566    position_reg_unit/pos2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 position_reg_unit/pos9_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos9_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.824%)  route 0.211ns (53.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    position_reg_unit/clk_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  position_reg_unit/pos9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  position_reg_unit/pos9_reg[0]/Q
                         net (fo=8, routed)           0.211     1.828    position_reg_unit/pos9_OBUF[0]
    SLICE_X0Y96          LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  position_reg_unit/pos9[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    position_reg_unit/pos9[0]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  position_reg_unit/pos9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.991    position_reg_unit/clk_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  position_reg_unit/pos9_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.091     1.567    position_reg_unit/pos9_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 position_reg_unit/pos1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.528%)  route 0.223ns (54.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    position_reg_unit/clk_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  position_reg_unit/pos1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  position_reg_unit/pos1_reg[0]/Q
                         net (fo=8, routed)           0.223     1.838    position_reg_unit/pos1_OBUF[0]
    SLICE_X4Y96          LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  position_reg_unit/pos1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    position_reg_unit/pos1[0]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  position_reg_unit/pos1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.989    position_reg_unit/clk_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  position_reg_unit/pos1_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.091     1.565    position_reg_unit/pos1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 position_reg_unit/pos7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos7_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.910%)  route 0.258ns (58.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.477    position_reg_unit/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  position_reg_unit/pos7_reg[1]/Q
                         net (fo=8, routed)           0.258     1.876    position_reg_unit/pos7_OBUF[1]
    SLICE_X1Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.921 r  position_reg_unit/pos7[1]_i_1/O
                         net (fo=1, routed)           0.000     1.921    position_reg_unit/pos7[1]_i_1_n_0
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     1.992    position_reg_unit/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos7_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.092     1.569    position_reg_unit/pos7_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 position_reg_unit/pos8_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg_unit/pos8_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.816%)  route 0.259ns (58.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.477    position_reg_unit/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  position_reg_unit/pos8_reg[0]/Q
                         net (fo=5, routed)           0.259     1.877    position_reg_unit/pos8_OBUF[0]
    SLICE_X1Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.922 r  position_reg_unit/pos8[0]_i_1/O
                         net (fo=1, routed)           0.000     1.922    position_reg_unit/pos8[0]_i_1_n_0
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     1.992    position_reg_unit/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  position_reg_unit/pos8_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.092     1.569    position_reg_unit/pos8_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96    position_reg_unit/pos1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96    position_reg_unit/pos1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98    position_reg_unit/pos2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98    position_reg_unit/pos2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97    position_reg_unit/pos3_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97    position_reg_unit/pos3_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98    position_reg_unit/pos4_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97    position_reg_unit/pos4_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98    position_reg_unit/pos5_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96    position_reg_unit/pos1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96    position_reg_unit/pos1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98    position_reg_unit/pos5_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98    position_reg_unit/pos5_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98    position_reg_unit/pos6_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98    position_reg_unit/pos7_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98    position_reg_unit/pos7_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98    position_reg_unit/pos8_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98    position_reg_unit/pos8_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97    tic_tac_toe_controller/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98    position_reg_unit/pos2_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y98    position_reg_unit/pos2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97    position_reg_unit/pos3_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97    position_reg_unit/pos3_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98    position_reg_unit/pos4_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97    position_reg_unit/pos4_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96    position_reg_unit/pos6_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96    position_reg_unit/pos9_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96    position_reg_unit/pos9_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95    tic_tac_toe_controller/FSM_sequential_current_state_reg[0]/C



