ISim log file
Running: /media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/five_4_bit_numbers_top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/five_4_bit_numbers_top_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: For instance uut/f1/, width 1 of formal port cin is not equal to width 4 of actual.
WARNING: For instance uut/f1/, width 4 of formal port z is not equal to width 1 of actual.
WARNING: For instance uut/f2/, width 1 of formal port cin is not equal to width 4 of actual.
WARNING: For instance uut/f2/, width 4 of formal port z is not equal to width 1 of actual.
WARNING: For instance fi1/FBA0/, width 1 of formal port cin is not equal to width 4 of actual.
WARNING: File "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/five_bit_adder.v" Line 5.  For instance fi1/FBA0/, width 4 of formal port z is not equal to width 1 of actual signal carry0.
WARNING: For instance s1/FBA0/, width 1 of formal port cin is not equal to width 4 of actual.
WARNING: File "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/six_bit_adder.v" Line 5.  For instance s1/FBA0/, width 4 of formal port z is not equal to width 1 of actual signal carry0.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 60 ns : File "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/five_4_bit_numbers_top.v" Line 67
# exit 0
