                         Chronologic VCS (TM)
       Version S-2021.09-SP1_Full64 -- Mon May  5 17:23:10 2025

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '../PE_mesh/src/SystemVerilogCSP.sv'
Parsing design file './top_tb.sv'
Parsing design file './top.sv'
Parsing design file '../PE_mesh/src/PE.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/PE.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/depacketizer.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/depacketizer.sv, 8
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/split.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/split.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/special_split.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/special_split.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/priority_mux.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/priority_mux.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/copy.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/copy.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/copy4.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/copy4.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/conditional_copy.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/conditional_copy.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/mac.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/mac.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/spike_residue.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/spike_residue.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/two_input_adder.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/two_input_adder.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/merge.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/merge.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/packetizer.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/packetizer.sv, 9
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../PE_mesh/src/buffer.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/buffer.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../router_mesh/design/arbiter.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../router_mesh/design/arbiter.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../router_mesh/design/arbiter_merge.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../router_mesh/design/arbiter_merge.sv, 4
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../router_mesh/design/arbiter_merge_4in.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../router_mesh/design/arbiter_merge_4in.sv, 4
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../router_mesh/design/mesh.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../router_mesh/design/mesh.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../router_mesh/design/router.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../router_mesh/design/router.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Top Level Modules:
       top_tb
TimeScale is 1 ns / 1 fs
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

15 modules and 0 UDP read.
recompiling package SystemVerilogCSP
recompiling module Channel
recompiling module top_tb
recompiling module PE
recompiling module priority_mux
recompiling module copy
recompiling module conditional_copy
recompiling module spike_residue
recompiling module two_input_adder
recompiling module packetizer
recompiling module arbiter_merge
recompiling module arbiter_merge_4in
recompiling module dummy_dg
recompiling module dummy_db
recompiling module router
All of 15 modules done
make[1]: Entering directory `/home/ychiu078/EE552_Final_Project/baseline_design/mesh_noc/top_mesh/csrc'
make[1]: Leaving directory `/home/ychiu078/EE552_Final_Project/baseline_design/mesh_noc/top_mesh/csrc'
make[1]: Entering directory `/home/ychiu078/EE552_Final_Project/baseline_design/mesh_noc/top_mesh/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/cad/synopsys/vcs/S-2021.09-SP1/linux64/lib -L/cad/synopsys/vcs/S-2021.09-SP1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _147285_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/T-2022.06-SP2-6//share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/ychiu078/EE552_Final_Project/baseline_design/mesh_noc/top_mesh/csrc'
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-SP1_Full64; Runtime version S-2021.09-SP1_Full64;  May  5 17:23 2025
Start simulation!!!
DG top_tb.dg sends data = 000000100000000100000001011001011 @                    0
node           3 receives packet 1a6808040 from PE input at       2.00 ns
DG top_tb.dg sends data = 000000100000000100000001011001111 @    3.00 ns
node           3 sends packet 1a6808040 from PE to East at    4.00 ns
node           3 receives packet 1e6808040 from PE input at       5.00 ns
DG top_tb.dg sends data = 000000100000000100000001011010011 @    6.00 ns
node           3 sends packet 1e6808040 from PE to East at    9.00 ns
node           3 receives packet 196808040 from PE input at      10.00 ns
node           4 receives packet 186808040 from West input at    10.00 ns
DG top_tb.dg sends data = 000000100000000100000001011011011 @   11.00 ns
node           3 sends packet 196808040 from PE to South at   12.00 ns
node           4 sends packet 0201016 from West to PE at   12.00 ns
node           3 receives packet 1b6808040 from PE input at      13.00 ns
DG top_tb.dg sends data = 000001000000010000000000101001011 @   14.00 ns
node           3 sends packet 1b6808040 from PE to East at   15.00 ns
node           4 receives packet 1a6808040 from West input at    15.00 ns
node           3 receives packet 1a5002020 from PE input at      16.00 ns
DG top_tb.dg sends data = 000001000000010000000000101001111 @   17.00 ns
node           4 sends packet 1a6808040 from West to East at   17.00 ns
node           3 sends packet 1a5002020 from PE to East at   20.00 ns
node           3 receives packet 1e5002020 from PE input at      21.00 ns
node           4 receives packet 196808040 from West input at    21.00 ns
DG top_tb.dg sends data = 000001000000010000000000101010011 @   22.00 ns
node           4 sends packet 196808040 from West to South at    23.00 ns
node           5 receives packet 186808040 from West input at    23.00 ns
node           0 receives packet 186808040 from North input at   24.00 ns
node           3 sends packet 1e5002020 from PE to East at   25.00 ns
node           5 sends packet 0201016 from West to PE at   25.00 ns
node           0 sends packet 0201016 from North to PE at   26.00 ns
node           3 receives packet 195002020 from PE input at      26.00 ns
node           4 receives packet 185002020 from West input at    26.00 ns
DG top_tb.dg sends data = 000001000000010000000000101011011 @   27.00 ns
node           3 sends packet 195002020 from PE to South at   28.00 ns
node           4 sends packet 040400a from West to PE at   28.00 ns
node           3 receives packet 1b5002020 from PE input at      29.00 ns
DG top_tb.dg sends data = 000000010000010100000100111001011 @   30.00 ns
node           3 sends packet 1b5002020 from PE to East at   31.00 ns
node           4 receives packet 1a5002020 from West input at    31.00 ns
node           3 receives packet 1a720a080 from PE input at      32.00 ns
DG top_tb.dg sends data = 000000010000010100000100111001111 @   33.00 ns
node           4 sends packet 1a5002020 from West to East at   33.00 ns
node           1 receives packet 186808040 from North input at   35.00 ns
node           3 sends packet 1a720a080 from PE to East at   36.00 ns
node           1 sends packet 0201016 from North to PE at   37.00 ns
node           3 receives packet 1e720a080 from PE input at      37.00 ns
node           4 receives packet 195002020 from West input at    37.00 ns
DG top_tb.dg sends data = 000000010000010100000100111010011 @   38.00 ns
node           4 sends packet 195002020 from West to South at    39.00 ns
node           5 receives packet 185002020 from West input at    39.00 ns
node           0 receives packet 185002020 from North input at   40.00 ns
node           3 sends packet 1e720a080 from PE to East at   41.00 ns
node           5 sends packet 040400a from West to PE at   41.00 ns
node           0 sends packet 040400a from North to PE at   42.00 ns
node           3 receives packet 19720a080 from PE input at      42.00 ns
node           4 receives packet 18720a080 from West input at    42.00 ns
DG top_tb.dg sends data = 000000010000010100000100111011011 @   43.00 ns
node           3 sends packet 19720a080 from PE to South at   44.00 ns
node           4 sends packet 010504e from West to PE at   44.00 ns
node           3 receives packet 1b720a080 from PE input at      45.00 ns
DG top_tb.dg sends data = 000000000000000011010000000001011 @   46.00 ns
node           3 sends packet 1b720a080 from PE to East at   47.00 ns
node           4 receives packet 1a720a080 from West input at    47.00 ns
node           3 receives packet 1a00b0000 from PE input at      48.00 ns
DG top_tb.dg sends data = 000000000000000110100001000001111 @   49.00 ns
node           4 sends packet 1a720a080 from West to East at   49.00 ns
node           1 receives packet 185002020 from North input at   51.00 ns
node           3 sends packet 1a00b0000 from PE to East at   52.00 ns
node           1 sends packet 040400a from North to PE at   53.00 ns
node           3 receives packet 1e0858000 from PE input at      53.00 ns
node           4 receives packet 19720a080 from West input at    53.00 ns
DG top_tb.dg sends data = 000000000000000010000100000010011 @   54.00 ns
node           4 sends packet 19720a080 from West to South at    55.00 ns
node           5 receives packet 18720a080 from West input at    55.00 ns
node           0 receives packet 18720a080 from North input at   56.00 ns
node           3 sends packet 1e0858000 from PE to East at   57.00 ns
node           5 sends packet 010504e from West to PE at   57.00 ns
node           0 sends packet 010504e from North to PE at   58.00 ns
node           3 receives packet 190210000 from PE input at      58.00 ns
node           4 receives packet 1800b0000 from West input at    58.00 ns
DG top_tb.dg sends data = 000000000000000100001001000011011 @   59.00 ns
node           3 sends packet 190210000 from PE to South at   60.00 ns
node           4 sends packet 0000d00 from West to PE at   60.00 ns
node           3 receives packet 1b0908000 from PE input at      61.00 ns
DG top_tb.dg sends data = 000000000000000001010000000101011 @   62.00 ns
node           3 sends packet 1b0908000 from PE to East at   63.00 ns
node           4 receives packet 1a0858000 from West input at    63.00 ns
node           3 receives packet 1a80a0000 from PE input at      64.00 ns
DG top_tb.dg sends data = 000000000000000010100000000101111 @   65.00 ns
node           4 sends packet 1a0858000 from West to East at   65.00 ns
node           1 receives packet 18720a080 from North input at   67.00 ns
node           3 sends packet 1a80a0000 from PE to East at   68.00 ns
node           1 sends packet 010504e from North to PE at   69.00 ns
node           3 receives packet 1e8050000 from PE input at      69.00 ns
node           4 receives packet 190908000 from West input at    69.00 ns
DG top_tb.dg sends data = 000000000000000010000011000110011 @   70.00 ns
node           4 sends packet 190908000 from West to South at    71.00 ns
node           5 receives packet 180858000 from West input at    71.00 ns
node           0 receives packet 180210000 from North input at   72.00 ns
node           3 sends packet 1e8050000 from PE to East at   73.00 ns
node           5 sends packet 0001a10 from West to PE at   73.00 ns
node           0 sends packet 0000840 from North to PE at   74.00 ns
node           3 receives packet 198c10000 from PE input at      74.00 ns
node           4 receives packet 1880a0000 from West input at    74.00 ns
DG top_tb.dg sends data = 000000000000000100000111000111011 @   75.00 ns
node           3 sends packet 198c10000 from PE to South at   76.00 ns
node           4 sends packet 0000501 from West to PE at   76.00 ns
node           3 receives packet 1b8e08000 from PE input at      77.00 ns
node           3 sends packet 1b8e08000 from PE to East at   79.00 ns
node           4 receives packet 1a8050000 from West input at    79.00 ns
node           4 sends packet 1a8050000 from West to East at   81.00 ns
node           1 receives packet 180908000 from North input at   83.00 ns
node           1 sends packet 0001090 from North to PE at   85.00 ns
node           4 receives packet 198e08000 from West input at    85.00 ns
node           4 sends packet 198e08000 from West to South at    87.00 ns
node           5 receives packet 188050000 from West input at    87.00 ns
node           0 receives packet 188c10000 from North input at   88.00 ns
node           5 sends packet 0000a01 from West to PE at   89.00 ns
node           4 receives packet 1b0000600 from PE input at      89.00 ns
node           0 sends packet 0000831 from North to PE at   90.00 ns
node           4 sends packet 1b0000600 from PE to East at   91.00 ns
node           5 receives packet 190000600 from West input at    97.00 ns
node           5 sends packet 190000600 from West to South at    99.00 ns
node           1 receives packet 188e08000 from North input at   99.00 ns
node           1 sends packet 0001071 from North to PE at  101.00 ns
node           5 receives packet 190400d00 from PE input at     102.00 ns
node           0 receives packet 1e0200400 from PE input at     103.00 ns
node           5 sends packet 190400d00 from PE to South at  104.00 ns
node           0 sends packet 1e0200400 from PE to East at  105.00 ns
node           4 receives packet 1b8000d00 from PE input at     107.00 ns
node           4 sends packet 1b8000d00 from PE to East at  109.00 ns
node           1 receives packet 1a0200400 from West input at   111.00 ns
node           2 receives packet 180000600 from North input at  111.00 ns
node           1 sends packet 1a0200400 from West to East at  113.00 ns
node           2 sends packet 0060000 from North to PE at  113.00 ns
node           1 receives packet 1a0600600 from PE input at     114.00 ns
node           5 receives packet 198000d00 from West input at   115.00 ns
node           1 sends packet 1a0600600 from PE to East at  116.00 ns
node           2 receives packet 180400d00 from North input at  116.00 ns
node           5 sends packet 198000d00 from West to South at   117.00 ns
node           2 sends packet 00b0020 from North to PE at  118.00 ns
node           2 receives packet 180200400 from West input at   119.00 ns
node           5 receives packet 198400080 from PE input at     120.00 ns
node           2 sends packet 0020040 from West to PE at  121.00 ns
node           0 receives packet 1e8200300 from PE input at     121.00 ns
node           5 sends packet 198400080 from PE to South at  122.00 ns
node           2 receives packet 180600600 from West input at   122.00 ns
node           0 sends packet 1e8200300 from PE to East at  123.00 ns
node           2 sends packet 0060060 from West to PE at  126.00 ns
DB top_tb.db_content receives output data = 000000000000001100000000000000000 @ 127.00 ns
Timestep = 0, OutSpike = 0, PE Node = 0, Residue =      6
node           1 receives packet 1a8200300 from West input at   129.00 ns
node           2 receives packet 188000d00 from North input at  129.00 ns
node           1 sends packet 1a8200300 from West to East at  131.00 ns
node           2 sends packet 00b0001 from North to PE at  131.00 ns
node           1 receives packet 1a8e00400 from PE input at     132.00 ns
DB top_tb.db_content receives output data = 000000000000010110000000000100000 @ 132.00 ns
Timestep = 0, OutSpike = 0, PE Node = 1, Residue =     11
node           1 sends packet 1a8e00400 from PE to East at  134.00 ns
node           2 receives packet 188400080 from North input at  134.00 ns
DB top_tb.db_content receives output data = 000000000000000100000000001000000 @ 135.00 ns
Timestep = 0, OutSpike = 0, PE Node = 2, Residue =      2
node           2 sends packet 0100021 from North to PE at  136.00 ns
node           2 receives packet 188200300 from West input at   137.00 ns
node           2 sends packet 00c0041 from West to PE at  139.00 ns
node           2 receives packet 188e00400 from West input at   140.00 ns
DB top_tb.db_content receives output data = 000000000000001100000000001100000 @ 140.00 ns
Timestep = 0, OutSpike = 0, PE Node = 3, Residue =      6
node           2 sends packet 0020071 from West to PE at  144.00 ns
DB top_tb.db_content receives output data = 000000000000010110000000000000001 @ 145.00 ns
Timestep = 1, OutSpike = 0, PE Node = 0, Residue =     11
DB top_tb.db_content receives output data = 000000000000100000000000000100001 @ 150.00 ns
Timestep = 1, OutSpike = 0, PE Node = 1, Residue =     16
DB top_tb.db_content receives output data = 000000000000011000000000001000001 @ 153.00 ns
Timestep = 1, OutSpike = 0, PE Node = 2, Residue =     12
DB top_tb.db_content receives output data = 000000000000000100000000001110001 @ 158.00 ns
Timestep = 1, OutSpike = 1, PE Node = 3, Residue =      2
###Deadlock Detected on top_tb.top.mesh.N2S[8] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.N2S[7] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.N2S[6] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[5] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[4] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[3] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[2] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[1] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[0] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[7] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[6] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[5] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[3] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[2] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[1] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.W2E[4] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.W2E[0] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.W2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.W2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.W2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.PE2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.So_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.So_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.So_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.So_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.So_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.PEo_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.PEo_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.W2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.W2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.PE2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.So_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.So_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.So_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.So_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.So_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.PEo_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.PEo_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.W2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.W2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.PE2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.PE2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.Eo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.So_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.So_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.So_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.So_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.So_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.W2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.W2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.W2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.N2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.So_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.So_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PEo_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PEo_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PEo_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PEo_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PEo_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.N2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.PE2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.So_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.So_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.PEo_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.PEo_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.W2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.N2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.PE2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.Eo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.PEo_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.PEo_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.PEi[2] @    0.00 ns
$finish called from file "./top_tb.sv", line 117.
$finish at simulation time  250.00 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 250000000 fs
CPU Time:      0.540 seconds;       Data structure size:   3.3Mb
Mon May  5 17:23:14 2025
CPU time: 1.592 seconds to compile + .752 seconds to elab + .585 seconds to link + .605 seconds in simulation
