INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Lab1/Lab1/Lab1.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Lab1/Lab1/Lab1.srcs/sources_1/new/HalfAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HalfAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Lab1/Lab1/Lab1.srcs/sim_1/new/testBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'benchTest'
