#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e486e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e48870 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x1e33dc0 .functor NOT 1, L_0x1e74960, C4<0>, C4<0>, C4<0>;
L_0x1e746c0 .functor XOR 4, L_0x1e744d0, L_0x1e74620, C4<0000>, C4<0000>;
L_0x1e74850 .functor XOR 4, L_0x1e746c0, L_0x1e74780, C4<0000>, C4<0000>;
v0x1e72680_0 .net *"_ivl_10", 3 0, L_0x1e74780;  1 drivers
v0x1e72780_0 .net *"_ivl_12", 3 0, L_0x1e74850;  1 drivers
v0x1e72860_0 .net *"_ivl_2", 3 0, L_0x1e74430;  1 drivers
v0x1e72920_0 .net *"_ivl_4", 3 0, L_0x1e744d0;  1 drivers
v0x1e72a00_0 .net *"_ivl_6", 3 0, L_0x1e74620;  1 drivers
v0x1e72b30_0 .net *"_ivl_8", 3 0, L_0x1e746c0;  1 drivers
v0x1e72c10_0 .net "c", 0 0, v0x1e71010_0;  1 drivers
v0x1e72cb0_0 .var "clk", 0 0;
v0x1e72d50_0 .net "d", 0 0, v0x1e71150_0;  1 drivers
v0x1e72e80_0 .net "mux_in_dut", 3 0, L_0x1e74230;  1 drivers
v0x1e72f20_0 .net "mux_in_ref", 3 0, L_0x1e73600;  1 drivers
v0x1e72fc0_0 .var/2u "stats1", 159 0;
v0x1e73080_0 .var/2u "strobe", 0 0;
v0x1e73140_0 .net "tb_match", 0 0, L_0x1e74960;  1 drivers
v0x1e73200_0 .net "tb_mismatch", 0 0, L_0x1e33dc0;  1 drivers
v0x1e732c0_0 .net "wavedrom_enable", 0 0, v0x1e711f0_0;  1 drivers
v0x1e73390_0 .net "wavedrom_title", 511 0, v0x1e71290_0;  1 drivers
L_0x1e74430 .concat [ 4 0 0 0], L_0x1e73600;
L_0x1e744d0 .concat [ 4 0 0 0], L_0x1e73600;
L_0x1e74620 .concat [ 4 0 0 0], L_0x1e74230;
L_0x1e74780 .concat [ 4 0 0 0], L_0x1e73600;
L_0x1e74960 .cmp/eeq 4, L_0x1e74430, L_0x1e74850;
S_0x1e48a00 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1e48870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1e340c0 .functor OR 1, v0x1e71010_0, v0x1e71150_0, C4<0>, C4<0>;
L_0x1e34400 .functor NOT 1, v0x1e71150_0, C4<0>, C4<0>, C4<0>;
L_0x1e49170 .functor AND 1, v0x1e71010_0, v0x1e71150_0, C4<1>, C4<1>;
v0x1e38a80_0 .net *"_ivl_10", 0 0, L_0x1e34400;  1 drivers
v0x1e3d560_0 .net *"_ivl_15", 0 0, L_0x1e49170;  1 drivers
v0x1e33b80_0 .net *"_ivl_2", 0 0, L_0x1e340c0;  1 drivers
L_0x7f486c9f3018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e33e90_0 .net/2s *"_ivl_6", 0 0, L_0x7f486c9f3018;  1 drivers
v0x1e341d0_0 .net "c", 0 0, v0x1e71010_0;  alias, 1 drivers
v0x1e34510_0 .net "d", 0 0, v0x1e71150_0;  alias, 1 drivers
v0x1e706c0_0 .net "mux_in", 3 0, L_0x1e73600;  alias, 1 drivers
L_0x1e73600 .concat8 [ 1 1 1 1], L_0x1e340c0, L_0x7f486c9f3018, L_0x1e34400, L_0x1e49170;
S_0x1e70820 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x1e48870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1e71010_0 .var "c", 0 0;
v0x1e710b0_0 .net "clk", 0 0, v0x1e72cb0_0;  1 drivers
v0x1e71150_0 .var "d", 0 0;
v0x1e711f0_0 .var "wavedrom_enable", 0 0;
v0x1e71290_0 .var "wavedrom_title", 511 0;
E_0x1e42b10/0 .event negedge, v0x1e710b0_0;
E_0x1e42b10/1 .event posedge, v0x1e710b0_0;
E_0x1e42b10 .event/or E_0x1e42b10/0, E_0x1e42b10/1;
E_0x1e42d80 .event negedge, v0x1e710b0_0;
E_0x1e43120 .event posedge, v0x1e710b0_0;
S_0x1e70b10 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1e70820;
 .timescale -12 -12;
v0x1e70d10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e70e10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1e70820;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e71440 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1e48870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1e3d360 .functor NOT 1, v0x1e71010_0, C4<0>, C4<0>, C4<0>;
L_0x1e73790 .functor NOT 1, v0x1e71150_0, C4<0>, C4<0>, C4<0>;
L_0x1e73820 .functor AND 1, L_0x1e3d360, L_0x1e73790, C4<1>, C4<1>;
L_0x1e73930 .functor NOT 1, v0x1e71150_0, C4<0>, C4<0>, C4<0>;
L_0x1e73ae0 .functor AND 1, v0x1e71010_0, L_0x1e73930, C4<1>, C4<1>;
L_0x1e73ba0 .functor NOT 1, L_0x1e73820, C4<0>, C4<0>, C4<0>;
L_0x1e73ca0 .functor NOT 1, L_0x1e73ae0, C4<0>, C4<0>, C4<0>;
L_0x1e73d60 .functor AND 1, L_0x1e73ba0, L_0x1e73ca0, C4<1>, C4<1>;
L_0x1e73ec0 .functor NOT 1, L_0x1e73820, C4<0>, C4<0>, C4<0>;
L_0x1e73f30 .functor AND 1, L_0x1e73ec0, L_0x1e73ae0, C4<1>, C4<1>;
L_0x1e74050 .functor NOT 1, L_0x1e73ae0, C4<0>, C4<0>, C4<0>;
L_0x1e740c0 .functor AND 1, L_0x1e73820, L_0x1e74050, C4<1>, C4<1>;
L_0x1e74370 .functor AND 1, L_0x1e73820, L_0x1e73ae0, C4<1>, C4<1>;
v0x1e71620_0 .net *"_ivl_0", 0 0, L_0x1e3d360;  1 drivers
v0x1e71720_0 .net *"_ivl_12", 0 0, L_0x1e73ba0;  1 drivers
v0x1e71800_0 .net *"_ivl_14", 0 0, L_0x1e73ca0;  1 drivers
v0x1e718c0_0 .net *"_ivl_16", 0 0, L_0x1e73d60;  1 drivers
v0x1e719a0_0 .net *"_ivl_2", 0 0, L_0x1e73790;  1 drivers
v0x1e71ad0_0 .net *"_ivl_20", 0 0, L_0x1e73ec0;  1 drivers
v0x1e71bb0_0 .net *"_ivl_22", 0 0, L_0x1e73f30;  1 drivers
v0x1e71c90_0 .net *"_ivl_26", 0 0, L_0x1e74050;  1 drivers
v0x1e71d70_0 .net *"_ivl_28", 0 0, L_0x1e740c0;  1 drivers
v0x1e71e50_0 .net *"_ivl_33", 0 0, L_0x1e74370;  1 drivers
v0x1e71f30_0 .net *"_ivl_6", 0 0, L_0x1e73930;  1 drivers
v0x1e72010_0 .net "a", 0 0, L_0x1e73820;  1 drivers
v0x1e720d0_0 .net "b", 0 0, L_0x1e73ae0;  1 drivers
v0x1e72190_0 .net "c", 0 0, v0x1e71010_0;  alias, 1 drivers
v0x1e72230_0 .net "d", 0 0, v0x1e71150_0;  alias, 1 drivers
v0x1e72320_0 .net "mux_in", 3 0, L_0x1e74230;  alias, 1 drivers
L_0x1e74230 .concat8 [ 1 1 1 1], L_0x1e73d60, L_0x1e73f30, L_0x1e740c0, L_0x1e74370;
S_0x1e72480 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x1e48870;
 .timescale -12 -12;
E_0x1e2d9f0 .event anyedge, v0x1e73080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e73080_0;
    %nor/r;
    %assign/vec4 v0x1e73080_0, 0;
    %wait E_0x1e2d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e70820;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e71150_0, 0;
    %assign/vec4 v0x1e71010_0, 0;
    %wait E_0x1e42d80;
    %wait E_0x1e43120;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e71150_0, 0;
    %assign/vec4 v0x1e71010_0, 0;
    %wait E_0x1e43120;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e71150_0, 0;
    %assign/vec4 v0x1e71010_0, 0;
    %wait E_0x1e43120;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e71150_0, 0;
    %assign/vec4 v0x1e71010_0, 0;
    %wait E_0x1e43120;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e71150_0, 0;
    %assign/vec4 v0x1e71010_0, 0;
    %wait E_0x1e42d80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e70e10;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e42b10;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1e71150_0, 0;
    %assign/vec4 v0x1e71010_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1e48870;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e72cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e73080_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e48870;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e72cb0_0;
    %inv;
    %store/vec4 v0x1e72cb0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e48870;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e710b0_0, v0x1e73200_0, v0x1e72c10_0, v0x1e72d50_0, v0x1e72f20_0, v0x1e72e80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e48870;
T_7 ;
    %load/vec4 v0x1e72fc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e72fc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e72fc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e72fc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e72fc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e72fc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e72fc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e48870;
T_8 ;
    %wait E_0x1e42b10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e72fc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e72fc0_0, 4, 32;
    %load/vec4 v0x1e73140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e72fc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e72fc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e72fc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e72fc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e72f20_0;
    %load/vec4 v0x1e72f20_0;
    %load/vec4 v0x1e72e80_0;
    %xor;
    %load/vec4 v0x1e72f20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e72fc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e72fc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e72fc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e72fc0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/ece241_2014_q3/iter5/response0/top_module.sv";
