
oscilloscope.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009464  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000107c  080095f4  080095f4  000195f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a670  0800a670  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  0800a670  0800a670  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a670  0800a670  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a670  0800a670  0001a670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a674  0800a674  0001a674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800a678  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012e9c  200000a8  0800a720  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20012f44  0800a720  00022f44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a054  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000031ce  00000000  00000000  0003a12c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001458  00000000  00000000  0003d300  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012c0  00000000  00000000  0003e758  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ad62  00000000  00000000  0003fa18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000130e1  00000000  00000000  0006a77a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001067fd  00000000  00000000  0007d85b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00184058  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c38  00000000  00000000  001840d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a8 	.word	0x200000a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080095dc 	.word	0x080095dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	080095dc 	.word	0x080095dc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <ILI9488_Init>:
uint8_t textsize_x;
uint8_t textsize_y;
uint8_t rotation;


void ILI9488_Init(void){
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TFT_RST_GPIO_Port,TFT_RST_Pin,GPIO_PIN_RESET);
 8000bac:	2200      	movs	r2, #0
 8000bae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bb6:	f004 f9d5 	bl	8004f64 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000bba:	200a      	movs	r0, #10
 8000bbc:	f002 fd06 	bl	80035cc <HAL_Delay>
	HAL_GPIO_WritePin(TFT_RST_GPIO_Port,TFT_RST_Pin,GPIO_PIN_SET);
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bca:	f004 f9cb 	bl	8004f64 <HAL_GPIO_WritePin>
	_width=ILI9488_TFTWIDTH;
 8000bce:	4b65      	ldr	r3, [pc, #404]	; (8000d64 <ILI9488_Init+0x1bc>)
 8000bd0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000bd4:	801a      	strh	r2, [r3, #0]
	_height=ILI9488_TFTHEIGHT;
 8000bd6:	4b64      	ldr	r3, [pc, #400]	; (8000d68 <ILI9488_Init+0x1c0>)
 8000bd8:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000bdc:	801a      	strh	r2, [r3, #0]

	writecommand(0xE0);
 8000bde:	20e0      	movs	r0, #224	; 0xe0
 8000be0:	f000 ff32 	bl	8001a48 <writecommand>
	writedata(0x00);
 8000be4:	2000      	movs	r0, #0
 8000be6:	f000 ff53 	bl	8001a90 <writedata>
	writedata(0x03);
 8000bea:	2003      	movs	r0, #3
 8000bec:	f000 ff50 	bl	8001a90 <writedata>
	writedata(0x09);
 8000bf0:	2009      	movs	r0, #9
 8000bf2:	f000 ff4d 	bl	8001a90 <writedata>
	writedata(0x08);
 8000bf6:	2008      	movs	r0, #8
 8000bf8:	f000 ff4a 	bl	8001a90 <writedata>
	writedata(0x16);
 8000bfc:	2016      	movs	r0, #22
 8000bfe:	f000 ff47 	bl	8001a90 <writedata>
	writedata(0x0A);
 8000c02:	200a      	movs	r0, #10
 8000c04:	f000 ff44 	bl	8001a90 <writedata>
	writedata(0x3F);
 8000c08:	203f      	movs	r0, #63	; 0x3f
 8000c0a:	f000 ff41 	bl	8001a90 <writedata>
	writedata(0x78);
 8000c0e:	2078      	movs	r0, #120	; 0x78
 8000c10:	f000 ff3e 	bl	8001a90 <writedata>
	writedata(0x4C);
 8000c14:	204c      	movs	r0, #76	; 0x4c
 8000c16:	f000 ff3b 	bl	8001a90 <writedata>
	writedata(0x09);
 8000c1a:	2009      	movs	r0, #9
 8000c1c:	f000 ff38 	bl	8001a90 <writedata>
	writedata(0x0A);
 8000c20:	200a      	movs	r0, #10
 8000c22:	f000 ff35 	bl	8001a90 <writedata>
	writedata(0x08);
 8000c26:	2008      	movs	r0, #8
 8000c28:	f000 ff32 	bl	8001a90 <writedata>
	writedata(0x16);
 8000c2c:	2016      	movs	r0, #22
 8000c2e:	f000 ff2f 	bl	8001a90 <writedata>
	writedata(0x1A);
 8000c32:	201a      	movs	r0, #26
 8000c34:	f000 ff2c 	bl	8001a90 <writedata>
	writedata(0x0F);
 8000c38:	200f      	movs	r0, #15
 8000c3a:	f000 ff29 	bl	8001a90 <writedata>

	writecommand(0XE1);
 8000c3e:	20e1      	movs	r0, #225	; 0xe1
 8000c40:	f000 ff02 	bl	8001a48 <writecommand>
	writedata(0x00);
 8000c44:	2000      	movs	r0, #0
 8000c46:	f000 ff23 	bl	8001a90 <writedata>
	writedata(0x16);
 8000c4a:	2016      	movs	r0, #22
 8000c4c:	f000 ff20 	bl	8001a90 <writedata>
	writedata(0x19);
 8000c50:	2019      	movs	r0, #25
 8000c52:	f000 ff1d 	bl	8001a90 <writedata>
	writedata(0x03);
 8000c56:	2003      	movs	r0, #3
 8000c58:	f000 ff1a 	bl	8001a90 <writedata>
	writedata(0x0F);
 8000c5c:	200f      	movs	r0, #15
 8000c5e:	f000 ff17 	bl	8001a90 <writedata>
	writedata(0x05);
 8000c62:	2005      	movs	r0, #5
 8000c64:	f000 ff14 	bl	8001a90 <writedata>
	writedata(0x32);
 8000c68:	2032      	movs	r0, #50	; 0x32
 8000c6a:	f000 ff11 	bl	8001a90 <writedata>
	writedata(0x45);
 8000c6e:	2045      	movs	r0, #69	; 0x45
 8000c70:	f000 ff0e 	bl	8001a90 <writedata>
	writedata(0x46);
 8000c74:	2046      	movs	r0, #70	; 0x46
 8000c76:	f000 ff0b 	bl	8001a90 <writedata>
	writedata(0x04);
 8000c7a:	2004      	movs	r0, #4
 8000c7c:	f000 ff08 	bl	8001a90 <writedata>
	writedata(0x0E);
 8000c80:	200e      	movs	r0, #14
 8000c82:	f000 ff05 	bl	8001a90 <writedata>
	writedata(0x0D);
 8000c86:	200d      	movs	r0, #13
 8000c88:	f000 ff02 	bl	8001a90 <writedata>
	writedata(0x35);
 8000c8c:	2035      	movs	r0, #53	; 0x35
 8000c8e:	f000 feff 	bl	8001a90 <writedata>
	writedata(0x37);
 8000c92:	2037      	movs	r0, #55	; 0x37
 8000c94:	f000 fefc 	bl	8001a90 <writedata>
	writedata(0x0F);
 8000c98:	200f      	movs	r0, #15
 8000c9a:	f000 fef9 	bl	8001a90 <writedata>

	writecommand(0XC0);     //Power Control 1
 8000c9e:	20c0      	movs	r0, #192	; 0xc0
 8000ca0:	f000 fed2 	bl	8001a48 <writecommand>
	writedata(0x17);    	//Vreg1out
 8000ca4:	2017      	movs	r0, #23
 8000ca6:	f000 fef3 	bl	8001a90 <writedata>
	writedata(0x15);    	//Verg2out
 8000caa:	2015      	movs	r0, #21
 8000cac:	f000 fef0 	bl	8001a90 <writedata>

	writecommand(0xC1);     //Power Control 2
 8000cb0:	20c1      	movs	r0, #193	; 0xc1
 8000cb2:	f000 fec9 	bl	8001a48 <writecommand>
	writedata(0x41);    	//VGH,VGL
 8000cb6:	2041      	movs	r0, #65	; 0x41
 8000cb8:	f000 feea 	bl	8001a90 <writedata>

	writecommand(0xC5);     //Power Control 3
 8000cbc:	20c5      	movs	r0, #197	; 0xc5
 8000cbe:	f000 fec3 	bl	8001a48 <writecommand>
	writedata(0x00);
 8000cc2:	2000      	movs	r0, #0
 8000cc4:	f000 fee4 	bl	8001a90 <writedata>
	writedata(0x12);    	//Vcom
 8000cc8:	2012      	movs	r0, #18
 8000cca:	f000 fee1 	bl	8001a90 <writedata>
	writedata(0x80);
 8000cce:	2080      	movs	r0, #128	; 0x80
 8000cd0:	f000 fede 	bl	8001a90 <writedata>

	writecommand(0x36);     //Memory Access
 8000cd4:	2036      	movs	r0, #54	; 0x36
 8000cd6:	f000 feb7 	bl	8001a48 <writecommand>
	writedata(0x48);
 8000cda:	2048      	movs	r0, #72	; 0x48
 8000cdc:	f000 fed8 	bl	8001a90 <writedata>

	writecommand(0x36);     // Interface Pixel Format
 8000ce0:	2036      	movs	r0, #54	; 0x36
 8000ce2:	f000 feb1 	bl	8001a48 <writecommand>
	writedata(0x66); 	  	//18 bit
 8000ce6:	2066      	movs	r0, #102	; 0x66
 8000ce8:	f000 fed2 	bl	8001a90 <writedata>

	writecommand(0XB0);     // Interface Mode Control
 8000cec:	20b0      	movs	r0, #176	; 0xb0
 8000cee:	f000 feab 	bl	8001a48 <writecommand>
	writedata(0x80);     	//SDO NOT USE
 8000cf2:	2080      	movs	r0, #128	; 0x80
 8000cf4:	f000 fecc 	bl	8001a90 <writedata>

	writecommand(0xB1);     //Frame rate
 8000cf8:	20b1      	movs	r0, #177	; 0xb1
 8000cfa:	f000 fea5 	bl	8001a48 <writecommand>
	writedata(0xA0);    	//60Hz
 8000cfe:	20a0      	movs	r0, #160	; 0xa0
 8000d00:	f000 fec6 	bl	8001a90 <writedata>

	writecommand(0xB4);     //Display Inversion Control
 8000d04:	20b4      	movs	r0, #180	; 0xb4
 8000d06:	f000 fe9f 	bl	8001a48 <writecommand>
	writedata(0x02);    	//2-dot
 8000d0a:	2002      	movs	r0, #2
 8000d0c:	f000 fec0 	bl	8001a90 <writedata>

	writecommand(0XB6); 	//Display Function Control  RGB/MCU Interface Control
 8000d10:	20b6      	movs	r0, #182	; 0xb6
 8000d12:	f000 fe99 	bl	8001a48 <writecommand>

	writedata(0x02);    	//MCU
 8000d16:	2002      	movs	r0, #2
 8000d18:	f000 feba 	bl	8001a90 <writedata>
	writedata(0x02);    	//Source,Gate scan dieection
 8000d1c:	2002      	movs	r0, #2
 8000d1e:	f000 feb7 	bl	8001a90 <writedata>

	writecommand(0XE9);     // Set Image Functio
 8000d22:	20e9      	movs	r0, #233	; 0xe9
 8000d24:	f000 fe90 	bl	8001a48 <writecommand>
	writedata(0x00);    	// Disable 24 bit data
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f000 feb1 	bl	8001a90 <writedata>

	writecommand(0xF7);     // Adjust Control
 8000d2e:	20f7      	movs	r0, #247	; 0xf7
 8000d30:	f000 fe8a 	bl	8001a48 <writecommand>
	writedata(0xA9);
 8000d34:	20a9      	movs	r0, #169	; 0xa9
 8000d36:	f000 feab 	bl	8001a90 <writedata>
	writedata(0x51);
 8000d3a:	2051      	movs	r0, #81	; 0x51
 8000d3c:	f000 fea8 	bl	8001a90 <writedata>
	writedata(0x2C);
 8000d40:	202c      	movs	r0, #44	; 0x2c
 8000d42:	f000 fea5 	bl	8001a90 <writedata>
	writedata(0x82);    	// D7 stream, loose
 8000d46:	2082      	movs	r0, #130	; 0x82
 8000d48:	f000 fea2 	bl	8001a90 <writedata>

	writecommand(ILI9488_SLPOUT); 	//Exit Sleep
 8000d4c:	2011      	movs	r0, #17
 8000d4e:	f000 fe7b 	bl	8001a48 <writecommand>

	HAL_Delay(120);
 8000d52:	2078      	movs	r0, #120	; 0x78
 8000d54:	f002 fc3a 	bl	80035cc <HAL_Delay>

	writecommand(ILI9488_DISPON); 	//Display on
 8000d58:	2029      	movs	r0, #41	; 0x29
 8000d5a:	f000 fe75 	bl	8001a48 <writecommand>
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20012cdc 	.word	0x20012cdc
 8000d68:	20012ce0 	.word	0x20012ce0

08000d6c <setAddrWindow>:

void setAddrWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1){
 8000d6c:	b590      	push	{r4, r7, lr}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4604      	mov	r4, r0
 8000d74:	4608      	mov	r0, r1
 8000d76:	4611      	mov	r1, r2
 8000d78:	461a      	mov	r2, r3
 8000d7a:	4623      	mov	r3, r4
 8000d7c:	80fb      	strh	r3, [r7, #6]
 8000d7e:	4603      	mov	r3, r0
 8000d80:	80bb      	strh	r3, [r7, #4]
 8000d82:	460b      	mov	r3, r1
 8000d84:	807b      	strh	r3, [r7, #2]
 8000d86:	4613      	mov	r3, r2
 8000d88:	803b      	strh	r3, [r7, #0]
	writecommand(ILI9488_CASET); // Column addr set
 8000d8a:	202a      	movs	r0, #42	; 0x2a
 8000d8c:	f000 fe5c 	bl	8001a48 <writecommand>
	writedata(x0 >> 8);
 8000d90:	88fb      	ldrh	r3, [r7, #6]
 8000d92:	0a1b      	lsrs	r3, r3, #8
 8000d94:	b29b      	uxth	r3, r3
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f000 fe79 	bl	8001a90 <writedata>
	writedata(x0 & 0xFF);     	 // XSTART
 8000d9e:	88fb      	ldrh	r3, [r7, #6]
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	4618      	mov	r0, r3
 8000da4:	f000 fe74 	bl	8001a90 <writedata>
	writedata(x1 >> 8);
 8000da8:	887b      	ldrh	r3, [r7, #2]
 8000daa:	0a1b      	lsrs	r3, r3, #8
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	4618      	mov	r0, r3
 8000db2:	f000 fe6d 	bl	8001a90 <writedata>
	writedata(x1 & 0xFF);     	 // XEND
 8000db6:	887b      	ldrh	r3, [r7, #2]
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f000 fe68 	bl	8001a90 <writedata>
	writecommand(ILI9488_PASET); // Row addr set
 8000dc0:	202b      	movs	r0, #43	; 0x2b
 8000dc2:	f000 fe41 	bl	8001a48 <writecommand>
	writedata(y0 >> 8);
 8000dc6:	88bb      	ldrh	r3, [r7, #4]
 8000dc8:	0a1b      	lsrs	r3, r3, #8
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f000 fe5e 	bl	8001a90 <writedata>
	writedata(y0 & 0xff);        // YSTART
 8000dd4:	88bb      	ldrh	r3, [r7, #4]
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f000 fe59 	bl	8001a90 <writedata>
	writedata(y1 >> 8);
 8000dde:	883b      	ldrh	r3, [r7, #0]
 8000de0:	0a1b      	lsrs	r3, r3, #8
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 fe52 	bl	8001a90 <writedata>
	writedata(y1 & 0xff);        // YEND
 8000dec:	883b      	ldrh	r3, [r7, #0]
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	4618      	mov	r0, r3
 8000df2:	f000 fe4d 	bl	8001a90 <writedata>
	writecommand(ILI9488_RAMWR); // write to RAM
 8000df6:	202c      	movs	r0, #44	; 0x2c
 8000df8:	f000 fe26 	bl	8001a48 <writecommand>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e02:	4806      	ldr	r0, [pc, #24]	; (8000e1c <setAddrWindow+0xb0>)
 8000e04:	f004 f8ae 	bl	8004f64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2110      	movs	r1, #16
 8000e0c:	4803      	ldr	r0, [pc, #12]	; (8000e1c <setAddrWindow+0xb0>)
 8000e0e:	f004 f8a9 	bl	8004f64 <HAL_GPIO_WritePin>
}
 8000e12:	bf00      	nop
 8000e14:	370c      	adds	r7, #12
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd90      	pop	{r4, r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	48000800 	.word	0x48000800

08000e20 <clearScreen>:
}

/**
 * @brief Sets all pixels to black
 */
void clearScreen(){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	memset(image_buffer, BLACK, sizeof(image_buffer));
 8000e24:	f44f 3296 	mov.w	r2, #76800	; 0x12c00
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4802      	ldr	r0, [pc, #8]	; (8000e34 <clearScreen+0x14>)
 8000e2c:	f007 f979 	bl	8008122 <memset>
}
 8000e30:	bf00      	nop
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	200000c4 	.word	0x200000c4

08000e38 <drawPixel>:
 *
 * @param x The x-coordinate of the pixel.
 * @param y The y-coordinate of the pixel.
 * @param color The color value to set for the pixel.
 */
void drawPixel(int16_t x, int16_t y, uint8_t color){
 8000e38:	b490      	push	{r4, r7}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	80fb      	strh	r3, [r7, #6]
 8000e42:	460b      	mov	r3, r1
 8000e44:	80bb      	strh	r3, [r7, #4]
 8000e46:	4613      	mov	r3, r2
 8000e48:	70fb      	strb	r3, [r7, #3]
	if ((x < 0) || (x >= _width) || (y < 0) || (y >= _height))
 8000e4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f2c0 80a3 	blt.w	8000f9a <drawPixel+0x162>
 8000e54:	4b53      	ldr	r3, [pc, #332]	; (8000fa4 <drawPixel+0x16c>)
 8000e56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e5a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	f280 809b 	bge.w	8000f9a <drawPixel+0x162>
 8000e64:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	f2c0 8096 	blt.w	8000f9a <drawPixel+0x162>
 8000e6e:	4b4e      	ldr	r3, [pc, #312]	; (8000fa8 <drawPixel+0x170>)
 8000e70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e74:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	f280 808e 	bge.w	8000f9a <drawPixel+0x162>
		return;
	IMG_BUF_SET(x, y, color);
 8000e7e:	88fb      	ldrh	r3, [r7, #6]
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d144      	bne.n	8000f14 <drawPixel+0xdc>
 8000e8a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000e8e:	4b45      	ldr	r3, [pc, #276]	; (8000fa4 <drawPixel+0x16c>)
 8000e90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e94:	0fd9      	lsrs	r1, r3, #31
 8000e96:	440b      	add	r3, r1
 8000e98:	105b      	asrs	r3, r3, #1
 8000e9a:	b218      	sxth	r0, r3
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	fb03 f202 	mul.w	r2, r3, r2
 8000ea2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ea6:	0fd9      	lsrs	r1, r3, #31
 8000ea8:	440b      	add	r3, r1
 8000eaa:	105b      	asrs	r3, r3, #1
 8000eac:	b219      	sxth	r1, r3
 8000eae:	460b      	mov	r3, r1
 8000eb0:	4413      	add	r3, r2
 8000eb2:	4a3e      	ldr	r2, [pc, #248]	; (8000fac <drawPixel+0x174>)
 8000eb4:	5cd2      	ldrb	r2, [r2, r3]
 8000eb6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000eba:	fb00 f303 	mul.w	r3, r0, r3
 8000ebe:	440b      	add	r3, r1
 8000ec0:	f002 020f 	and.w	r2, r2, #15
 8000ec4:	b2d1      	uxtb	r1, r2
 8000ec6:	4a39      	ldr	r2, [pc, #228]	; (8000fac <drawPixel+0x174>)
 8000ec8:	54d1      	strb	r1, [r2, r3]
 8000eca:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000ece:	4b35      	ldr	r3, [pc, #212]	; (8000fa4 <drawPixel+0x16c>)
 8000ed0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ed4:	0fd9      	lsrs	r1, r3, #31
 8000ed6:	440b      	add	r3, r1
 8000ed8:	105b      	asrs	r3, r3, #1
 8000eda:	b218      	sxth	r0, r3
 8000edc:	4603      	mov	r3, r0
 8000ede:	fb03 f202 	mul.w	r2, r3, r2
 8000ee2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ee6:	0fd9      	lsrs	r1, r3, #31
 8000ee8:	440b      	add	r3, r1
 8000eea:	105b      	asrs	r3, r3, #1
 8000eec:	b219      	sxth	r1, r3
 8000eee:	460b      	mov	r3, r1
 8000ef0:	4413      	add	r3, r2
 8000ef2:	4a2e      	ldr	r2, [pc, #184]	; (8000fac <drawPixel+0x174>)
 8000ef4:	5cd3      	ldrb	r3, [r2, r3]
 8000ef6:	b25a      	sxtb	r2, r3
 8000ef8:	78fb      	ldrb	r3, [r7, #3]
 8000efa:	011b      	lsls	r3, r3, #4
 8000efc:	b25b      	sxtb	r3, r3
 8000efe:	4313      	orrs	r3, r2
 8000f00:	b25a      	sxtb	r2, r3
 8000f02:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f06:	fb00 f303 	mul.w	r3, r0, r3
 8000f0a:	440b      	add	r3, r1
 8000f0c:	b2d1      	uxtb	r1, r2
 8000f0e:	4a27      	ldr	r2, [pc, #156]	; (8000fac <drawPixel+0x174>)
 8000f10:	54d1      	strb	r1, [r2, r3]
 8000f12:	e043      	b.n	8000f9c <drawPixel+0x164>
 8000f14:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000f18:	4b22      	ldr	r3, [pc, #136]	; (8000fa4 <drawPixel+0x16c>)
 8000f1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f1e:	0fd9      	lsrs	r1, r3, #31
 8000f20:	440b      	add	r3, r1
 8000f22:	105b      	asrs	r3, r3, #1
 8000f24:	b218      	sxth	r0, r3
 8000f26:	4603      	mov	r3, r0
 8000f28:	fb03 f202 	mul.w	r2, r3, r2
 8000f2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f30:	0fd9      	lsrs	r1, r3, #31
 8000f32:	440b      	add	r3, r1
 8000f34:	105b      	asrs	r3, r3, #1
 8000f36:	b219      	sxth	r1, r3
 8000f38:	460b      	mov	r3, r1
 8000f3a:	4413      	add	r3, r2
 8000f3c:	4a1b      	ldr	r2, [pc, #108]	; (8000fac <drawPixel+0x174>)
 8000f3e:	5cd2      	ldrb	r2, [r2, r3]
 8000f40:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f44:	fb00 f303 	mul.w	r3, r0, r3
 8000f48:	440b      	add	r3, r1
 8000f4a:	f022 020f 	bic.w	r2, r2, #15
 8000f4e:	b2d1      	uxtb	r1, r2
 8000f50:	4a16      	ldr	r2, [pc, #88]	; (8000fac <drawPixel+0x174>)
 8000f52:	54d1      	strb	r1, [r2, r3]
 8000f54:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000f58:	4b12      	ldr	r3, [pc, #72]	; (8000fa4 <drawPixel+0x16c>)
 8000f5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f5e:	0fd9      	lsrs	r1, r3, #31
 8000f60:	440b      	add	r3, r1
 8000f62:	105b      	asrs	r3, r3, #1
 8000f64:	b21c      	sxth	r4, r3
 8000f66:	4623      	mov	r3, r4
 8000f68:	fb03 f202 	mul.w	r2, r3, r2
 8000f6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f70:	0fd9      	lsrs	r1, r3, #31
 8000f72:	440b      	add	r3, r1
 8000f74:	105b      	asrs	r3, r3, #1
 8000f76:	b218      	sxth	r0, r3
 8000f78:	4603      	mov	r3, r0
 8000f7a:	4413      	add	r3, r2
 8000f7c:	4a0b      	ldr	r2, [pc, #44]	; (8000fac <drawPixel+0x174>)
 8000f7e:	5cd1      	ldrb	r1, [r2, r3]
 8000f80:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f84:	4622      	mov	r2, r4
 8000f86:	fb02 f303 	mul.w	r3, r2, r3
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	4413      	add	r3, r2
 8000f8e:	78fa      	ldrb	r2, [r7, #3]
 8000f90:	430a      	orrs	r2, r1
 8000f92:	b2d1      	uxtb	r1, r2
 8000f94:	4a05      	ldr	r2, [pc, #20]	; (8000fac <drawPixel+0x174>)
 8000f96:	54d1      	strb	r1, [r2, r3]
 8000f98:	e000      	b.n	8000f9c <drawPixel+0x164>
		return;
 8000f9a:	bf00      	nop
}
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc90      	pop	{r4, r7}
 8000fa2:	4770      	bx	lr
 8000fa4:	20012cdc 	.word	0x20012cdc
 8000fa8:	20012ce0 	.word	0x20012ce0
 8000fac:	200000c4 	.word	0x200000c4

08000fb0 <drawFastVLine>:

void drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color){
 8000fb0:	b4b0      	push	{r4, r5, r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4604      	mov	r4, r0
 8000fb8:	4608      	mov	r0, r1
 8000fba:	4611      	mov	r1, r2
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	4623      	mov	r3, r4
 8000fc0:	80fb      	strh	r3, [r7, #6]
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	80bb      	strh	r3, [r7, #4]
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	807b      	strh	r3, [r7, #2]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	803b      	strh	r3, [r7, #0]
	if ((x >= _width) || (y >= _height))
 8000fce:	4b6c      	ldr	r3, [pc, #432]	; (8001180 <drawFastVLine+0x1d0>)
 8000fd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fd4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	f280 80cc 	bge.w	8001176 <drawFastVLine+0x1c6>
 8000fde:	4b69      	ldr	r3, [pc, #420]	; (8001184 <drawFastVLine+0x1d4>)
 8000fe0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fe4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	f280 80c4 	bge.w	8001176 <drawFastVLine+0x1c6>
		return;
	if ((y + h - 1) >= _height)
 8000fee:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000ff2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	4a62      	ldr	r2, [pc, #392]	; (8001184 <drawFastVLine+0x1d4>)
 8000ffc:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001000:	4293      	cmp	r3, r2
 8001002:	db07      	blt.n	8001014 <drawFastVLine+0x64>
		h = _height - y;
 8001004:	4b5f      	ldr	r3, [pc, #380]	; (8001184 <drawFastVLine+0x1d4>)
 8001006:	f9b3 3000 	ldrsh.w	r3, [r3]
 800100a:	b29a      	uxth	r2, r3
 800100c:	88bb      	ldrh	r3, [r7, #4]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	b29b      	uxth	r3, r3
 8001012:	807b      	strh	r3, [r7, #2]

	for(uint16_t i = 0; i < h; ++i){
 8001014:	2300      	movs	r3, #0
 8001016:	81fb      	strh	r3, [r7, #14]
 8001018:	e0a6      	b.n	8001168 <drawFastVLine+0x1b8>
		IMG_BUF_SET(x, y+i, color);
 800101a:	88fb      	ldrh	r3, [r7, #6]
 800101c:	f003 0301 	and.w	r3, r3, #1
 8001020:	b29b      	uxth	r3, r3
 8001022:	2b00      	cmp	r3, #0
 8001024:	d150      	bne.n	80010c8 <drawFastVLine+0x118>
 8001026:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800102a:	89fb      	ldrh	r3, [r7, #14]
 800102c:	441a      	add	r2, r3
 800102e:	4b54      	ldr	r3, [pc, #336]	; (8001180 <drawFastVLine+0x1d0>)
 8001030:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001034:	0fd9      	lsrs	r1, r3, #31
 8001036:	440b      	add	r3, r1
 8001038:	105b      	asrs	r3, r3, #1
 800103a:	b21c      	sxth	r4, r3
 800103c:	4623      	mov	r3, r4
 800103e:	fb03 f202 	mul.w	r2, r3, r2
 8001042:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001046:	0fd9      	lsrs	r1, r3, #31
 8001048:	440b      	add	r3, r1
 800104a:	105b      	asrs	r3, r3, #1
 800104c:	b218      	sxth	r0, r3
 800104e:	4603      	mov	r3, r0
 8001050:	4413      	add	r3, r2
 8001052:	4a4d      	ldr	r2, [pc, #308]	; (8001188 <drawFastVLine+0x1d8>)
 8001054:	5cd2      	ldrb	r2, [r2, r3]
 8001056:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800105a:	89fb      	ldrh	r3, [r7, #14]
 800105c:	440b      	add	r3, r1
 800105e:	4621      	mov	r1, r4
 8001060:	fb01 f303 	mul.w	r3, r1, r3
 8001064:	4601      	mov	r1, r0
 8001066:	440b      	add	r3, r1
 8001068:	f002 020f 	and.w	r2, r2, #15
 800106c:	b2d1      	uxtb	r1, r2
 800106e:	4a46      	ldr	r2, [pc, #280]	; (8001188 <drawFastVLine+0x1d8>)
 8001070:	54d1      	strb	r1, [r2, r3]
 8001072:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001076:	89fb      	ldrh	r3, [r7, #14]
 8001078:	441a      	add	r2, r3
 800107a:	4b41      	ldr	r3, [pc, #260]	; (8001180 <drawFastVLine+0x1d0>)
 800107c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001080:	0fd9      	lsrs	r1, r3, #31
 8001082:	440b      	add	r3, r1
 8001084:	105b      	asrs	r3, r3, #1
 8001086:	b218      	sxth	r0, r3
 8001088:	4603      	mov	r3, r0
 800108a:	fb03 f202 	mul.w	r2, r3, r2
 800108e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001092:	0fd9      	lsrs	r1, r3, #31
 8001094:	440b      	add	r3, r1
 8001096:	105b      	asrs	r3, r3, #1
 8001098:	b219      	sxth	r1, r3
 800109a:	460b      	mov	r3, r1
 800109c:	4413      	add	r3, r2
 800109e:	4a3a      	ldr	r2, [pc, #232]	; (8001188 <drawFastVLine+0x1d8>)
 80010a0:	5cd3      	ldrb	r3, [r2, r3]
 80010a2:	b25a      	sxtb	r2, r3
 80010a4:	883b      	ldrh	r3, [r7, #0]
 80010a6:	011b      	lsls	r3, r3, #4
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	4313      	orrs	r3, r2
 80010ac:	b25c      	sxtb	r4, r3
 80010ae:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80010b2:	89fb      	ldrh	r3, [r7, #14]
 80010b4:	4413      	add	r3, r2
 80010b6:	4602      	mov	r2, r0
 80010b8:	fb02 f303 	mul.w	r3, r2, r3
 80010bc:	460a      	mov	r2, r1
 80010be:	4413      	add	r3, r2
 80010c0:	b2e1      	uxtb	r1, r4
 80010c2:	4a31      	ldr	r2, [pc, #196]	; (8001188 <drawFastVLine+0x1d8>)
 80010c4:	54d1      	strb	r1, [r2, r3]
 80010c6:	e04c      	b.n	8001162 <drawFastVLine+0x1b2>
 80010c8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80010cc:	89fb      	ldrh	r3, [r7, #14]
 80010ce:	441a      	add	r2, r3
 80010d0:	4b2b      	ldr	r3, [pc, #172]	; (8001180 <drawFastVLine+0x1d0>)
 80010d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d6:	0fd9      	lsrs	r1, r3, #31
 80010d8:	440b      	add	r3, r1
 80010da:	105b      	asrs	r3, r3, #1
 80010dc:	b21c      	sxth	r4, r3
 80010de:	4623      	mov	r3, r4
 80010e0:	fb03 f202 	mul.w	r2, r3, r2
 80010e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010e8:	0fd9      	lsrs	r1, r3, #31
 80010ea:	440b      	add	r3, r1
 80010ec:	105b      	asrs	r3, r3, #1
 80010ee:	b218      	sxth	r0, r3
 80010f0:	4603      	mov	r3, r0
 80010f2:	4413      	add	r3, r2
 80010f4:	4a24      	ldr	r2, [pc, #144]	; (8001188 <drawFastVLine+0x1d8>)
 80010f6:	5cd2      	ldrb	r2, [r2, r3]
 80010f8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80010fc:	89fb      	ldrh	r3, [r7, #14]
 80010fe:	440b      	add	r3, r1
 8001100:	4621      	mov	r1, r4
 8001102:	fb01 f303 	mul.w	r3, r1, r3
 8001106:	4601      	mov	r1, r0
 8001108:	440b      	add	r3, r1
 800110a:	f022 020f 	bic.w	r2, r2, #15
 800110e:	b2d1      	uxtb	r1, r2
 8001110:	4a1d      	ldr	r2, [pc, #116]	; (8001188 <drawFastVLine+0x1d8>)
 8001112:	54d1      	strb	r1, [r2, r3]
 8001114:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001118:	89fb      	ldrh	r3, [r7, #14]
 800111a:	441a      	add	r2, r3
 800111c:	4b18      	ldr	r3, [pc, #96]	; (8001180 <drawFastVLine+0x1d0>)
 800111e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001122:	0fd9      	lsrs	r1, r3, #31
 8001124:	440b      	add	r3, r1
 8001126:	105b      	asrs	r3, r3, #1
 8001128:	b21d      	sxth	r5, r3
 800112a:	462b      	mov	r3, r5
 800112c:	fb03 f202 	mul.w	r2, r3, r2
 8001130:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001134:	0fd9      	lsrs	r1, r3, #31
 8001136:	440b      	add	r3, r1
 8001138:	105b      	asrs	r3, r3, #1
 800113a:	b21c      	sxth	r4, r3
 800113c:	4623      	mov	r3, r4
 800113e:	4413      	add	r3, r2
 8001140:	4a11      	ldr	r2, [pc, #68]	; (8001188 <drawFastVLine+0x1d8>)
 8001142:	5cd1      	ldrb	r1, [r2, r3]
 8001144:	883b      	ldrh	r3, [r7, #0]
 8001146:	b2da      	uxtb	r2, r3
 8001148:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 800114c:	89fb      	ldrh	r3, [r7, #14]
 800114e:	4403      	add	r3, r0
 8001150:	4628      	mov	r0, r5
 8001152:	fb00 f303 	mul.w	r3, r0, r3
 8001156:	4620      	mov	r0, r4
 8001158:	4403      	add	r3, r0
 800115a:	430a      	orrs	r2, r1
 800115c:	b2d1      	uxtb	r1, r2
 800115e:	4a0a      	ldr	r2, [pc, #40]	; (8001188 <drawFastVLine+0x1d8>)
 8001160:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0; i < h; ++i){
 8001162:	89fb      	ldrh	r3, [r7, #14]
 8001164:	3301      	adds	r3, #1
 8001166:	81fb      	strh	r3, [r7, #14]
 8001168:	89fa      	ldrh	r2, [r7, #14]
 800116a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800116e:	429a      	cmp	r2, r3
 8001170:	f6ff af53 	blt.w	800101a <drawFastVLine+0x6a>
 8001174:	e000      	b.n	8001178 <drawFastVLine+0x1c8>
		return;
 8001176:	bf00      	nop
	}
}
 8001178:	3714      	adds	r7, #20
 800117a:	46bd      	mov	sp, r7
 800117c:	bcb0      	pop	{r4, r5, r7}
 800117e:	4770      	bx	lr
 8001180:	20012cdc 	.word	0x20012cdc
 8001184:	20012ce0 	.word	0x20012ce0
 8001188:	200000c4 	.word	0x200000c4

0800118c <drawFastHLine>:

void drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color){
 800118c:	b490      	push	{r4, r7}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	4604      	mov	r4, r0
 8001194:	4608      	mov	r0, r1
 8001196:	4611      	mov	r1, r2
 8001198:	461a      	mov	r2, r3
 800119a:	4623      	mov	r3, r4
 800119c:	80fb      	strh	r3, [r7, #6]
 800119e:	4603      	mov	r3, r0
 80011a0:	80bb      	strh	r3, [r7, #4]
 80011a2:	460b      	mov	r3, r1
 80011a4:	807b      	strh	r3, [r7, #2]
 80011a6:	4613      	mov	r3, r2
 80011a8:	803b      	strh	r3, [r7, #0]
	if ((x >= _width) || (y >= _height))
 80011aa:	4b61      	ldr	r3, [pc, #388]	; (8001330 <drawFastHLine+0x1a4>)
 80011ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011b0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	f280 80b6 	bge.w	8001326 <drawFastHLine+0x19a>
 80011ba:	4b5e      	ldr	r3, [pc, #376]	; (8001334 <drawFastHLine+0x1a8>)
 80011bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011c0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	f280 80ae 	bge.w	8001326 <drawFastHLine+0x19a>
		return;
	if ((x + w - 1) >= _width)
 80011ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80011d2:	4413      	add	r3, r2
 80011d4:	3b01      	subs	r3, #1
 80011d6:	4a56      	ldr	r2, [pc, #344]	; (8001330 <drawFastHLine+0x1a4>)
 80011d8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80011dc:	4293      	cmp	r3, r2
 80011de:	db07      	blt.n	80011f0 <drawFastHLine+0x64>
		w = _width - x;
 80011e0:	4b53      	ldr	r3, [pc, #332]	; (8001330 <drawFastHLine+0x1a4>)
 80011e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	88fb      	ldrh	r3, [r7, #6]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	807b      	strh	r3, [r7, #2]

	for(uint16_t i = 0; i < w; ++i){
 80011f0:	2300      	movs	r3, #0
 80011f2:	81fb      	strh	r3, [r7, #14]
 80011f4:	e090      	b.n	8001318 <drawFastHLine+0x18c>
			IMG_BUF_SET(x+i, y, color);
 80011f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011fa:	89fb      	ldrh	r3, [r7, #14]
 80011fc:	4413      	add	r3, r2
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	2b00      	cmp	r3, #0
 8001204:	d144      	bne.n	8001290 <drawFastHLine+0x104>
 8001206:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800120a:	4b49      	ldr	r3, [pc, #292]	; (8001330 <drawFastHLine+0x1a4>)
 800120c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001210:	0fd9      	lsrs	r1, r3, #31
 8001212:	440b      	add	r3, r1
 8001214:	105b      	asrs	r3, r3, #1
 8001216:	b218      	sxth	r0, r3
 8001218:	4603      	mov	r3, r0
 800121a:	fb03 f202 	mul.w	r2, r3, r2
 800121e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001222:	89fb      	ldrh	r3, [r7, #14]
 8001224:	440b      	add	r3, r1
 8001226:	0fd9      	lsrs	r1, r3, #31
 8001228:	440b      	add	r3, r1
 800122a:	105b      	asrs	r3, r3, #1
 800122c:	441a      	add	r2, r3
 800122e:	4942      	ldr	r1, [pc, #264]	; (8001338 <drawFastHLine+0x1ac>)
 8001230:	5c8a      	ldrb	r2, [r1, r2]
 8001232:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001236:	fb00 f101 	mul.w	r1, r0, r1
 800123a:	440b      	add	r3, r1
 800123c:	f002 020f 	and.w	r2, r2, #15
 8001240:	b2d1      	uxtb	r1, r2
 8001242:	4a3d      	ldr	r2, [pc, #244]	; (8001338 <drawFastHLine+0x1ac>)
 8001244:	54d1      	strb	r1, [r2, r3]
 8001246:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800124a:	4b39      	ldr	r3, [pc, #228]	; (8001330 <drawFastHLine+0x1a4>)
 800124c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001250:	0fd9      	lsrs	r1, r3, #31
 8001252:	440b      	add	r3, r1
 8001254:	105b      	asrs	r3, r3, #1
 8001256:	b218      	sxth	r0, r3
 8001258:	4603      	mov	r3, r0
 800125a:	fb03 f202 	mul.w	r2, r3, r2
 800125e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001262:	89fb      	ldrh	r3, [r7, #14]
 8001264:	440b      	add	r3, r1
 8001266:	0fd9      	lsrs	r1, r3, #31
 8001268:	440b      	add	r3, r1
 800126a:	105b      	asrs	r3, r3, #1
 800126c:	441a      	add	r2, r3
 800126e:	4932      	ldr	r1, [pc, #200]	; (8001338 <drawFastHLine+0x1ac>)
 8001270:	5c8a      	ldrb	r2, [r1, r2]
 8001272:	b251      	sxtb	r1, r2
 8001274:	883a      	ldrh	r2, [r7, #0]
 8001276:	0112      	lsls	r2, r2, #4
 8001278:	b252      	sxtb	r2, r2
 800127a:	430a      	orrs	r2, r1
 800127c:	b251      	sxtb	r1, r2
 800127e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001282:	fb00 f202 	mul.w	r2, r0, r2
 8001286:	4413      	add	r3, r2
 8001288:	b2c9      	uxtb	r1, r1
 800128a:	4a2b      	ldr	r2, [pc, #172]	; (8001338 <drawFastHLine+0x1ac>)
 800128c:	54d1      	strb	r1, [r2, r3]
 800128e:	e040      	b.n	8001312 <drawFastHLine+0x186>
 8001290:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001294:	4b26      	ldr	r3, [pc, #152]	; (8001330 <drawFastHLine+0x1a4>)
 8001296:	f9b3 3000 	ldrsh.w	r3, [r3]
 800129a:	0fd9      	lsrs	r1, r3, #31
 800129c:	440b      	add	r3, r1
 800129e:	105b      	asrs	r3, r3, #1
 80012a0:	b218      	sxth	r0, r3
 80012a2:	4603      	mov	r3, r0
 80012a4:	fb03 f202 	mul.w	r2, r3, r2
 80012a8:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80012ac:	89fb      	ldrh	r3, [r7, #14]
 80012ae:	440b      	add	r3, r1
 80012b0:	0fd9      	lsrs	r1, r3, #31
 80012b2:	440b      	add	r3, r1
 80012b4:	105b      	asrs	r3, r3, #1
 80012b6:	441a      	add	r2, r3
 80012b8:	491f      	ldr	r1, [pc, #124]	; (8001338 <drawFastHLine+0x1ac>)
 80012ba:	5c8a      	ldrb	r2, [r1, r2]
 80012bc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80012c0:	fb00 f101 	mul.w	r1, r0, r1
 80012c4:	440b      	add	r3, r1
 80012c6:	f022 020f 	bic.w	r2, r2, #15
 80012ca:	b2d1      	uxtb	r1, r2
 80012cc:	4a1a      	ldr	r2, [pc, #104]	; (8001338 <drawFastHLine+0x1ac>)
 80012ce:	54d1      	strb	r1, [r2, r3]
 80012d0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80012d4:	4b16      	ldr	r3, [pc, #88]	; (8001330 <drawFastHLine+0x1a4>)
 80012d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012da:	0fd9      	lsrs	r1, r3, #31
 80012dc:	440b      	add	r3, r1
 80012de:	105b      	asrs	r3, r3, #1
 80012e0:	b21c      	sxth	r4, r3
 80012e2:	4623      	mov	r3, r4
 80012e4:	fb03 f202 	mul.w	r2, r3, r2
 80012e8:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80012ec:	89fb      	ldrh	r3, [r7, #14]
 80012ee:	440b      	add	r3, r1
 80012f0:	0fd9      	lsrs	r1, r3, #31
 80012f2:	440b      	add	r3, r1
 80012f4:	105b      	asrs	r3, r3, #1
 80012f6:	441a      	add	r2, r3
 80012f8:	490f      	ldr	r1, [pc, #60]	; (8001338 <drawFastHLine+0x1ac>)
 80012fa:	5c89      	ldrb	r1, [r1, r2]
 80012fc:	883a      	ldrh	r2, [r7, #0]
 80012fe:	b2d2      	uxtb	r2, r2
 8001300:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8001304:	fb04 f000 	mul.w	r0, r4, r0
 8001308:	4403      	add	r3, r0
 800130a:	430a      	orrs	r2, r1
 800130c:	b2d1      	uxtb	r1, r2
 800130e:	4a0a      	ldr	r2, [pc, #40]	; (8001338 <drawFastHLine+0x1ac>)
 8001310:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0; i < w; ++i){
 8001312:	89fb      	ldrh	r3, [r7, #14]
 8001314:	3301      	adds	r3, #1
 8001316:	81fb      	strh	r3, [r7, #14]
 8001318:	89fa      	ldrh	r2, [r7, #14]
 800131a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800131e:	429a      	cmp	r2, r3
 8001320:	f6ff af69 	blt.w	80011f6 <drawFastHLine+0x6a>
 8001324:	e000      	b.n	8001328 <drawFastHLine+0x19c>
		return;
 8001326:	bf00      	nop
		}
}
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bc90      	pop	{r4, r7}
 800132e:	4770      	bx	lr
 8001330:	20012cdc 	.word	0x20012cdc
 8001334:	20012ce0 	.word	0x20012ce0
 8001338:	200000c4 	.word	0x200000c4

0800133c <drawLine>:

void drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1,uint16_t color){
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b087      	sub	sp, #28
 8001340:	af02      	add	r7, sp, #8
 8001342:	4604      	mov	r4, r0
 8001344:	4608      	mov	r0, r1
 8001346:	4611      	mov	r1, r2
 8001348:	461a      	mov	r2, r3
 800134a:	4623      	mov	r3, r4
 800134c:	80fb      	strh	r3, [r7, #6]
 800134e:	4603      	mov	r3, r0
 8001350:	80bb      	strh	r3, [r7, #4]
 8001352:	460b      	mov	r3, r1
 8001354:	807b      	strh	r3, [r7, #2]
 8001356:	4613      	mov	r3, r2
 8001358:	803b      	strh	r3, [r7, #0]
	 if (x0 == x1) {
 800135a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800135e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001362:	429a      	cmp	r2, r3
 8001364:	d11a      	bne.n	800139c <drawLine+0x60>
	    if (y0 > y1)
 8001366:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800136a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800136e:	429a      	cmp	r2, r3
 8001370:	dd05      	ble.n	800137e <drawLine+0x42>
	      _swap_int16_t(y0, y1);
 8001372:	88bb      	ldrh	r3, [r7, #4]
 8001374:	81bb      	strh	r3, [r7, #12]
 8001376:	883b      	ldrh	r3, [r7, #0]
 8001378:	80bb      	strh	r3, [r7, #4]
 800137a:	89bb      	ldrh	r3, [r7, #12]
 800137c:	803b      	strh	r3, [r7, #0]
	    drawFastVLine(x0, y0, y1 - y0 + 1, color);
 800137e:	883a      	ldrh	r2, [r7, #0]
 8001380:	88bb      	ldrh	r3, [r7, #4]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	b29b      	uxth	r3, r3
 8001386:	3301      	adds	r3, #1
 8001388:	b29b      	uxth	r3, r3
 800138a:	b21a      	sxth	r2, r3
 800138c:	8c3b      	ldrh	r3, [r7, #32]
 800138e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001392:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001396:	f7ff fe0b 	bl	8000fb0 <drawFastVLine>
	    drawFastHLine(x0, y0, x1 - x0 + 1, color);
	  } else {

	    writeLine(x0, y0, x1, y1, color);
	  }
}
 800139a:	e02d      	b.n	80013f8 <drawLine+0xbc>
	  } else if (y0 == y1) {
 800139c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80013a0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d11a      	bne.n	80013de <drawLine+0xa2>
	    if (x0 > x1)
 80013a8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013ac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	dd05      	ble.n	80013c0 <drawLine+0x84>
	      _swap_int16_t(x0, x1);
 80013b4:	88fb      	ldrh	r3, [r7, #6]
 80013b6:	81fb      	strh	r3, [r7, #14]
 80013b8:	887b      	ldrh	r3, [r7, #2]
 80013ba:	80fb      	strh	r3, [r7, #6]
 80013bc:	89fb      	ldrh	r3, [r7, #14]
 80013be:	807b      	strh	r3, [r7, #2]
	    drawFastHLine(x0, y0, x1 - x0 + 1, color);
 80013c0:	887a      	ldrh	r2, [r7, #2]
 80013c2:	88fb      	ldrh	r3, [r7, #6]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	3301      	adds	r3, #1
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	b21a      	sxth	r2, r3
 80013ce:	8c3b      	ldrh	r3, [r7, #32]
 80013d0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80013d4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80013d8:	f7ff fed8 	bl	800118c <drawFastHLine>
}
 80013dc:	e00c      	b.n	80013f8 <drawLine+0xbc>
	    writeLine(x0, y0, x1, y1, color);
 80013de:	f9b7 4000 	ldrsh.w	r4, [r7]
 80013e2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80013e6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80013ea:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80013ee:	8c3b      	ldrh	r3, [r7, #32]
 80013f0:	9300      	str	r3, [sp, #0]
 80013f2:	4623      	mov	r3, r4
 80013f4:	f000 f804 	bl	8001400 <writeLine>
}
 80013f8:	bf00      	nop
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd90      	pop	{r4, r7, pc}

08001400 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1,uint16_t color){
 8001400:	b490      	push	{r4, r7}
 8001402:	b088      	sub	sp, #32
 8001404:	af00      	add	r7, sp, #0
 8001406:	4604      	mov	r4, r0
 8001408:	4608      	mov	r0, r1
 800140a:	4611      	mov	r1, r2
 800140c:	461a      	mov	r2, r3
 800140e:	4623      	mov	r3, r4
 8001410:	80fb      	strh	r3, [r7, #6]
 8001412:	4603      	mov	r3, r0
 8001414:	80bb      	strh	r3, [r7, #4]
 8001416:	460b      	mov	r3, r1
 8001418:	807b      	strh	r3, [r7, #2]
 800141a:	4613      	mov	r3, r2
 800141c:	803b      	strh	r3, [r7, #0]
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 800141e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001422:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800142c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001430:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8001434:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001438:	1acb      	subs	r3, r1, r3
 800143a:	2b00      	cmp	r3, #0
 800143c:	bfb8      	it	lt
 800143e:	425b      	neglt	r3, r3
 8001440:	429a      	cmp	r2, r3
 8001442:	bfcc      	ite	gt
 8001444:	2301      	movgt	r3, #1
 8001446:	2300      	movle	r3, #0
 8001448:	b2db      	uxtb	r3, r3
 800144a:	837b      	strh	r3, [r7, #26]
  if (steep) {
 800144c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d00b      	beq.n	800146c <writeLine+0x6c>
    _swap_int16_t(x0, y0);
 8001454:	88fb      	ldrh	r3, [r7, #6]
 8001456:	833b      	strh	r3, [r7, #24]
 8001458:	88bb      	ldrh	r3, [r7, #4]
 800145a:	80fb      	strh	r3, [r7, #6]
 800145c:	8b3b      	ldrh	r3, [r7, #24]
 800145e:	80bb      	strh	r3, [r7, #4]
    _swap_int16_t(x1, y1);
 8001460:	887b      	ldrh	r3, [r7, #2]
 8001462:	82fb      	strh	r3, [r7, #22]
 8001464:	883b      	ldrh	r3, [r7, #0]
 8001466:	807b      	strh	r3, [r7, #2]
 8001468:	8afb      	ldrh	r3, [r7, #22]
 800146a:	803b      	strh	r3, [r7, #0]
  }

  if (x0 > x1) {
 800146c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001470:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001474:	429a      	cmp	r2, r3
 8001476:	dd0b      	ble.n	8001490 <writeLine+0x90>
    _swap_int16_t(x0, x1);
 8001478:	88fb      	ldrh	r3, [r7, #6]
 800147a:	82bb      	strh	r3, [r7, #20]
 800147c:	887b      	ldrh	r3, [r7, #2]
 800147e:	80fb      	strh	r3, [r7, #6]
 8001480:	8abb      	ldrh	r3, [r7, #20]
 8001482:	807b      	strh	r3, [r7, #2]
    _swap_int16_t(y0, y1);
 8001484:	88bb      	ldrh	r3, [r7, #4]
 8001486:	827b      	strh	r3, [r7, #18]
 8001488:	883b      	ldrh	r3, [r7, #0]
 800148a:	80bb      	strh	r3, [r7, #4]
 800148c:	8a7b      	ldrh	r3, [r7, #18]
 800148e:	803b      	strh	r3, [r7, #0]
  }

  int16_t dx, dy;
  dx = x1 - x0;
 8001490:	887a      	ldrh	r2, [r7, #2]
 8001492:	88fb      	ldrh	r3, [r7, #6]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	b29b      	uxth	r3, r3
 8001498:	823b      	strh	r3, [r7, #16]
  dy = abs(y1 - y0);
 800149a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800149e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	bfb8      	it	lt
 80014a8:	425b      	neglt	r3, r3
 80014aa:	81fb      	strh	r3, [r7, #14]

  int16_t err = dx / 2;
 80014ac:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80014b0:	0fda      	lsrs	r2, r3, #31
 80014b2:	4413      	add	r3, r2
 80014b4:	105b      	asrs	r3, r3, #1
 80014b6:	83fb      	strh	r3, [r7, #30]
  int16_t ystep;

  if (y0 < y1) {
 80014b8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80014bc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	da02      	bge.n	80014ca <writeLine+0xca>
    ystep = 1;
 80014c4:	2301      	movs	r3, #1
 80014c6:	83bb      	strh	r3, [r7, #28]
 80014c8:	e13a      	b.n	8001740 <writeLine+0x340>
  } else {
    ystep = -1;
 80014ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014ce:	83bb      	strh	r3, [r7, #28]
  }

  for (; x0 <= x1; x0++) {
 80014d0:	e136      	b.n	8001740 <writeLine+0x340>
    if (steep) {
 80014d2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f000 808d 	beq.w	80015f6 <writeLine+0x1f6>
    	IMG_BUF_SET(y0, x0, color)
 80014dc:	88bb      	ldrh	r3, [r7, #4]
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d144      	bne.n	8001572 <writeLine+0x172>
 80014e8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014ec:	4b9a      	ldr	r3, [pc, #616]	; (8001758 <writeLine+0x358>)
 80014ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014f2:	0fd9      	lsrs	r1, r3, #31
 80014f4:	440b      	add	r3, r1
 80014f6:	105b      	asrs	r3, r3, #1
 80014f8:	b218      	sxth	r0, r3
 80014fa:	4603      	mov	r3, r0
 80014fc:	fb03 f202 	mul.w	r2, r3, r2
 8001500:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001504:	0fd9      	lsrs	r1, r3, #31
 8001506:	440b      	add	r3, r1
 8001508:	105b      	asrs	r3, r3, #1
 800150a:	b219      	sxth	r1, r3
 800150c:	460b      	mov	r3, r1
 800150e:	4413      	add	r3, r2
 8001510:	4a92      	ldr	r2, [pc, #584]	; (800175c <writeLine+0x35c>)
 8001512:	5cd2      	ldrb	r2, [r2, r3]
 8001514:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001518:	fb00 f303 	mul.w	r3, r0, r3
 800151c:	440b      	add	r3, r1
 800151e:	f002 020f 	and.w	r2, r2, #15
 8001522:	b2d1      	uxtb	r1, r2
 8001524:	4a8d      	ldr	r2, [pc, #564]	; (800175c <writeLine+0x35c>)
 8001526:	54d1      	strb	r1, [r2, r3]
 8001528:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800152c:	4b8a      	ldr	r3, [pc, #552]	; (8001758 <writeLine+0x358>)
 800152e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001532:	0fd9      	lsrs	r1, r3, #31
 8001534:	440b      	add	r3, r1
 8001536:	105b      	asrs	r3, r3, #1
 8001538:	b218      	sxth	r0, r3
 800153a:	4603      	mov	r3, r0
 800153c:	fb03 f202 	mul.w	r2, r3, r2
 8001540:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001544:	0fd9      	lsrs	r1, r3, #31
 8001546:	440b      	add	r3, r1
 8001548:	105b      	asrs	r3, r3, #1
 800154a:	b219      	sxth	r1, r3
 800154c:	460b      	mov	r3, r1
 800154e:	4413      	add	r3, r2
 8001550:	4a82      	ldr	r2, [pc, #520]	; (800175c <writeLine+0x35c>)
 8001552:	5cd3      	ldrb	r3, [r2, r3]
 8001554:	b25a      	sxtb	r2, r3
 8001556:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001558:	011b      	lsls	r3, r3, #4
 800155a:	b25b      	sxtb	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	b25a      	sxtb	r2, r3
 8001560:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001564:	fb00 f303 	mul.w	r3, r0, r3
 8001568:	440b      	add	r3, r1
 800156a:	b2d1      	uxtb	r1, r2
 800156c:	4a7b      	ldr	r2, [pc, #492]	; (800175c <writeLine+0x35c>)
 800156e:	54d1      	strb	r1, [r2, r3]
 8001570:	e0cd      	b.n	800170e <writeLine+0x30e>
 8001572:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001576:	4b78      	ldr	r3, [pc, #480]	; (8001758 <writeLine+0x358>)
 8001578:	f9b3 3000 	ldrsh.w	r3, [r3]
 800157c:	0fd9      	lsrs	r1, r3, #31
 800157e:	440b      	add	r3, r1
 8001580:	105b      	asrs	r3, r3, #1
 8001582:	b218      	sxth	r0, r3
 8001584:	4603      	mov	r3, r0
 8001586:	fb03 f202 	mul.w	r2, r3, r2
 800158a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800158e:	0fd9      	lsrs	r1, r3, #31
 8001590:	440b      	add	r3, r1
 8001592:	105b      	asrs	r3, r3, #1
 8001594:	b219      	sxth	r1, r3
 8001596:	460b      	mov	r3, r1
 8001598:	4413      	add	r3, r2
 800159a:	4a70      	ldr	r2, [pc, #448]	; (800175c <writeLine+0x35c>)
 800159c:	5cd2      	ldrb	r2, [r2, r3]
 800159e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015a2:	fb00 f303 	mul.w	r3, r0, r3
 80015a6:	440b      	add	r3, r1
 80015a8:	f022 020f 	bic.w	r2, r2, #15
 80015ac:	b2d1      	uxtb	r1, r2
 80015ae:	4a6b      	ldr	r2, [pc, #428]	; (800175c <writeLine+0x35c>)
 80015b0:	54d1      	strb	r1, [r2, r3]
 80015b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80015b6:	4b68      	ldr	r3, [pc, #416]	; (8001758 <writeLine+0x358>)
 80015b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015bc:	0fd9      	lsrs	r1, r3, #31
 80015be:	440b      	add	r3, r1
 80015c0:	105b      	asrs	r3, r3, #1
 80015c2:	b21c      	sxth	r4, r3
 80015c4:	4623      	mov	r3, r4
 80015c6:	fb03 f202 	mul.w	r2, r3, r2
 80015ca:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015ce:	0fd9      	lsrs	r1, r3, #31
 80015d0:	440b      	add	r3, r1
 80015d2:	105b      	asrs	r3, r3, #1
 80015d4:	b218      	sxth	r0, r3
 80015d6:	4603      	mov	r3, r0
 80015d8:	4413      	add	r3, r2
 80015da:	4a60      	ldr	r2, [pc, #384]	; (800175c <writeLine+0x35c>)
 80015dc:	5cd1      	ldrb	r1, [r2, r3]
 80015de:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80015e0:	b2da      	uxtb	r2, r3
 80015e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015e6:	fb04 f303 	mul.w	r3, r4, r3
 80015ea:	4403      	add	r3, r0
 80015ec:	430a      	orrs	r2, r1
 80015ee:	b2d1      	uxtb	r1, r2
 80015f0:	4a5a      	ldr	r2, [pc, #360]	; (800175c <writeLine+0x35c>)
 80015f2:	54d1      	strb	r1, [r2, r3]
 80015f4:	e08b      	b.n	800170e <writeLine+0x30e>
    } else {
    	IMG_BUF_SET(x0, y0, color)
 80015f6:	88fb      	ldrh	r3, [r7, #6]
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d144      	bne.n	800168c <writeLine+0x28c>
 8001602:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001606:	4b54      	ldr	r3, [pc, #336]	; (8001758 <writeLine+0x358>)
 8001608:	f9b3 3000 	ldrsh.w	r3, [r3]
 800160c:	0fd9      	lsrs	r1, r3, #31
 800160e:	440b      	add	r3, r1
 8001610:	105b      	asrs	r3, r3, #1
 8001612:	b218      	sxth	r0, r3
 8001614:	4603      	mov	r3, r0
 8001616:	fb03 f202 	mul.w	r2, r3, r2
 800161a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800161e:	0fd9      	lsrs	r1, r3, #31
 8001620:	440b      	add	r3, r1
 8001622:	105b      	asrs	r3, r3, #1
 8001624:	b219      	sxth	r1, r3
 8001626:	460b      	mov	r3, r1
 8001628:	4413      	add	r3, r2
 800162a:	4a4c      	ldr	r2, [pc, #304]	; (800175c <writeLine+0x35c>)
 800162c:	5cd2      	ldrb	r2, [r2, r3]
 800162e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001632:	fb00 f303 	mul.w	r3, r0, r3
 8001636:	440b      	add	r3, r1
 8001638:	f002 020f 	and.w	r2, r2, #15
 800163c:	b2d1      	uxtb	r1, r2
 800163e:	4a47      	ldr	r2, [pc, #284]	; (800175c <writeLine+0x35c>)
 8001640:	54d1      	strb	r1, [r2, r3]
 8001642:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001646:	4b44      	ldr	r3, [pc, #272]	; (8001758 <writeLine+0x358>)
 8001648:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164c:	0fd9      	lsrs	r1, r3, #31
 800164e:	440b      	add	r3, r1
 8001650:	105b      	asrs	r3, r3, #1
 8001652:	b218      	sxth	r0, r3
 8001654:	4603      	mov	r3, r0
 8001656:	fb03 f202 	mul.w	r2, r3, r2
 800165a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800165e:	0fd9      	lsrs	r1, r3, #31
 8001660:	440b      	add	r3, r1
 8001662:	105b      	asrs	r3, r3, #1
 8001664:	b219      	sxth	r1, r3
 8001666:	460b      	mov	r3, r1
 8001668:	4413      	add	r3, r2
 800166a:	4a3c      	ldr	r2, [pc, #240]	; (800175c <writeLine+0x35c>)
 800166c:	5cd3      	ldrb	r3, [r2, r3]
 800166e:	b25a      	sxtb	r2, r3
 8001670:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001672:	011b      	lsls	r3, r3, #4
 8001674:	b25b      	sxtb	r3, r3
 8001676:	4313      	orrs	r3, r2
 8001678:	b25a      	sxtb	r2, r3
 800167a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800167e:	fb00 f303 	mul.w	r3, r0, r3
 8001682:	440b      	add	r3, r1
 8001684:	b2d1      	uxtb	r1, r2
 8001686:	4a35      	ldr	r2, [pc, #212]	; (800175c <writeLine+0x35c>)
 8001688:	54d1      	strb	r1, [r2, r3]
 800168a:	e040      	b.n	800170e <writeLine+0x30e>
 800168c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001690:	4b31      	ldr	r3, [pc, #196]	; (8001758 <writeLine+0x358>)
 8001692:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001696:	0fd9      	lsrs	r1, r3, #31
 8001698:	440b      	add	r3, r1
 800169a:	105b      	asrs	r3, r3, #1
 800169c:	b218      	sxth	r0, r3
 800169e:	4603      	mov	r3, r0
 80016a0:	fb03 f202 	mul.w	r2, r3, r2
 80016a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016a8:	0fd9      	lsrs	r1, r3, #31
 80016aa:	440b      	add	r3, r1
 80016ac:	105b      	asrs	r3, r3, #1
 80016ae:	b219      	sxth	r1, r3
 80016b0:	460b      	mov	r3, r1
 80016b2:	4413      	add	r3, r2
 80016b4:	4a29      	ldr	r2, [pc, #164]	; (800175c <writeLine+0x35c>)
 80016b6:	5cd2      	ldrb	r2, [r2, r3]
 80016b8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016bc:	fb00 f303 	mul.w	r3, r0, r3
 80016c0:	440b      	add	r3, r1
 80016c2:	f022 020f 	bic.w	r2, r2, #15
 80016c6:	b2d1      	uxtb	r1, r2
 80016c8:	4a24      	ldr	r2, [pc, #144]	; (800175c <writeLine+0x35c>)
 80016ca:	54d1      	strb	r1, [r2, r3]
 80016cc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80016d0:	4b21      	ldr	r3, [pc, #132]	; (8001758 <writeLine+0x358>)
 80016d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d6:	0fd9      	lsrs	r1, r3, #31
 80016d8:	440b      	add	r3, r1
 80016da:	105b      	asrs	r3, r3, #1
 80016dc:	b21c      	sxth	r4, r3
 80016de:	4623      	mov	r3, r4
 80016e0:	fb03 f202 	mul.w	r2, r3, r2
 80016e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016e8:	0fd9      	lsrs	r1, r3, #31
 80016ea:	440b      	add	r3, r1
 80016ec:	105b      	asrs	r3, r3, #1
 80016ee:	b218      	sxth	r0, r3
 80016f0:	4603      	mov	r3, r0
 80016f2:	4413      	add	r3, r2
 80016f4:	4a19      	ldr	r2, [pc, #100]	; (800175c <writeLine+0x35c>)
 80016f6:	5cd1      	ldrb	r1, [r2, r3]
 80016f8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001700:	fb04 f303 	mul.w	r3, r4, r3
 8001704:	4403      	add	r3, r0
 8001706:	430a      	orrs	r2, r1
 8001708:	b2d1      	uxtb	r1, r2
 800170a:	4a14      	ldr	r2, [pc, #80]	; (800175c <writeLine+0x35c>)
 800170c:	54d1      	strb	r1, [r2, r3]
    }
    err -= dy;
 800170e:	8bfa      	ldrh	r2, [r7, #30]
 8001710:	89fb      	ldrh	r3, [r7, #14]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	b29b      	uxth	r3, r3
 8001716:	83fb      	strh	r3, [r7, #30]
    if (err < 0) {
 8001718:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800171c:	2b00      	cmp	r3, #0
 800171e:	da09      	bge.n	8001734 <writeLine+0x334>
      y0 += ystep;
 8001720:	88ba      	ldrh	r2, [r7, #4]
 8001722:	8bbb      	ldrh	r3, [r7, #28]
 8001724:	4413      	add	r3, r2
 8001726:	b29b      	uxth	r3, r3
 8001728:	80bb      	strh	r3, [r7, #4]
      err += dx;
 800172a:	8bfa      	ldrh	r2, [r7, #30]
 800172c:	8a3b      	ldrh	r3, [r7, #16]
 800172e:	4413      	add	r3, r2
 8001730:	b29b      	uxth	r3, r3
 8001732:	83fb      	strh	r3, [r7, #30]
  for (; x0 <= x1; x0++) {
 8001734:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001738:	b29b      	uxth	r3, r3
 800173a:	3301      	adds	r3, #1
 800173c:	b29b      	uxth	r3, r3
 800173e:	80fb      	strh	r3, [r7, #6]
 8001740:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001744:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001748:	429a      	cmp	r2, r3
 800174a:	f77f aec2 	ble.w	80014d2 <writeLine+0xd2>
    }
  }
}
 800174e:	bf00      	nop
 8001750:	3720      	adds	r7, #32
 8001752:	46bd      	mov	sp, r7
 8001754:	bc90      	pop	{r4, r7}
 8001756:	4770      	bx	lr
 8001758:	20012cdc 	.word	0x20012cdc
 800175c:	200000c4 	.word	0x200000c4

08001760 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t color){
 8001760:	b490      	push	{r4, r7}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	4604      	mov	r4, r0
 8001768:	4608      	mov	r0, r1
 800176a:	4611      	mov	r1, r2
 800176c:	461a      	mov	r2, r3
 800176e:	4623      	mov	r3, r4
 8001770:	80fb      	strh	r3, [r7, #6]
 8001772:	4603      	mov	r3, r0
 8001774:	80bb      	strh	r3, [r7, #4]
 8001776:	460b      	mov	r3, r1
 8001778:	807b      	strh	r3, [r7, #2]
 800177a:	4613      	mov	r3, r2
 800177c:	803b      	strh	r3, [r7, #0]
	if ((x >= _width) || (y >= _height))
 800177e:	4b83      	ldr	r3, [pc, #524]	; (800198c <fillRect+0x22c>)
 8001780:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001784:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001788:	429a      	cmp	r2, r3
 800178a:	f280 80f9 	bge.w	8001980 <fillRect+0x220>
 800178e:	4b80      	ldr	r3, [pc, #512]	; (8001990 <fillRect+0x230>)
 8001790:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001794:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001798:	429a      	cmp	r2, r3
 800179a:	f280 80f1 	bge.w	8001980 <fillRect+0x220>
		return;
	if ((x + w - 1) >= _width)
 800179e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80017a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017a6:	4413      	add	r3, r2
 80017a8:	3b01      	subs	r3, #1
 80017aa:	4a78      	ldr	r2, [pc, #480]	; (800198c <fillRect+0x22c>)
 80017ac:	f9b2 2000 	ldrsh.w	r2, [r2]
 80017b0:	4293      	cmp	r3, r2
 80017b2:	db07      	blt.n	80017c4 <fillRect+0x64>
		w = _width - x;
 80017b4:	4b75      	ldr	r3, [pc, #468]	; (800198c <fillRect+0x22c>)
 80017b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	88fb      	ldrh	r3, [r7, #6]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	807b      	strh	r3, [r7, #2]
	if ((y + h - 1) >= _height)
 80017c4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80017c8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80017cc:	4413      	add	r3, r2
 80017ce:	3b01      	subs	r3, #1
 80017d0:	4a6f      	ldr	r2, [pc, #444]	; (8001990 <fillRect+0x230>)
 80017d2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80017d6:	4293      	cmp	r3, r2
 80017d8:	db07      	blt.n	80017ea <fillRect+0x8a>
		h = _height - y;
 80017da:	4b6d      	ldr	r3, [pc, #436]	; (8001990 <fillRect+0x230>)
 80017dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	88bb      	ldrh	r3, [r7, #4]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	803b      	strh	r3, [r7, #0]

	for(int16_t i = 0; i < w; ++i){
 80017ea:	2300      	movs	r3, #0
 80017ec:	81fb      	strh	r3, [r7, #14]
 80017ee:	e0bf      	b.n	8001970 <fillRect+0x210>
		for(int16_t j = 0; j < h; ++j){
 80017f0:	2300      	movs	r3, #0
 80017f2:	81bb      	strh	r3, [r7, #12]
 80017f4:	e0b1      	b.n	800195a <fillRect+0x1fa>
			IMG_BUF_SET(x+i, y+j, color);
 80017f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80017fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017fe:	4413      	add	r3, r2
 8001800:	f003 0301 	and.w	r3, r3, #1
 8001804:	2b00      	cmp	r3, #0
 8001806:	d154      	bne.n	80018b2 <fillRect+0x152>
 8001808:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800180c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001810:	441a      	add	r2, r3
 8001812:	4b5e      	ldr	r3, [pc, #376]	; (800198c <fillRect+0x22c>)
 8001814:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001818:	0fd9      	lsrs	r1, r3, #31
 800181a:	440b      	add	r3, r1
 800181c:	105b      	asrs	r3, r3, #1
 800181e:	b21c      	sxth	r4, r3
 8001820:	4623      	mov	r3, r4
 8001822:	fb03 f202 	mul.w	r2, r3, r2
 8001826:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800182a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800182e:	440b      	add	r3, r1
 8001830:	0fd9      	lsrs	r1, r3, #31
 8001832:	440b      	add	r3, r1
 8001834:	105b      	asrs	r3, r3, #1
 8001836:	441a      	add	r2, r3
 8001838:	4956      	ldr	r1, [pc, #344]	; (8001994 <fillRect+0x234>)
 800183a:	5c8a      	ldrb	r2, [r1, r2]
 800183c:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8001840:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001844:	4401      	add	r1, r0
 8001846:	4620      	mov	r0, r4
 8001848:	fb00 f101 	mul.w	r1, r0, r1
 800184c:	440b      	add	r3, r1
 800184e:	f002 020f 	and.w	r2, r2, #15
 8001852:	b2d1      	uxtb	r1, r2
 8001854:	4a4f      	ldr	r2, [pc, #316]	; (8001994 <fillRect+0x234>)
 8001856:	54d1      	strb	r1, [r2, r3]
 8001858:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800185c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001860:	441a      	add	r2, r3
 8001862:	4b4a      	ldr	r3, [pc, #296]	; (800198c <fillRect+0x22c>)
 8001864:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001868:	0fd9      	lsrs	r1, r3, #31
 800186a:	440b      	add	r3, r1
 800186c:	105b      	asrs	r3, r3, #1
 800186e:	b218      	sxth	r0, r3
 8001870:	4603      	mov	r3, r0
 8001872:	fb03 f202 	mul.w	r2, r3, r2
 8001876:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800187a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800187e:	440b      	add	r3, r1
 8001880:	0fd9      	lsrs	r1, r3, #31
 8001882:	440b      	add	r3, r1
 8001884:	105b      	asrs	r3, r3, #1
 8001886:	441a      	add	r2, r3
 8001888:	4942      	ldr	r1, [pc, #264]	; (8001994 <fillRect+0x234>)
 800188a:	5c8a      	ldrb	r2, [r1, r2]
 800188c:	b251      	sxtb	r1, r2
 800188e:	7e3a      	ldrb	r2, [r7, #24]
 8001890:	0112      	lsls	r2, r2, #4
 8001892:	b252      	sxtb	r2, r2
 8001894:	430a      	orrs	r2, r1
 8001896:	b254      	sxtb	r4, r2
 8001898:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800189c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80018a0:	440a      	add	r2, r1
 80018a2:	4601      	mov	r1, r0
 80018a4:	fb01 f202 	mul.w	r2, r1, r2
 80018a8:	4413      	add	r3, r2
 80018aa:	b2e1      	uxtb	r1, r4
 80018ac:	4a39      	ldr	r2, [pc, #228]	; (8001994 <fillRect+0x234>)
 80018ae:	54d1      	strb	r1, [r2, r3]
 80018b0:	e04f      	b.n	8001952 <fillRect+0x1f2>
 80018b2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80018b6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80018ba:	441a      	add	r2, r3
 80018bc:	4b33      	ldr	r3, [pc, #204]	; (800198c <fillRect+0x22c>)
 80018be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018c2:	0fd9      	lsrs	r1, r3, #31
 80018c4:	440b      	add	r3, r1
 80018c6:	105b      	asrs	r3, r3, #1
 80018c8:	b21c      	sxth	r4, r3
 80018ca:	4623      	mov	r3, r4
 80018cc:	fb03 f202 	mul.w	r2, r3, r2
 80018d0:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80018d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018d8:	440b      	add	r3, r1
 80018da:	0fd9      	lsrs	r1, r3, #31
 80018dc:	440b      	add	r3, r1
 80018de:	105b      	asrs	r3, r3, #1
 80018e0:	441a      	add	r2, r3
 80018e2:	492c      	ldr	r1, [pc, #176]	; (8001994 <fillRect+0x234>)
 80018e4:	5c8a      	ldrb	r2, [r1, r2]
 80018e6:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 80018ea:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80018ee:	4401      	add	r1, r0
 80018f0:	4620      	mov	r0, r4
 80018f2:	fb00 f101 	mul.w	r1, r0, r1
 80018f6:	440b      	add	r3, r1
 80018f8:	f022 020f 	bic.w	r2, r2, #15
 80018fc:	b2d1      	uxtb	r1, r2
 80018fe:	4a25      	ldr	r2, [pc, #148]	; (8001994 <fillRect+0x234>)
 8001900:	54d1      	strb	r1, [r2, r3]
 8001902:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001906:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800190a:	441a      	add	r2, r3
 800190c:	4b1f      	ldr	r3, [pc, #124]	; (800198c <fillRect+0x22c>)
 800190e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001912:	0fd9      	lsrs	r1, r3, #31
 8001914:	440b      	add	r3, r1
 8001916:	105b      	asrs	r3, r3, #1
 8001918:	b21c      	sxth	r4, r3
 800191a:	4623      	mov	r3, r4
 800191c:	fb03 f202 	mul.w	r2, r3, r2
 8001920:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001924:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001928:	440b      	add	r3, r1
 800192a:	0fd9      	lsrs	r1, r3, #31
 800192c:	440b      	add	r3, r1
 800192e:	105b      	asrs	r3, r3, #1
 8001930:	441a      	add	r2, r3
 8001932:	4918      	ldr	r1, [pc, #96]	; (8001994 <fillRect+0x234>)
 8001934:	5c89      	ldrb	r1, [r1, r2]
 8001936:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 800193a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800193e:	4402      	add	r2, r0
 8001940:	4620      	mov	r0, r4
 8001942:	fb00 f202 	mul.w	r2, r0, r2
 8001946:	4413      	add	r3, r2
 8001948:	7e3a      	ldrb	r2, [r7, #24]
 800194a:	430a      	orrs	r2, r1
 800194c:	b2d1      	uxtb	r1, r2
 800194e:	4a11      	ldr	r2, [pc, #68]	; (8001994 <fillRect+0x234>)
 8001950:	54d1      	strb	r1, [r2, r3]
		for(int16_t j = 0; j < h; ++j){
 8001952:	89bb      	ldrh	r3, [r7, #12]
 8001954:	3301      	adds	r3, #1
 8001956:	b29b      	uxth	r3, r3
 8001958:	81bb      	strh	r3, [r7, #12]
 800195a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800195e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001962:	429a      	cmp	r2, r3
 8001964:	f6ff af47 	blt.w	80017f6 <fillRect+0x96>
	for(int16_t i = 0; i < w; ++i){
 8001968:	89fb      	ldrh	r3, [r7, #14]
 800196a:	3301      	adds	r3, #1
 800196c:	b29b      	uxth	r3, r3
 800196e:	81fb      	strh	r3, [r7, #14]
 8001970:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001974:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001978:	429a      	cmp	r2, r3
 800197a:	f6ff af39 	blt.w	80017f0 <fillRect+0x90>
 800197e:	e000      	b.n	8001982 <fillRect+0x222>
		return;
 8001980:	bf00      	nop
		}
	}
}
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bc90      	pop	{r4, r7}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	20012cdc 	.word	0x20012cdc
 8001990:	20012ce0 	.word	0x20012ce0
 8001994:	200000c4 	.word	0x200000c4

08001998 <setRotation>:

void setRotation(uint8_t r){
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	71fb      	strb	r3, [r7, #7]
	writecommand(ILI9488_MADCTL);
 80019a2:	2036      	movs	r0, #54	; 0x36
 80019a4:	f000 f850 	bl	8001a48 <writecommand>
	rotation = r % 4; // can't be higher than 3
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	f003 0303 	and.w	r3, r3, #3
 80019ae:	b2da      	uxtb	r2, r3
 80019b0:	4b22      	ldr	r3, [pc, #136]	; (8001a3c <setRotation+0xa4>)
 80019b2:	701a      	strb	r2, [r3, #0]
	switch (rotation) {
 80019b4:	4b21      	ldr	r3, [pc, #132]	; (8001a3c <setRotation+0xa4>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b03      	cmp	r3, #3
 80019ba:	d83b      	bhi.n	8001a34 <setRotation+0x9c>
 80019bc:	a201      	add	r2, pc, #4	; (adr r2, 80019c4 <setRotation+0x2c>)
 80019be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c2:	bf00      	nop
 80019c4:	080019d5 	.word	0x080019d5
 80019c8:	080019ed 	.word	0x080019ed
 80019cc:	08001a05 	.word	0x08001a05
 80019d0:	08001a1d 	.word	0x08001a1d
	case 0:
		writedata(MADCTL_MX | MADCTL_BGR);
 80019d4:	2048      	movs	r0, #72	; 0x48
 80019d6:	f000 f85b 	bl	8001a90 <writedata>
		_width = ILI9488_TFTWIDTH;
 80019da:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <setRotation+0xa8>)
 80019dc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80019e0:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTHEIGHT;
 80019e2:	4b18      	ldr	r3, [pc, #96]	; (8001a44 <setRotation+0xac>)
 80019e4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80019e8:	801a      	strh	r2, [r3, #0]
		break;
 80019ea:	e023      	b.n	8001a34 <setRotation+0x9c>
	case 1:
		writedata(MADCTL_MV | MADCTL_BGR);
 80019ec:	2028      	movs	r0, #40	; 0x28
 80019ee:	f000 f84f 	bl	8001a90 <writedata>
		_width = ILI9488_TFTHEIGHT;
 80019f2:	4b13      	ldr	r3, [pc, #76]	; (8001a40 <setRotation+0xa8>)
 80019f4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80019f8:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTWIDTH;
 80019fa:	4b12      	ldr	r3, [pc, #72]	; (8001a44 <setRotation+0xac>)
 80019fc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001a00:	801a      	strh	r2, [r3, #0]
		break;
 8001a02:	e017      	b.n	8001a34 <setRotation+0x9c>
	case 2:
		writedata(MADCTL_MY | MADCTL_BGR);
 8001a04:	2088      	movs	r0, #136	; 0x88
 8001a06:	f000 f843 	bl	8001a90 <writedata>
		_width = ILI9488_TFTWIDTH;
 8001a0a:	4b0d      	ldr	r3, [pc, #52]	; (8001a40 <setRotation+0xa8>)
 8001a0c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001a10:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTHEIGHT;
 8001a12:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <setRotation+0xac>)
 8001a14:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001a18:	801a      	strh	r2, [r3, #0]
		break;
 8001a1a:	e00b      	b.n	8001a34 <setRotation+0x9c>
	case 3:
		writedata(MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8001a1c:	20e8      	movs	r0, #232	; 0xe8
 8001a1e:	f000 f837 	bl	8001a90 <writedata>
		_width = ILI9488_TFTHEIGHT;
 8001a22:	4b07      	ldr	r3, [pc, #28]	; (8001a40 <setRotation+0xa8>)
 8001a24:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001a28:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTWIDTH;
 8001a2a:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <setRotation+0xac>)
 8001a2c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001a30:	801a      	strh	r2, [r3, #0]
		break;
 8001a32:	bf00      	nop
	}
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20012cd8 	.word	0x20012cd8
 8001a40:	20012cdc 	.word	0x20012cdc
 8001a44:	20012ce0 	.word	0x20012ce0

08001a48 <writecommand>:

void spiwrite(uint8_t data){
	HAL_SPI_Transmit(&hspi1, &data, 1, 1);
}

void writecommand(uint8_t c){
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_RESET);
 8001a52:	2200      	movs	r2, #0
 8001a54:	2110      	movs	r1, #16
 8001a56:	480c      	ldr	r0, [pc, #48]	; (8001a88 <writecommand+0x40>)
 8001a58:	f003 fa84 	bl	8004f64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a62:	4809      	ldr	r0, [pc, #36]	; (8001a88 <writecommand+0x40>)
 8001a64:	f003 fa7e 	bl	8004f64 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &c, 1, 1);
 8001a68:	1df9      	adds	r1, r7, #7
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	4807      	ldr	r0, [pc, #28]	; (8001a8c <writecommand+0x44>)
 8001a70:	f004 fdf9 	bl	8006666 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);
 8001a74:	2201      	movs	r2, #1
 8001a76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a7a:	4803      	ldr	r0, [pc, #12]	; (8001a88 <writecommand+0x40>)
 8001a7c:	f003 fa72 	bl	8004f64 <HAL_GPIO_WritePin>
}
 8001a80:	bf00      	nop
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	48000800 	.word	0x48000800
 8001a8c:	20012df8 	.word	0x20012df8

08001a90 <writedata>:
	  HAL_SPI_Transmit(&hspi1, &r, 1, 1);
	  HAL_SPI_Transmit(&hspi1, &g, 1, 1);
	  HAL_SPI_Transmit(&hspi1, &b, 1, 1);
}

void writedata(uint8_t d){
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	2110      	movs	r1, #16
 8001a9e:	480c      	ldr	r0, [pc, #48]	; (8001ad0 <writedata+0x40>)
 8001aa0:	f003 fa60 	bl	8004f64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aaa:	4809      	ldr	r0, [pc, #36]	; (8001ad0 <writedata+0x40>)
 8001aac:	f003 fa5a 	bl	8004f64 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &d, 1, 1);
 8001ab0:	1df9      	adds	r1, r7, #7
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	4807      	ldr	r0, [pc, #28]	; (8001ad4 <writedata+0x44>)
 8001ab8:	f004 fdd5 	bl	8006666 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);
 8001abc:	2201      	movs	r2, #1
 8001abe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ac2:	4803      	ldr	r0, [pc, #12]	; (8001ad0 <writedata+0x40>)
 8001ac4:	f003 fa4e 	bl	8004f64 <HAL_GPIO_WritePin>
}
 8001ac8:	bf00      	nop
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	48000800 	.word	0x48000800
 8001ad4:	20012df8 	.word	0x20012df8

08001ad8 <ILI9341_Draw_Colour_Burst>:
	}
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size){
 8001ad8:	b5b0      	push	{r4, r5, r7, lr}
 8001ada:	b08c      	sub	sp, #48	; 0x30
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	6039      	str	r1, [r7, #0]
 8001ae2:	80fb      	strh	r3, [r7, #6]
 8001ae4:	466b      	mov	r3, sp
 8001ae6:	461d      	mov	r5, r3
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	627b      	str	r3, [r7, #36]	; 0x24
	if ((Size * 2) < BURST_MAX_SIZE){
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	f240 22ed 	movw	r2, #749	; 0x2ed
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d802      	bhi.n	8001afe <ILI9341_Draw_Colour_Burst+0x26>
		Buffer_Size = Size;
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	627b      	str	r3, [r7, #36]	; 0x24
 8001afc:	e002      	b.n	8001b04 <ILI9341_Draw_Colour_Burst+0x2c>
	}
	else{
		Buffer_Size = BURST_MAX_SIZE;
 8001afe:	f240 23ee 	movw	r3, #750	; 0x2ee
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
	}

	HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);
 8001b04:	2201      	movs	r2, #1
 8001b06:	2110      	movs	r1, #16
 8001b08:	4867      	ldr	r0, [pc, #412]	; (8001ca8 <ILI9341_Draw_Colour_Burst+0x1d0>)
 8001b0a:	f003 fa2b 	bl	8004f64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b14:	4864      	ldr	r0, [pc, #400]	; (8001ca8 <ILI9341_Draw_Colour_Burst+0x1d0>)
 8001b16:	f003 fa25 	bl	8004f64 <HAL_GPIO_WritePin>

//	unsigned char MSB_color = Colour >> 8;

	  uint8_t r = (Colour & 0xF800) >> 11;
 8001b1a:	88fb      	ldrh	r3, [r7, #6]
 8001b1c:	0adb      	lsrs	r3, r3, #11
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  uint8_t g = (Colour & 0x07E0) >> 5;
 8001b24:	88fb      	ldrh	r3, [r7, #6]
 8001b26:	115b      	asrs	r3, r3, #5
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b2e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  uint8_t b = Colour & 0x001F;
 8001b32:	88fb      	ldrh	r3, [r7, #6]
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	f003 031f 	and.w	r3, r3, #31
 8001b3a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	  r = (r * 255) / 31;
 8001b3e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001b42:	4613      	mov	r3, r2
 8001b44:	021b      	lsls	r3, r3, #8
 8001b46:	1a9b      	subs	r3, r3, r2
 8001b48:	4a58      	ldr	r2, [pc, #352]	; (8001cac <ILI9341_Draw_Colour_Burst+0x1d4>)
 8001b4a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b4e:	441a      	add	r2, r3
 8001b50:	1112      	asrs	r2, r2, #4
 8001b52:	17db      	asrs	r3, r3, #31
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  g = (g * 255) / 63;
 8001b5a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8001b5e:	4613      	mov	r3, r2
 8001b60:	021b      	lsls	r3, r3, #8
 8001b62:	1a9b      	subs	r3, r3, r2
 8001b64:	4a52      	ldr	r2, [pc, #328]	; (8001cb0 <ILI9341_Draw_Colour_Burst+0x1d8>)
 8001b66:	fb82 1203 	smull	r1, r2, r2, r3
 8001b6a:	441a      	add	r2, r3
 8001b6c:	1152      	asrs	r2, r2, #5
 8001b6e:	17db      	asrs	r3, r3, #31
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  b = (b * 255) / 31;
 8001b76:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	021b      	lsls	r3, r3, #8
 8001b7e:	1a9b      	subs	r3, r3, r2
 8001b80:	4a4a      	ldr	r2, [pc, #296]	; (8001cac <ILI9341_Draw_Colour_Burst+0x1d4>)
 8001b82:	fb82 1203 	smull	r1, r2, r2, r3
 8001b86:	441a      	add	r2, r3
 8001b88:	1112      	asrs	r2, r2, #4
 8001b8a:	17db      	asrs	r3, r3, #31
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	unsigned char burst_buffer[Buffer_Size];
 8001b92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001b94:	4603      	mov	r3, r0
 8001b96:	3b01      	subs	r3, #1
 8001b98:	61fb      	str	r3, [r7, #28]
 8001b9a:	4601      	mov	r1, r0
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	f04f 0300 	mov.w	r3, #0
 8001ba4:	f04f 0400 	mov.w	r4, #0
 8001ba8:	00d4      	lsls	r4, r2, #3
 8001baa:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001bae:	00cb      	lsls	r3, r1, #3
 8001bb0:	4601      	mov	r1, r0
 8001bb2:	f04f 0200 	mov.w	r2, #0
 8001bb6:	f04f 0300 	mov.w	r3, #0
 8001bba:	f04f 0400 	mov.w	r4, #0
 8001bbe:	00d4      	lsls	r4, r2, #3
 8001bc0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001bc4:	00cb      	lsls	r3, r1, #3
 8001bc6:	1dc3      	adds	r3, r0, #7
 8001bc8:	08db      	lsrs	r3, r3, #3
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	ebad 0d03 	sub.w	sp, sp, r3
 8001bd0:	466b      	mov	r3, sp
 8001bd2:	3300      	adds	r3, #0
 8001bd4:	61bb      	str	r3, [r7, #24]
	for (uint32_t j = 0; j < Buffer_Size; j += 3){
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bda:	e014      	b.n	8001c06 <ILI9341_Draw_Colour_Burst+0x12e>
		burst_buffer[j] = r;
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001be0:	4413      	add	r3, r2
 8001be2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001be6:	701a      	strb	r2, [r3, #0]
		burst_buffer[j + 1] = g;
 8001be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bea:	3301      	adds	r3, #1
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8001bf2:	54d1      	strb	r1, [r2, r3]
		burst_buffer[j + 2] = b;
 8001bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bf6:	3302      	adds	r3, #2
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 8001bfe:	54d1      	strb	r1, [r2, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 3){
 8001c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c02:	3303      	adds	r3, #3
 8001c04:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d3e6      	bcc.n	8001bdc <ILI9341_Draw_Colour_Burst+0x104>
	}

	uint32_t Sending_Size = Size * 3;
 8001c0e:	683a      	ldr	r2, [r7, #0]
 8001c10:	4613      	mov	r3, r2
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	4413      	add	r3, r2
 8001c16:	617b      	str	r3, [r7, #20]
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
 8001c18:	697a      	ldr	r2, [r7, #20]
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c20:	613b      	str	r3, [r7, #16]
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c26:	fbb3 f2f2 	udiv	r2, r3, r2
 8001c2a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c2c:	fb01 f202 	mul.w	r2, r1, r2
 8001c30:	1a9b      	subs	r3, r3, r2
 8001c32:	60fb      	str	r3, [r7, #12]

	if (Sending_in_Block != 0){
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d018      	beq.n	8001c6c <ILI9341_Draw_Colour_Burst+0x194>
		for (uint32_t j = 0; j < (Sending_in_Block); j++){
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c3e:	e011      	b.n	8001c64 <ILI9341_Draw_Colour_Burst+0x18c>
			SPI1_TX_completed_flag = 0;
 8001c40:	4b1c      	ldr	r3, [pc, #112]	; (8001cb4 <ILI9341_Draw_Colour_Burst+0x1dc>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&hspi1, (unsigned char*) burst_buffer, Buffer_Size);
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c4a:	b292      	uxth	r2, r2
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	481a      	ldr	r0, [pc, #104]	; (8001cb8 <ILI9341_Draw_Colour_Burst+0x1e0>)
 8001c50:	f004 fe78 	bl	8006944 <HAL_SPI_Transmit_DMA>
			while (SPI1_TX_completed_flag == 0);
 8001c54:	bf00      	nop
 8001c56:	4b17      	ldr	r3, [pc, #92]	; (8001cb4 <ILI9341_Draw_Colour_Burst+0x1dc>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0fb      	beq.n	8001c56 <ILI9341_Draw_Colour_Burst+0x17e>
		for (uint32_t j = 0; j < (Sending_in_Block); j++){
 8001c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c60:	3301      	adds	r3, #1
 8001c62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d3e9      	bcc.n	8001c40 <ILI9341_Draw_Colour_Burst+0x168>
		}
	}

//REMAINDER!

	if (Remainder_from_block > 0)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d00e      	beq.n	8001c90 <ILI9341_Draw_Colour_Burst+0x1b8>
	{
		SPI1_TX_completed_flag = 0;
 8001c72:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <ILI9341_Draw_Colour_Burst+0x1dc>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_DMA(&hspi1, (unsigned char*) burst_buffer, Remainder_from_block);
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	b292      	uxth	r2, r2
 8001c7e:	4619      	mov	r1, r3
 8001c80:	480d      	ldr	r0, [pc, #52]	; (8001cb8 <ILI9341_Draw_Colour_Burst+0x1e0>)
 8001c82:	f004 fe5f 	bl	8006944 <HAL_SPI_Transmit_DMA>
		while (SPI1_TX_completed_flag == 0);
 8001c86:	bf00      	nop
 8001c88:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <ILI9341_Draw_Colour_Burst+0x1dc>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d0fb      	beq.n	8001c88 <ILI9341_Draw_Colour_Burst+0x1b0>
	}
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);
 8001c90:	2201      	movs	r2, #1
 8001c92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c96:	4804      	ldr	r0, [pc, #16]	; (8001ca8 <ILI9341_Draw_Colour_Burst+0x1d0>)
 8001c98:	f003 f964 	bl	8004f64 <HAL_GPIO_WritePin>
 8001c9c:	46ad      	mov	sp, r5
}
 8001c9e:	bf00      	nop
 8001ca0:	3730      	adds	r7, #48	; 0x30
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	48000800 	.word	0x48000800
 8001cac:	84210843 	.word	0x84210843
 8001cb0:	82082083 	.word	0x82082083
 8001cb4:	20000030 	.word	0x20000030
 8001cb8:	20012df8 	.word	0x20012df8

08001cbc <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour){
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	80fb      	strh	r3, [r7, #6]
//	LCD_Address_Set(xsta,ysta+OFFSET_Y,xend-1,yend-1+OFFSET_Y);/
	setAddrWindow(0, 0, ILI9488_TFTHEIGHT-1, ILI9488_TFTWIDTH-1);
 8001cc6:	f240 133f 	movw	r3, #319	; 0x13f
 8001cca:	f240 12df 	movw	r2, #479	; 0x1df
 8001cce:	2100      	movs	r1, #0
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f7ff f84b 	bl	8000d6c <setAddrWindow>
	ILI9341_Draw_Colour_Burst(Colour, ILI9488_TFTWIDTH * ILI9488_TFTHEIGHT);
 8001cd6:	88fb      	ldrh	r3, [r7, #6]
 8001cd8:	f44f 3116 	mov.w	r1, #153600	; 0x25800
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fefb 	bl	8001ad8 <ILI9341_Draw_Colour_Burst>
}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <LCD_Char>:
//{
//	filledRectangleClip(0U, 0U, (uint16_t)ILI9488_TFTWIDTH, (uint16_t)ILI9488_TFTHEIGHT, colour);
//}
//

void LCD_Char(int16_t x, int16_t y, const GFXglyph *glyph, const GFXfont *font, uint8_t size, uint32_t color24){
 8001cea:	b590      	push	{r4, r7, lr}
 8001cec:	b08b      	sub	sp, #44	; 0x2c
 8001cee:	af02      	add	r7, sp, #8
 8001cf0:	60ba      	str	r2, [r7, #8]
 8001cf2:	607b      	str	r3, [r7, #4]
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	81fb      	strh	r3, [r7, #14]
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	81bb      	strh	r3, [r7, #12]
	uint8_t  *bitmap = font -> bitmap;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	617b      	str	r3, [r7, #20]
	uint16_t bo = glyph -> bitmapOffset;
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	881b      	ldrh	r3, [r3, #0]
 8001d06:	83fb      	strh	r3, [r7, #30]
	uint8_t bits = 0, bit = 0;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	777b      	strb	r3, [r7, #29]
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	773b      	strb	r3, [r7, #28]
	uint16_t set_pixels = 0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	837b      	strh	r3, [r7, #26]
	uint8_t  cur_x, cur_y;
	for (cur_y = 0; cur_y < glyph -> height; cur_y++){
 8001d14:	2300      	movs	r3, #0
 8001d16:	763b      	strb	r3, [r7, #24]
 8001d18:	e09b      	b.n	8001e52 <LCD_Char+0x168>
		for (cur_x = 0; cur_x < glyph -> width; cur_x++){
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	767b      	strb	r3, [r7, #25]
 8001d1e:	e056      	b.n	8001dce <LCD_Char+0xe4>
			if (bit == 0){
 8001d20:	7f3b      	ldrb	r3, [r7, #28]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d109      	bne.n	8001d3a <LCD_Char+0x50>
				bits = (*(const unsigned char *)(&bitmap[bo++]));
 8001d26:	8bfb      	ldrh	r3, [r7, #30]
 8001d28:	1c5a      	adds	r2, r3, #1
 8001d2a:	83fa      	strh	r2, [r7, #30]
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	4413      	add	r3, r2
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	777b      	strb	r3, [r7, #29]
				bit  = 0x80;
 8001d36:	2380      	movs	r3, #128	; 0x80
 8001d38:	773b      	strb	r3, [r7, #28]
			}
			if (bits & bit) set_pixels++;
 8001d3a:	7f7a      	ldrb	r2, [r7, #29]
 8001d3c:	7f3b      	ldrb	r3, [r7, #28]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d003      	beq.n	8001d4e <LCD_Char+0x64>
 8001d46:	8b7b      	ldrh	r3, [r7, #26]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	837b      	strh	r3, [r7, #26]
 8001d4c:	e039      	b.n	8001dc2 <LCD_Char+0xd8>
			else if (set_pixels > 0){
 8001d4e:	8b7b      	ldrh	r3, [r7, #26]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d036      	beq.n	8001dc2 <LCD_Char+0xd8>
				fillRect(x + (glyph -> xOffset + cur_x - set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	7e7b      	ldrb	r3, [r7, #25]
 8001d5e:	441a      	add	r2, r3
 8001d60:	8b7b      	ldrh	r3, [r7, #26]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	fb12 f303 	smulbb	r3, r2, r3
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	89fb      	ldrh	r3, [r7, #14]
 8001d74:	4413      	add	r3, r2
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	b218      	sxth	r0, r3
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8001d80:	461a      	mov	r2, r3
 8001d82:	7e3b      	ldrb	r3, [r7, #24]
 8001d84:	4413      	add	r3, r2
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	fb12 f303 	smulbb	r3, r2, r3
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	89bb      	ldrh	r3, [r7, #12]
 8001d96:	4413      	add	r3, r2
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	b219      	sxth	r1, r3
 8001d9c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	8b7a      	ldrh	r2, [r7, #26]
 8001da4:	fb12 f303 	smulbb	r3, r2, r3
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	b21a      	sxth	r2, r3
 8001dac:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001db0:	b21c      	sxth	r4, r3
 8001db2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	4623      	mov	r3, r4
 8001dba:	f7ff fcd1 	bl	8001760 <fillRect>
				set_pixels = 0;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	837b      	strh	r3, [r7, #26]
			}
			bit >>= 1;
 8001dc2:	7f3b      	ldrb	r3, [r7, #28]
 8001dc4:	085b      	lsrs	r3, r3, #1
 8001dc6:	773b      	strb	r3, [r7, #28]
		for (cur_x = 0; cur_x < glyph -> width; cur_x++){
 8001dc8:	7e7b      	ldrb	r3, [r7, #25]
 8001dca:	3301      	adds	r3, #1
 8001dcc:	767b      	strb	r3, [r7, #25]
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	789b      	ldrb	r3, [r3, #2]
 8001dd2:	7e7a      	ldrb	r2, [r7, #25]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d3a3      	bcc.n	8001d20 <LCD_Char+0x36>
		}
		if (set_pixels > 0){
 8001dd8:	8b7b      	ldrh	r3, [r7, #26]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d036      	beq.n	8001e4c <LCD_Char+0x162>
			fillRect(x + (glyph -> xOffset + cur_x-set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001de4:	461a      	mov	r2, r3
 8001de6:	7e7b      	ldrb	r3, [r7, #25]
 8001de8:	441a      	add	r2, r3
 8001dea:	8b7b      	ldrh	r3, [r7, #26]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	b29a      	uxth	r2, r3
 8001df0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	fb12 f303 	smulbb	r3, r2, r3
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	89fb      	ldrh	r3, [r7, #14]
 8001dfe:	4413      	add	r3, r2
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	b218      	sxth	r0, r3
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	7e3b      	ldrb	r3, [r7, #24]
 8001e0e:	4413      	add	r3, r2
 8001e10:	b29a      	uxth	r2, r3
 8001e12:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	fb12 f303 	smulbb	r3, r2, r3
 8001e1c:	b29a      	uxth	r2, r3
 8001e1e:	89bb      	ldrh	r3, [r7, #12]
 8001e20:	4413      	add	r3, r2
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	b219      	sxth	r1, r3
 8001e26:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	8b7a      	ldrh	r2, [r7, #26]
 8001e2e:	fb12 f303 	smulbb	r3, r2, r3
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	b21a      	sxth	r2, r3
 8001e36:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001e3a:	b21c      	sxth	r4, r3
 8001e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	4623      	mov	r3, r4
 8001e44:	f7ff fc8c 	bl	8001760 <fillRect>
			set_pixels = 0;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	837b      	strh	r3, [r7, #26]
	for (cur_y = 0; cur_y < glyph -> height; cur_y++){
 8001e4c:	7e3b      	ldrb	r3, [r7, #24]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	763b      	strb	r3, [r7, #24]
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	78db      	ldrb	r3, [r3, #3]
 8001e56:	7e3a      	ldrb	r2, [r7, #24]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	f4ff af5e 	bcc.w	8001d1a <LCD_Char+0x30>
		}
	}
}
 8001e5e:	bf00      	nop
 8001e60:	3724      	adds	r7, #36	; 0x24
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd90      	pop	{r4, r7, pc}

08001e66 <LCD_Font>:

void LCD_Font(uint16_t x, uint16_t y, const char *text, const GFXfont *p_font, uint8_t size, uint32_t color24){
 8001e66:	b590      	push	{r4, r7, lr}
 8001e68:	b08f      	sub	sp, #60	; 0x3c
 8001e6a:	af02      	add	r7, sp, #8
 8001e6c:	60ba      	str	r2, [r7, #8]
 8001e6e:	607b      	str	r3, [r7, #4]
 8001e70:	4603      	mov	r3, r0
 8001e72:	81fb      	strh	r3, [r7, #14]
 8001e74:	460b      	mov	r3, r1
 8001e76:	81bb      	strh	r3, [r7, #12]
	int16_t cursor_x = x;
 8001e78:	89fb      	ldrh	r3, [r7, #14]
 8001e7a:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int16_t cursor_y = y;
 8001e7c:	89bb      	ldrh	r3, [r7, #12]
 8001e7e:	85bb      	strh	r3, [r7, #44]	; 0x2c
	GFXfont font;
	memcpy(&font, p_font, sizeof(GFXfont));
 8001e80:	f107 031c 	add.w	r3, r7, #28
 8001e84:	220c      	movs	r2, #12
 8001e86:	6879      	ldr	r1, [r7, #4]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f006 f93f 	bl	800810c <memcpy>
	for (uint16_t text_pos = 0; text_pos < strlen(text); text_pos++){
 8001e8e:	2300      	movs	r3, #0
 8001e90:	857b      	strh	r3, [r7, #42]	; 0x2a
 8001e92:	e056      	b.n	8001f42 <LCD_Font+0xdc>
		char c = text[text_pos];
 8001e94:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001e96:	68ba      	ldr	r2, [r7, #8]
 8001e98:	4413      	add	r3, r2
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		if (c == '\n'){
 8001ea0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001ea4:	2b0a      	cmp	r3, #10
 8001ea6:	d10f      	bne.n	8001ec8 <LCD_Font+0x62>
			cursor_x = x;
 8001ea8:	89fb      	ldrh	r3, [r7, #14]
 8001eaa:	85fb      	strh	r3, [r7, #46]	; 0x2e
			cursor_y += font.yAdvance * size;
 8001eac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001eb0:	b29a      	uxth	r2, r3
 8001eb2:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	fb12 f303 	smulbb	r3, r2, r3
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001ec0:	4413      	add	r3, r2
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001ec6:	e039      	b.n	8001f3c <LCD_Font+0xd6>
		}
		else if (c >= font.first && c <= font.last && c != '\r'){
 8001ec8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001ecc:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d333      	bcc.n	8001f3c <LCD_Font+0xd6>
 8001ed4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001ed8:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d82d      	bhi.n	8001f3c <LCD_Font+0xd6>
 8001ee0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001ee4:	2b0d      	cmp	r3, #13
 8001ee6:	d029      	beq.n	8001f3c <LCD_Font+0xd6>
			GFXglyph glyph;
			memcpy(&glyph, &font.glyph[c - font.first], sizeof(GFXglyph));
 8001ee8:	6a3a      	ldr	r2, [r7, #32]
 8001eea:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001eee:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	00db      	lsls	r3, r3, #3
 8001ef6:	18d1      	adds	r1, r2, r3
 8001ef8:	f107 0314 	add.w	r3, r7, #20
 8001efc:	2208      	movs	r2, #8
 8001efe:	4618      	mov	r0, r3
 8001f00:	f006 f904 	bl	800810c <memcpy>
			LCD_Char(cursor_x, cursor_y, &glyph, &font, size, color24);
 8001f04:	f107 041c 	add.w	r4, r7, #28
 8001f08:	f107 0214 	add.w	r2, r7, #20
 8001f0c:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8001f10:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8001f14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f16:	9301      	str	r3, [sp, #4]
 8001f18:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001f1c:	9300      	str	r3, [sp, #0]
 8001f1e:	4623      	mov	r3, r4
 8001f20:	f7ff fee3 	bl	8001cea <LCD_Char>
			cursor_x += glyph.xAdvance * size;
 8001f24:	7e3b      	ldrb	r3, [r7, #24]
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	fb12 f303 	smulbb	r3, r2, r3
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001f36:	4413      	add	r3, r2
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	85fb      	strh	r3, [r7, #46]	; 0x2e
	for (uint16_t text_pos = 0; text_pos < strlen(text); text_pos++){
 8001f3c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001f3e:	3301      	adds	r3, #1
 8001f40:	857b      	strh	r3, [r7, #42]	; 0x2a
 8001f42:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8001f44:	68b8      	ldr	r0, [r7, #8]
 8001f46:	f7fe f943 	bl	80001d0 <strlen>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	429c      	cmp	r4, r3
 8001f4e:	d3a1      	bcc.n	8001e94 <LCD_Font+0x2e>
		}
	}
}
 8001f50:	bf00      	nop
 8001f52:	3734      	adds	r7, #52	; 0x34
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd90      	pop	{r4, r7, pc}

08001f58 <imageRender>:

/**
 * @brief Renders an image stored in an image buffer to the LCD screen
 *
 */
void imageRender(){
 8001f58:	b5b0      	push	{r4, r5, r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	466b      	mov	r3, sp
 8001f60:	461d      	mov	r5, r3
	setAddrWindow(0, 0, _width - 1, _height - 1);
 8001f62:	4b63      	ldr	r3, [pc, #396]	; (80020f0 <imageRender+0x198>)
 8001f64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	b29a      	uxth	r2, r3
 8001f6e:	4b61      	ldr	r3, [pc, #388]	; (80020f4 <imageRender+0x19c>)
 8001f70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	3b01      	subs	r3, #1
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f7fe fef5 	bl	8000d6c <setAddrWindow>
	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 8001f82:	2201      	movs	r2, #1
 8001f84:	2110      	movs	r1, #16
 8001f86:	485c      	ldr	r0, [pc, #368]	; (80020f8 <imageRender+0x1a0>)
 8001f88:	f002 ffec 	bl	8004f64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f92:	4859      	ldr	r0, [pc, #356]	; (80020f8 <imageRender+0x1a0>)
 8001f94:	f002 ffe6 	bl	8004f64 <HAL_GPIO_WritePin>

	// Buffer to hold pixel color data for a single line of the screen
	uint8_t linebuff[_width * 3 + 1];
 8001f98:	4b55      	ldr	r3, [pc, #340]	; (80020f0 <imageRender+0x198>)
 8001f9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	4413      	add	r3, r2
 8001fa6:	1c58      	adds	r0, r3, #1
 8001fa8:	1e43      	subs	r3, r0, #1
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	4603      	mov	r3, r0
 8001fae:	4619      	mov	r1, r3
 8001fb0:	f04f 0200 	mov.w	r2, #0
 8001fb4:	f04f 0300 	mov.w	r3, #0
 8001fb8:	f04f 0400 	mov.w	r4, #0
 8001fbc:	00d4      	lsls	r4, r2, #3
 8001fbe:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001fc2:	00cb      	lsls	r3, r1, #3
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	f04f 0200 	mov.w	r2, #0
 8001fcc:	f04f 0300 	mov.w	r3, #0
 8001fd0:	f04f 0400 	mov.w	r4, #0
 8001fd4:	00d4      	lsls	r4, r2, #3
 8001fd6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001fda:	00cb      	lsls	r3, r1, #3
 8001fdc:	4603      	mov	r3, r0
 8001fde:	3307      	adds	r3, #7
 8001fe0:	08db      	lsrs	r3, r3, #3
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	ebad 0d03 	sub.w	sp, sp, r3
 8001fe8:	466b      	mov	r3, sp
 8001fea:	3300      	adds	r3, #0
 8001fec:	607b      	str	r3, [r7, #4]

	// Iterate through each row (height) of the screen
	for (uint16_t h = 0; h < _height; h++){
 8001fee:	2300      	movs	r3, #0
 8001ff0:	81bb      	strh	r3, [r7, #12]
 8001ff2:	e06b      	b.n	80020cc <imageRender+0x174>
		// Iterate through each column (width) of the screen
		for (uint16_t w = 0; w < _width; w++){
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	81fb      	strh	r3, [r7, #14]
 8001ff8:	e052      	b.n	80020a0 <imageRender+0x148>
			// Retrieve the pixel color index from the image buffer
			uint8_t pixel_color = IMG_BUFF_GET(w, h);
 8001ffa:	89fb      	ldrh	r3, [r7, #14]
 8001ffc:	f003 0301 	and.w	r3, r3, #1
 8002000:	b29b      	uxth	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d10e      	bne.n	8002024 <imageRender+0xcc>
 8002006:	89ba      	ldrh	r2, [r7, #12]
 8002008:	4613      	mov	r3, r2
 800200a:	011b      	lsls	r3, r3, #4
 800200c:	1a9b      	subs	r3, r3, r2
 800200e:	011b      	lsls	r3, r3, #4
 8002010:	461a      	mov	r2, r3
 8002012:	89fb      	ldrh	r3, [r7, #14]
 8002014:	085b      	lsrs	r3, r3, #1
 8002016:	b29b      	uxth	r3, r3
 8002018:	4413      	add	r3, r2
 800201a:	4a38      	ldr	r2, [pc, #224]	; (80020fc <imageRender+0x1a4>)
 800201c:	5cd3      	ldrb	r3, [r2, r3]
 800201e:	091b      	lsrs	r3, r3, #4
 8002020:	b2db      	uxtb	r3, r3
 8002022:	e00e      	b.n	8002042 <imageRender+0xea>
 8002024:	89ba      	ldrh	r2, [r7, #12]
 8002026:	4613      	mov	r3, r2
 8002028:	011b      	lsls	r3, r3, #4
 800202a:	1a9b      	subs	r3, r3, r2
 800202c:	011b      	lsls	r3, r3, #4
 800202e:	461a      	mov	r2, r3
 8002030:	89fb      	ldrh	r3, [r7, #14]
 8002032:	085b      	lsrs	r3, r3, #1
 8002034:	b29b      	uxth	r3, r3
 8002036:	4413      	add	r3, r2
 8002038:	4a30      	ldr	r2, [pc, #192]	; (80020fc <imageRender+0x1a4>)
 800203a:	5cd3      	ldrb	r3, [r2, r3]
 800203c:	f003 030f 	and.w	r3, r3, #15
 8002040:	b2db      	uxtb	r3, r3
 8002042:	70fb      	strb	r3, [r7, #3]
			// Retrieve the RGB color values corresponding to the pixel color index
			linebuff[3*w + 0] = colors[pixel_color][0];	// r
 8002044:	78fa      	ldrb	r2, [r7, #3]
 8002046:	89f9      	ldrh	r1, [r7, #14]
 8002048:	460b      	mov	r3, r1
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	4419      	add	r1, r3
 800204e:	482c      	ldr	r0, [pc, #176]	; (8002100 <imageRender+0x1a8>)
 8002050:	4613      	mov	r3, r2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	4413      	add	r3, r2
 8002056:	4403      	add	r3, r0
 8002058:	781a      	ldrb	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	545a      	strb	r2, [r3, r1]
			linebuff[3*w + 1] = colors[pixel_color][1];	// g
 800205e:	78fa      	ldrb	r2, [r7, #3]
 8002060:	89f9      	ldrh	r1, [r7, #14]
 8002062:	460b      	mov	r3, r1
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	440b      	add	r3, r1
 8002068:	1c59      	adds	r1, r3, #1
 800206a:	4825      	ldr	r0, [pc, #148]	; (8002100 <imageRender+0x1a8>)
 800206c:	4613      	mov	r3, r2
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	4413      	add	r3, r2
 8002072:	4403      	add	r3, r0
 8002074:	3301      	adds	r3, #1
 8002076:	781a      	ldrb	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	545a      	strb	r2, [r3, r1]
			linebuff[3*w + 2] = colors[pixel_color][2];	// b
 800207c:	78fa      	ldrb	r2, [r7, #3]
 800207e:	89f9      	ldrh	r1, [r7, #14]
 8002080:	460b      	mov	r3, r1
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	440b      	add	r3, r1
 8002086:	1c99      	adds	r1, r3, #2
 8002088:	481d      	ldr	r0, [pc, #116]	; (8002100 <imageRender+0x1a8>)
 800208a:	4613      	mov	r3, r2
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	4413      	add	r3, r2
 8002090:	4403      	add	r3, r0
 8002092:	3302      	adds	r3, #2
 8002094:	781a      	ldrb	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	545a      	strb	r2, [r3, r1]
		for (uint16_t w = 0; w < _width; w++){
 800209a:	89fb      	ldrh	r3, [r7, #14]
 800209c:	3301      	adds	r3, #1
 800209e:	81fb      	strh	r3, [r7, #14]
 80020a0:	89fb      	ldrh	r3, [r7, #14]
 80020a2:	4a13      	ldr	r2, [pc, #76]	; (80020f0 <imageRender+0x198>)
 80020a4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80020a8:	4293      	cmp	r3, r2
 80020aa:	dba6      	blt.n	8001ffa <imageRender+0xa2>
		}
		HAL_SPI_Transmit(&hspi1, linebuff, _width * 3, 100);
 80020ac:	6879      	ldr	r1, [r7, #4]
 80020ae:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <imageRender+0x198>)
 80020b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	461a      	mov	r2, r3
 80020b8:	0052      	lsls	r2, r2, #1
 80020ba:	4413      	add	r3, r2
 80020bc:	b29a      	uxth	r2, r3
 80020be:	2364      	movs	r3, #100	; 0x64
 80020c0:	4810      	ldr	r0, [pc, #64]	; (8002104 <imageRender+0x1ac>)
 80020c2:	f004 fad0 	bl	8006666 <HAL_SPI_Transmit>
	for (uint16_t h = 0; h < _height; h++){
 80020c6:	89bb      	ldrh	r3, [r7, #12]
 80020c8:	3301      	adds	r3, #1
 80020ca:	81bb      	strh	r3, [r7, #12]
 80020cc:	89bb      	ldrh	r3, [r7, #12]
 80020ce:	4a09      	ldr	r2, [pc, #36]	; (80020f4 <imageRender+0x19c>)
 80020d0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80020d4:	4293      	cmp	r3, r2
 80020d6:	db8d      	blt.n	8001ff4 <imageRender+0x9c>
	}
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);
 80020d8:	2201      	movs	r2, #1
 80020da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020de:	4806      	ldr	r0, [pc, #24]	; (80020f8 <imageRender+0x1a0>)
 80020e0:	f002 ff40 	bl	8004f64 <HAL_GPIO_WritePin>
 80020e4:	46ad      	mov	sp, r5
}
 80020e6:	bf00      	nop
 80020e8:	3710      	adds	r7, #16
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bdb0      	pop	{r4, r5, r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20012cdc 	.word	0x20012cdc
 80020f4:	20012ce0 	.word	0x20012ce0
 80020f8:	48000800 	.word	0x48000800
 80020fc:	200000c4 	.word	0x200000c4
 8002100:	20000000 	.word	0x20000000
 8002104:	20012df8 	.word	0x20012df8

08002108 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b08a      	sub	sp, #40	; 0x28
 800210c:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 800210e:	f107 031c 	add.w	r3, r7, #28
 8002112:	2200      	movs	r2, #0
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	605a      	str	r2, [r3, #4]
 8002118:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800211a:	1d3b      	adds	r3, r7, #4
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
 8002128:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc1.Instance = ADC1;
 800212a:	4b2f      	ldr	r3, [pc, #188]	; (80021e8 <MX_ADC1_Init+0xe0>)
 800212c:	4a2f      	ldr	r2, [pc, #188]	; (80021ec <MX_ADC1_Init+0xe4>)
 800212e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002130:	4b2d      	ldr	r3, [pc, #180]	; (80021e8 <MX_ADC1_Init+0xe0>)
 8002132:	2200      	movs	r2, #0
 8002134:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002136:	4b2c      	ldr	r3, [pc, #176]	; (80021e8 <MX_ADC1_Init+0xe0>)
 8002138:	2200      	movs	r2, #0
 800213a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800213c:	4b2a      	ldr	r3, [pc, #168]	; (80021e8 <MX_ADC1_Init+0xe0>)
 800213e:	2200      	movs	r2, #0
 8002140:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002142:	4b29      	ldr	r3, [pc, #164]	; (80021e8 <MX_ADC1_Init+0xe0>)
 8002144:	2200      	movs	r2, #0
 8002146:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002148:	4b27      	ldr	r3, [pc, #156]	; (80021e8 <MX_ADC1_Init+0xe0>)
 800214a:	2204      	movs	r2, #4
 800214c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800214e:	4b26      	ldr	r3, [pc, #152]	; (80021e8 <MX_ADC1_Init+0xe0>)
 8002150:	2200      	movs	r2, #0
 8002152:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002154:	4b24      	ldr	r3, [pc, #144]	; (80021e8 <MX_ADC1_Init+0xe0>)
 8002156:	2201      	movs	r2, #1
 8002158:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800215a:	4b23      	ldr	r3, [pc, #140]	; (80021e8 <MX_ADC1_Init+0xe0>)
 800215c:	2201      	movs	r2, #1
 800215e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002160:	4b21      	ldr	r3, [pc, #132]	; (80021e8 <MX_ADC1_Init+0xe0>)
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002168:	4b1f      	ldr	r3, [pc, #124]	; (80021e8 <MX_ADC1_Init+0xe0>)
 800216a:	2200      	movs	r2, #0
 800216c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800216e:	4b1e      	ldr	r3, [pc, #120]	; (80021e8 <MX_ADC1_Init+0xe0>)
 8002170:	2200      	movs	r2, #0
 8002172:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002174:	4b1c      	ldr	r3, [pc, #112]	; (80021e8 <MX_ADC1_Init+0xe0>)
 8002176:	2201      	movs	r2, #1
 8002178:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800217c:	4b1a      	ldr	r3, [pc, #104]	; (80021e8 <MX_ADC1_Init+0xe0>)
 800217e:	2200      	movs	r2, #0
 8002180:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002182:	4b19      	ldr	r3, [pc, #100]	; (80021e8 <MX_ADC1_Init+0xe0>)
 8002184:	2200      	movs	r2, #0
 8002186:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800218a:	4817      	ldr	r0, [pc, #92]	; (80021e8 <MX_ADC1_Init+0xe0>)
 800218c:	f001 fbcc 	bl	8003928 <HAL_ADC_Init>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8002196:	f000 fbcd 	bl	8002934 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800219a:	2300      	movs	r3, #0
 800219c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800219e:	f107 031c 	add.w	r3, r7, #28
 80021a2:	4619      	mov	r1, r3
 80021a4:	4810      	ldr	r0, [pc, #64]	; (80021e8 <MX_ADC1_Init+0xe0>)
 80021a6:	f002 f927 	bl	80043f8 <HAL_ADCEx_MultiModeConfigChannel>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80021b0:	f000 fbc0 	bl	8002934 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80021b4:	4b0e      	ldr	r3, [pc, #56]	; (80021f0 <MX_ADC1_Init+0xe8>)
 80021b6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021b8:	2306      	movs	r3, #6
 80021ba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80021c0:	237f      	movs	r3, #127	; 0x7f
 80021c2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80021c4:	2304      	movs	r3, #4
 80021c6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80021c8:	2300      	movs	r3, #0
 80021ca:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021cc:	1d3b      	adds	r3, r7, #4
 80021ce:	4619      	mov	r1, r3
 80021d0:	4805      	ldr	r0, [pc, #20]	; (80021e8 <MX_ADC1_Init+0xe0>)
 80021d2:	f001 fcfd 	bl	8003bd0 <HAL_ADC_ConfigChannel>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80021dc:	f000 fbaa 	bl	8002934 <Error_Handler>
  }

}
 80021e0:	bf00      	nop
 80021e2:	3728      	adds	r7, #40	; 0x28
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	20012ce8 	.word	0x20012ce8
 80021ec:	50040000 	.word	0x50040000
 80021f0:	08600004 	.word	0x08600004

080021f4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08a      	sub	sp, #40	; 0x28
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a2a      	ldr	r2, [pc, #168]	; (80022bc <HAL_ADC_MspInit+0xc8>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d14e      	bne.n	80022b4 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002216:	4b2a      	ldr	r3, [pc, #168]	; (80022c0 <HAL_ADC_MspInit+0xcc>)
 8002218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800221a:	4a29      	ldr	r2, [pc, #164]	; (80022c0 <HAL_ADC_MspInit+0xcc>)
 800221c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002220:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002222:	4b27      	ldr	r3, [pc, #156]	; (80022c0 <HAL_ADC_MspInit+0xcc>)
 8002224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002226:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800222a:	613b      	str	r3, [r7, #16]
 800222c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800222e:	4b24      	ldr	r3, [pc, #144]	; (80022c0 <HAL_ADC_MspInit+0xcc>)
 8002230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002232:	4a23      	ldr	r2, [pc, #140]	; (80022c0 <HAL_ADC_MspInit+0xcc>)
 8002234:	f043 0304 	orr.w	r3, r3, #4
 8002238:	64d3      	str	r3, [r2, #76]	; 0x4c
 800223a:	4b21      	ldr	r3, [pc, #132]	; (80022c0 <HAL_ADC_MspInit+0xcc>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800223e:	f003 0304 	and.w	r3, r3, #4
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = CH1_Pin;
 8002246:	2302      	movs	r3, #2
 8002248:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800224a:	230b      	movs	r3, #11
 800224c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224e:	2300      	movs	r3, #0
 8002250:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 8002252:	f107 0314 	add.w	r3, r7, #20
 8002256:	4619      	mov	r1, r3
 8002258:	481a      	ldr	r0, [pc, #104]	; (80022c4 <HAL_ADC_MspInit+0xd0>)
 800225a:	f002 fcc3 	bl	8004be4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Channel3;
 800225e:	4b1a      	ldr	r3, [pc, #104]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 8002260:	4a1a      	ldr	r2, [pc, #104]	; (80022cc <HAL_ADC_MspInit+0xd8>)
 8002262:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002264:	4b18      	ldr	r3, [pc, #96]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 8002266:	2200      	movs	r2, #0
 8002268:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800226a:	4b17      	ldr	r3, [pc, #92]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 800226c:	2200      	movs	r2, #0
 800226e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002270:	4b15      	ldr	r3, [pc, #84]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 8002272:	2200      	movs	r2, #0
 8002274:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002276:	4b14      	ldr	r3, [pc, #80]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 8002278:	2280      	movs	r2, #128	; 0x80
 800227a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800227c:	4b12      	ldr	r3, [pc, #72]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 800227e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002282:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002284:	4b10      	ldr	r3, [pc, #64]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 8002286:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800228a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800228c:	4b0e      	ldr	r3, [pc, #56]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 800228e:	2220      	movs	r2, #32
 8002290:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002292:	4b0d      	ldr	r3, [pc, #52]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 8002294:	2200      	movs	r2, #0
 8002296:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002298:	480b      	ldr	r0, [pc, #44]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 800229a:	f002 fa6b 	bl	8004774 <HAL_DMA_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 80022a4:	f000 fb46 	bl	8002934 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a07      	ldr	r2, [pc, #28]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 80022ac:	64da      	str	r2, [r3, #76]	; 0x4c
 80022ae:	4a06      	ldr	r2, [pc, #24]	; (80022c8 <HAL_ADC_MspInit+0xd4>)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80022b4:	bf00      	nop
 80022b6:	3728      	adds	r7, #40	; 0x28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	50040000 	.word	0x50040000
 80022c0:	40021000 	.word	0x40021000
 80022c4:	48000800 	.word	0x48000800
 80022c8:	20012d4c 	.word	0x20012d4c
 80022cc:	40020430 	.word	0x40020430

080022d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80022d6:	4b16      	ldr	r3, [pc, #88]	; (8002330 <MX_DMA_Init+0x60>)
 80022d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022da:	4a15      	ldr	r2, [pc, #84]	; (8002330 <MX_DMA_Init+0x60>)
 80022dc:	f043 0301 	orr.w	r3, r3, #1
 80022e0:	6493      	str	r3, [r2, #72]	; 0x48
 80022e2:	4b13      	ldr	r3, [pc, #76]	; (8002330 <MX_DMA_Init+0x60>)
 80022e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	607b      	str	r3, [r7, #4]
 80022ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022ee:	4b10      	ldr	r3, [pc, #64]	; (8002330 <MX_DMA_Init+0x60>)
 80022f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022f2:	4a0f      	ldr	r2, [pc, #60]	; (8002330 <MX_DMA_Init+0x60>)
 80022f4:	f043 0302 	orr.w	r3, r3, #2
 80022f8:	6493      	str	r3, [r2, #72]	; 0x48
 80022fa:	4b0d      	ldr	r3, [pc, #52]	; (8002330 <MX_DMA_Init+0x60>)
 80022fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	603b      	str	r3, [r7, #0]
 8002304:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002306:	2200      	movs	r2, #0
 8002308:	2100      	movs	r1, #0
 800230a:	200d      	movs	r0, #13
 800230c:	f002 f9fb 	bl	8004706 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002310:	200d      	movs	r0, #13
 8002312:	f002 fa14 	bl	800473e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	2100      	movs	r1, #0
 800231a:	203a      	movs	r0, #58	; 0x3a
 800231c:	f002 f9f3 	bl	8004706 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8002320:	203a      	movs	r0, #58	; 0x3a
 8002322:	f002 fa0c 	bl	800473e <HAL_NVIC_EnableIRQ>

}
 8002326:	bf00      	nop
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40021000 	.word	0x40021000

08002334 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b088      	sub	sp, #32
 8002338:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800233a:	f107 030c 	add.w	r3, r7, #12
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]
 8002344:	609a      	str	r2, [r3, #8]
 8002346:	60da      	str	r2, [r3, #12]
 8002348:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800234a:	4b48      	ldr	r3, [pc, #288]	; (800246c <MX_GPIO_Init+0x138>)
 800234c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800234e:	4a47      	ldr	r2, [pc, #284]	; (800246c <MX_GPIO_Init+0x138>)
 8002350:	f043 0304 	orr.w	r3, r3, #4
 8002354:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002356:	4b45      	ldr	r3, [pc, #276]	; (800246c <MX_GPIO_Init+0x138>)
 8002358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800235a:	f003 0304 	and.w	r3, r3, #4
 800235e:	60bb      	str	r3, [r7, #8]
 8002360:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002362:	4b42      	ldr	r3, [pc, #264]	; (800246c <MX_GPIO_Init+0x138>)
 8002364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002366:	4a41      	ldr	r2, [pc, #260]	; (800246c <MX_GPIO_Init+0x138>)
 8002368:	f043 0301 	orr.w	r3, r3, #1
 800236c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800236e:	4b3f      	ldr	r3, [pc, #252]	; (800246c <MX_GPIO_Init+0x138>)
 8002370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	607b      	str	r3, [r7, #4]
 8002378:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800237a:	4b3c      	ldr	r3, [pc, #240]	; (800246c <MX_GPIO_Init+0x138>)
 800237c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800237e:	4a3b      	ldr	r2, [pc, #236]	; (800246c <MX_GPIO_Init+0x138>)
 8002380:	f043 0302 	orr.w	r3, r3, #2
 8002384:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002386:	4b39      	ldr	r3, [pc, #228]	; (800246c <MX_GPIO_Init+0x138>)
 8002388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	603b      	str	r3, [r7, #0]
 8002390:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TFT_RST_Pin, GPIO_PIN_RESET);
 8002392:	2200      	movs	r2, #0
 8002394:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8002398:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800239c:	f002 fde2 	bl	8004f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TFT_DC_Pin|TFT_CS_Pin, GPIO_PIN_RESET);
 80023a0:	2200      	movs	r2, #0
 80023a2:	f44f 7188 	mov.w	r1, #272	; 0x110
 80023a6:	4832      	ldr	r0, [pc, #200]	; (8002470 <MX_GPIO_Init+0x13c>)
 80023a8:	f002 fddc 	bl	8004f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);
 80023ac:	2200      	movs	r2, #0
 80023ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023b2:	4830      	ldr	r0, [pc, #192]	; (8002474 <MX_GPIO_Init+0x140>)
 80023b4:	f002 fdd6 	bl	8004f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023be:	4b2e      	ldr	r3, [pc, #184]	; (8002478 <MX_GPIO_Init+0x144>)
 80023c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f107 030c 	add.w	r3, r7, #12
 80023ca:	4619      	mov	r1, r3
 80023cc:	4828      	ldr	r0, [pc, #160]	; (8002470 <MX_GPIO_Init+0x13c>)
 80023ce:	f002 fc09 	bl	8004be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin;
 80023d2:	2301      	movs	r3, #1
 80023d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d6:	2300      	movs	r3, #0
 80023d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023da:	2301      	movs	r3, #1
 80023dc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 80023de:	f107 030c 	add.w	r3, r7, #12
 80023e2:	4619      	mov	r1, r3
 80023e4:	4822      	ldr	r0, [pc, #136]	; (8002470 <MX_GPIO_Init+0x13c>)
 80023e6:	f002 fbfd 	bl	8004be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80023ea:	2320      	movs	r3, #32
 80023ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ee:	2301      	movs	r3, #1
 80023f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f6:	2300      	movs	r3, #0
 80023f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80023fa:	f107 030c 	add.w	r3, r7, #12
 80023fe:	4619      	mov	r1, r3
 8002400:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002404:	f002 fbee 	bl	8004be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = TFT_DC_Pin|TFT_CS_Pin;
 8002408:	f44f 7388 	mov.w	r3, #272	; 0x110
 800240c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800240e:	2301      	movs	r3, #1
 8002410:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002412:	2300      	movs	r3, #0
 8002414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002416:	2303      	movs	r3, #3
 8002418:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800241a:	f107 030c 	add.w	r3, r7, #12
 800241e:	4619      	mov	r1, r3
 8002420:	4813      	ldr	r0, [pc, #76]	; (8002470 <MX_GPIO_Init+0x13c>)
 8002422:	f002 fbdf 	bl	8004be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 8002426:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800242a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800242c:	2301      	movs	r3, #1
 800242e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002430:	2300      	movs	r3, #0
 8002432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002434:	2300      	movs	r3, #0
 8002436:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 8002438:	f107 030c 	add.w	r3, r7, #12
 800243c:	4619      	mov	r1, r3
 800243e:	480d      	ldr	r0, [pc, #52]	; (8002474 <MX_GPIO_Init+0x140>)
 8002440:	f002 fbd0 	bl	8004be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TFT_RST_Pin;
 8002444:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002448:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800244a:	2301      	movs	r3, #1
 800244c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244e:	2300      	movs	r3, #0
 8002450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002452:	2303      	movs	r3, #3
 8002454:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TFT_RST_GPIO_Port, &GPIO_InitStruct);
 8002456:	f107 030c 	add.w	r3, r7, #12
 800245a:	4619      	mov	r1, r3
 800245c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002460:	f002 fbc0 	bl	8004be4 <HAL_GPIO_Init>

}
 8002464:	bf00      	nop
 8002466:	3720      	adds	r7, #32
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	40021000 	.word	0x40021000
 8002470:	48000800 	.word	0x48000800
 8002474:	48000400 	.word	0x48000400
 8002478:	10210000 	.word	0x10210000

0800247c <drawGrid>:
uint8_t hOffset = (TFT_WIDTH - GRID_WIDTH)/2 + 100;
uint8_t vOffset = 25;
uint8_t dHeight = GRID_HEIGHT/8;


void drawGrid(){
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
	// draw vertical lines
	for(int i = 0; i < 441; i += 44)
 8002482:	2300      	movs	r3, #0
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	e00a      	b.n	800249e <drawGrid+0x22>
		drawFastVLine(i, 26, 291-26, GREY);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	b218      	sxth	r0, r3
 800248c:	2301      	movs	r3, #1
 800248e:	f240 1209 	movw	r2, #265	; 0x109
 8002492:	211a      	movs	r1, #26
 8002494:	f7fe fd8c 	bl	8000fb0 <drawFastVLine>
	for(int i = 0; i < 441; i += 44)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	332c      	adds	r3, #44	; 0x2c
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f5b3 7fdc 	cmp.w	r3, #440	; 0x1b8
 80024a4:	ddf0      	ble.n	8002488 <drawGrid+0xc>
	// draw horizontal lines
	for(int i = 26; i < 291; i += 44)
 80024a6:	231a      	movs	r3, #26
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	e00a      	b.n	80024c2 <drawGrid+0x46>
		drawFastHLine(0, i, 440, GREY);
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	b219      	sxth	r1, r3
 80024b0:	2301      	movs	r3, #1
 80024b2:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80024b6:	2000      	movs	r0, #0
 80024b8:	f7fe fe68 	bl	800118c <drawFastHLine>
	for(int i = 26; i < 291; i += 44)
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	332c      	adds	r3, #44	; 0x2c
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 80024c8:	ddf0      	ble.n	80024ac <drawGrid+0x30>

	for(int i = 21; i < 441; i += 44)
 80024ca:	2315      	movs	r3, #21
 80024cc:	607b      	str	r3, [r7, #4]
 80024ce:	e009      	b.n	80024e4 <drawGrid+0x68>
			drawFastVLine(i, 156, 5, GREY);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	b218      	sxth	r0, r3
 80024d4:	2301      	movs	r3, #1
 80024d6:	2205      	movs	r2, #5
 80024d8:	219c      	movs	r1, #156	; 0x9c
 80024da:	f7fe fd69 	bl	8000fb0 <drawFastVLine>
	for(int i = 21; i < 441; i += 44)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	332c      	adds	r3, #44	; 0x2c
 80024e2:	607b      	str	r3, [r7, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f5b3 7fdc 	cmp.w	r3, #440	; 0x1b8
 80024ea:	ddf1      	ble.n	80024d0 <drawGrid+0x54>
	for(int i = 47; i < 291; i += 44)
 80024ec:	232f      	movs	r3, #47	; 0x2f
 80024ee:	603b      	str	r3, [r7, #0]
 80024f0:	e009      	b.n	8002506 <drawGrid+0x8a>
			drawFastHLine(218, i, 5, GREY);
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	b219      	sxth	r1, r3
 80024f6:	2301      	movs	r3, #1
 80024f8:	2205      	movs	r2, #5
 80024fa:	20da      	movs	r0, #218	; 0xda
 80024fc:	f7fe fe46 	bl	800118c <drawFastHLine>
	for(int i = 47; i < 291; i += 44)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	332c      	adds	r3, #44	; 0x2c
 8002504:	603b      	str	r3, [r7, #0]
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 800250c:	ddf1      	ble.n	80024f2 <drawGrid+0x76>
}
 800250e:	bf00      	nop
 8002510:	3710      	adds	r7, #16
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <drawChanellVperDev>:

void drawChanellVperDev(uint16_t x, uint8_t color){
 8002516:	b580      	push	{r7, lr}
 8002518:	b086      	sub	sp, #24
 800251a:	af02      	add	r7, sp, #8
 800251c:	4603      	mov	r3, r0
 800251e:	460a      	mov	r2, r1
 8002520:	80fb      	strh	r3, [r7, #6]
 8002522:	4613      	mov	r3, r2
 8002524:	717b      	strb	r3, [r7, #5]
	drawLine(x + 10, 295, x + 110, 295, color);	 // _____
 8002526:	88fb      	ldrh	r3, [r7, #6]
 8002528:	330a      	adds	r3, #10
 800252a:	b29b      	uxth	r3, r3
 800252c:	b218      	sxth	r0, r3
 800252e:	88fb      	ldrh	r3, [r7, #6]
 8002530:	336e      	adds	r3, #110	; 0x6e
 8002532:	b29b      	uxth	r3, r3
 8002534:	b21a      	sxth	r2, r3
 8002536:	797b      	ldrb	r3, [r7, #5]
 8002538:	b29b      	uxth	r3, r3
 800253a:	9300      	str	r3, [sp, #0]
 800253c:	f240 1327 	movw	r3, #295	; 0x127
 8002540:	f240 1127 	movw	r1, #295	; 0x127
 8002544:	f7fe fefa 	bl	800133c <drawLine>
	for(uint8_t i = 0; i < 30; ++i){
 8002548:	2300      	movs	r3, #0
 800254a:	73fb      	strb	r3, [r7, #15]
 800254c:	e019      	b.n	8002582 <drawChanellVperDev+0x6c>
		drawLine(x + i+10, 295, x + i, 319, color);   //  /
 800254e:	7bfb      	ldrb	r3, [r7, #15]
 8002550:	b29a      	uxth	r2, r3
 8002552:	88fb      	ldrh	r3, [r7, #6]
 8002554:	4413      	add	r3, r2
 8002556:	b29b      	uxth	r3, r3
 8002558:	330a      	adds	r3, #10
 800255a:	b29b      	uxth	r3, r3
 800255c:	b218      	sxth	r0, r3
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	b29a      	uxth	r2, r3
 8002562:	88fb      	ldrh	r3, [r7, #6]
 8002564:	4413      	add	r3, r2
 8002566:	b29b      	uxth	r3, r3
 8002568:	b21a      	sxth	r2, r3
 800256a:	797b      	ldrb	r3, [r7, #5]
 800256c:	b29b      	uxth	r3, r3
 800256e:	9300      	str	r3, [sp, #0]
 8002570:	f240 133f 	movw	r3, #319	; 0x13f
 8002574:	f240 1127 	movw	r1, #295	; 0x127
 8002578:	f7fe fee0 	bl	800133c <drawLine>
	for(uint8_t i = 0; i < 30; ++i){
 800257c:	7bfb      	ldrb	r3, [r7, #15]
 800257e:	3301      	adds	r3, #1
 8002580:	73fb      	strb	r3, [r7, #15]
 8002582:	7bfb      	ldrb	r3, [r7, #15]
 8002584:	2b1d      	cmp	r3, #29
 8002586:	d9e2      	bls.n	800254e <drawChanellVperDev+0x38>
	}

	drawLine(x + 110, 295, x +  100, 319, color); //		   /
 8002588:	88fb      	ldrh	r3, [r7, #6]
 800258a:	336e      	adds	r3, #110	; 0x6e
 800258c:	b29b      	uxth	r3, r3
 800258e:	b218      	sxth	r0, r3
 8002590:	88fb      	ldrh	r3, [r7, #6]
 8002592:	3364      	adds	r3, #100	; 0x64
 8002594:	b29b      	uxth	r3, r3
 8002596:	b21a      	sxth	r2, r3
 8002598:	797b      	ldrb	r3, [r7, #5]
 800259a:	b29b      	uxth	r3, r3
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	f240 133f 	movw	r3, #319	; 0x13f
 80025a2:	f240 1127 	movw	r1, #295	; 0x127
 80025a6:	f7fe fec9 	bl	800133c <drawLine>
	drawLine(x + 0, 319,x +  100, 319, color);	 // ____
 80025aa:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80025ae:	88fb      	ldrh	r3, [r7, #6]
 80025b0:	3364      	adds	r3, #100	; 0x64
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	b21a      	sxth	r2, r3
 80025b6:	797b      	ldrb	r3, [r7, #5]
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	9300      	str	r3, [sp, #0]
 80025bc:	f240 133f 	movw	r3, #319	; 0x13f
 80025c0:	f240 113f 	movw	r1, #319	; 0x13f
 80025c4:	f7fe feba 	bl	800133c <drawLine>
}
 80025c8:	bf00      	nop
 80025ca:	3710      	adds	r7, #16
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <HAL_SPI_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
	SPI1_TX_completed_flag = 1;
 80025d8:	4b04      	ldr	r3, [pc, #16]	; (80025ec <HAL_SPI_TxCpltCallback+0x1c>)
 80025da:	2201      	movs	r2, #1
 80025dc:	701a      	strb	r2, [r3, #0]
}
 80025de:	bf00      	nop
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	20000030 	.word	0x20000030

080025f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	f5ad 6df6 	sub.w	sp, sp, #1968	; 0x7b0
 80025f6:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  oscilloscope_channel CH1;
  oscilloscope_channel_init(&CH1);
 80025f8:	f107 0318 	add.w	r3, r7, #24
 80025fc:	4618      	mov	r0, r3
 80025fe:	f000 f9a0 	bl	8002942 <oscilloscope_channel_init>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002602:	f000 ff67 	bl	80034d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002606:	f000 f90f 	bl	8002828 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800260a:	f7ff fe93 	bl	8002334 <MX_GPIO_Init>
  MX_DMA_Init();
 800260e:	f7ff fe5f 	bl	80022d0 <MX_DMA_Init>
  MX_SPI1_Init();
 8002612:	f000 fb7f 	bl	8002d14 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002616:	f000 fbbb 	bl	8002d90 <MX_SPI2_Init>
  MX_TIM3_Init();
 800261a:	f000 fe11 	bl	8003240 <MX_TIM3_Init>
  MX_ADC1_Init();
 800261e:	f7ff fd73 	bl	8002108 <MX_ADC1_Init>
  MX_TIM1_Init();
 8002622:	f000 fdb3 	bl	800318c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  //HAL_ADC_Start_DMA(&hadc1, (uint32_t*) CH1.waveform , MEMORY_DEPTH);
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8002626:	213c      	movs	r1, #60	; 0x3c
 8002628:	4871      	ldr	r0, [pc, #452]	; (80027f0 <main+0x200>)
 800262a:	f004 ff89 	bl	8007540 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800262e:	210c      	movs	r1, #12
 8002630:	4870      	ldr	r0, [pc, #448]	; (80027f4 <main+0x204>)
 8002632:	f004 fdd9 	bl	80071e8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002636:	2108      	movs	r1, #8
 8002638:	486e      	ldr	r0, [pc, #440]	; (80027f4 <main+0x204>)
 800263a:	f004 fdd5 	bl	80071e8 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, LCD_BRIGHTNESS); // 0-1000
 800263e:	4b6d      	ldr	r3, [pc, #436]	; (80027f4 <main+0x204>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002646:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 200); // 0-1000
 8002648:	4b6a      	ldr	r3, [pc, #424]	; (80027f4 <main+0x204>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	22c8      	movs	r2, #200	; 0xc8
 800264e:	63da      	str	r2, [r3, #60]	; 0x3c
  ILI9488_Init();
 8002650:	f7fe faaa 	bl	8000ba8 <ILI9488_Init>
  setRotation(1);
 8002654:	2001      	movs	r0, #1
 8002656:	f7ff f99f 	bl	8001998 <setRotation>
  ILI9341_Fill_Screen(ILI9488_BLACK);
 800265a:	2000      	movs	r0, #0
 800265c:	f7ff fb2e 	bl	8001cbc <ILI9341_Fill_Screen>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int faza = 0;
 8002660:	2300      	movs	r3, #0
 8002662:	f8c7 37a4 	str.w	r3, [r7, #1956]	; 0x7a4
  while (1){

	  clearScreen();
 8002666:	f7fe fbdb 	bl	8000e20 <clearScreen>
	  drawGrid();
 800266a:	f7ff ff07 	bl	800247c <drawGrid>

	  for(int i = 0; i < 480; ++i){
 800266e:	2300      	movs	r3, #0
 8002670:	f8c7 37a0 	str.w	r3, [r7, #1952]	; 0x7a0
 8002674:	e033      	b.n	80026de <main+0xee>
		CH1.waveform[i] = 2000*sinf(0.05f*i + faza*0.1f) + 2000;
 8002676:	f8d7 37a0 	ldr.w	r3, [r7, #1952]	; 0x7a0
 800267a:	ee07 3a90 	vmov	s15, r3
 800267e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002682:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80027f8 <main+0x208>
 8002686:	ee27 7a87 	vmul.f32	s14, s15, s14
 800268a:	f8d7 37a4 	ldr.w	r3, [r7, #1956]	; 0x7a4
 800268e:	ee07 3a90 	vmov	s15, r3
 8002692:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002696:	eddf 6a59 	vldr	s13, [pc, #356]	; 80027fc <main+0x20c>
 800269a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800269e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026a2:	eeb0 0a67 	vmov.f32	s0, s15
 80026a6:	f006 f941 	bl	800892c <sinf>
 80026aa:	eeb0 7a40 	vmov.f32	s14, s0
 80026ae:	eddf 7a54 	vldr	s15, [pc, #336]	; 8002800 <main+0x210>
 80026b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026b6:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8002800 <main+0x210>
 80026ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80026be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026c2:	ee17 3a90 	vmov	r3, s15
 80026c6:	b299      	uxth	r1, r3
 80026c8:	f107 0318 	add.w	r3, r7, #24
 80026cc:	f8d7 27a0 	ldr.w	r2, [r7, #1952]	; 0x7a0
 80026d0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	  for(int i = 0; i < 480; ++i){
 80026d4:	f8d7 37a0 	ldr.w	r3, [r7, #1952]	; 0x7a0
 80026d8:	3301      	adds	r3, #1
 80026da:	f8c7 37a0 	str.w	r3, [r7, #1952]	; 0x7a0
 80026de:	f8d7 37a0 	ldr.w	r3, [r7, #1952]	; 0x7a0
 80026e2:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80026e6:	dbc6      	blt.n	8002676 <main+0x86>
	  }
	  faza++;
 80026e8:	f8d7 37a4 	ldr.w	r3, [r7, #1956]	; 0x7a4
 80026ec:	3301      	adds	r3, #1
 80026ee:	f8c7 37a4 	str.w	r3, [r7, #1956]	; 0x7a4

	  if(HAL_GPIO_ReadPin(ENC_BTN_GPIO_Port, ENC_BTN_Pin) == 0)
 80026f2:	2101      	movs	r1, #1
 80026f4:	4843      	ldr	r0, [pc, #268]	; (8002804 <main+0x214>)
 80026f6:	f002 fc1d 	bl	8004f34 <HAL_GPIO_ReadPin>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d103      	bne.n	8002708 <main+0x118>
		  htim1.Instance->CNT = 0;
 8002700:	4b3b      	ldr	r3, [pc, #236]	; (80027f0 <main+0x200>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2200      	movs	r2, #0
 8002706:	625a      	str	r2, [r3, #36]	; 0x24
	  draw_waveform(& CH1);
 8002708:	f107 0318 	add.w	r3, r7, #24
 800270c:	4618      	mov	r0, r3
 800270e:	f000 f9bb 	bl	8002a88 <draw_waveform>

	  LCD_Font(5, 15, "H  100ms", _Open_Sans_Bold_12  , 1, WHITE);
 8002712:	2302      	movs	r3, #2
 8002714:	9301      	str	r3, [sp, #4]
 8002716:	2301      	movs	r3, #1
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	4b3b      	ldr	r3, [pc, #236]	; (8002808 <main+0x218>)
 800271c:	4a3b      	ldr	r2, [pc, #236]	; (800280c <main+0x21c>)
 800271e:	210f      	movs	r1, #15
 8002720:	2005      	movs	r0, #5
 8002722:	f7ff fba0 	bl	8001e66 <LCD_Font>

	  sprintf(buf,"Vpp=%d", calculate_peak_to_peak(CH1.waveform));
 8002726:	f107 0318 	add.w	r3, r7, #24
 800272a:	4618      	mov	r0, r3
 800272c:	f000 f91f 	bl	800296e <calculate_peak_to_peak>
 8002730:	4602      	mov	r2, r0
 8002732:	1d3b      	adds	r3, r7, #4
 8002734:	4936      	ldr	r1, [pc, #216]	; (8002810 <main+0x220>)
 8002736:	4618      	mov	r0, r3
 8002738:	f005 fcfc 	bl	8008134 <siprintf>
	  LCD_Font(250+5, 312, buf, _Open_Sans_Bold_12  , 1, GREEN);
 800273c:	1d3a      	adds	r2, r7, #4
 800273e:	2304      	movs	r3, #4
 8002740:	9301      	str	r3, [sp, #4]
 8002742:	2301      	movs	r3, #1
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	4b30      	ldr	r3, [pc, #192]	; (8002808 <main+0x218>)
 8002748:	f44f 719c 	mov.w	r1, #312	; 0x138
 800274c:	20ff      	movs	r0, #255	; 0xff
 800274e:	f7ff fb8a 	bl	8001e66 <LCD_Font>
	  sprintf(buf,"Vrms=%d", calculate_RMS(CH1.waveform));
 8002752:	f107 0318 	add.w	r3, r7, #24
 8002756:	4618      	mov	r0, r3
 8002758:	f000 f948 	bl	80029ec <calculate_RMS>
 800275c:	4602      	mov	r2, r0
 800275e:	1d3b      	adds	r3, r7, #4
 8002760:	492c      	ldr	r1, [pc, #176]	; (8002814 <main+0x224>)
 8002762:	4618      	mov	r0, r3
 8002764:	f005 fce6 	bl	8008134 <siprintf>
	  LCD_Font(250+80, 312, buf, _Open_Sans_Bold_12  , 1, GREEN);
 8002768:	1d3a      	adds	r2, r7, #4
 800276a:	2304      	movs	r3, #4
 800276c:	9301      	str	r3, [sp, #4]
 800276e:	2301      	movs	r3, #1
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	4b25      	ldr	r3, [pc, #148]	; (8002808 <main+0x218>)
 8002774:	f44f 719c 	mov.w	r1, #312	; 0x138
 8002778:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 800277c:	f7ff fb73 	bl	8001e66 <LCD_Font>

	  drawChanellVperDev(0, GREEN);
 8002780:	2104      	movs	r1, #4
 8002782:	2000      	movs	r0, #0
 8002784:	f7ff fec7 	bl	8002516 <drawChanellVperDev>
	  LCD_Font(16, 312, "1", _Open_Sans_Bold_14, 1, BLACK);
 8002788:	2300      	movs	r3, #0
 800278a:	9301      	str	r3, [sp, #4]
 800278c:	2301      	movs	r3, #1
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	4b21      	ldr	r3, [pc, #132]	; (8002818 <main+0x228>)
 8002792:	4a22      	ldr	r2, [pc, #136]	; (800281c <main+0x22c>)
 8002794:	f44f 719c 	mov.w	r1, #312	; 0x138
 8002798:	2010      	movs	r0, #16
 800279a:	f7ff fb64 	bl	8001e66 <LCD_Font>
	  LCD_Font(48, 312, "1.00V", _Open_Sans_Bold_14, 1, WHITE);
 800279e:	2302      	movs	r3, #2
 80027a0:	9301      	str	r3, [sp, #4]
 80027a2:	2301      	movs	r3, #1
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	4b1c      	ldr	r3, [pc, #112]	; (8002818 <main+0x228>)
 80027a8:	4a1d      	ldr	r2, [pc, #116]	; (8002820 <main+0x230>)
 80027aa:	f44f 719c 	mov.w	r1, #312	; 0x138
 80027ae:	2030      	movs	r0, #48	; 0x30
 80027b0:	f7ff fb59 	bl	8001e66 <LCD_Font>

	  drawChanellVperDev(110, GREY);
 80027b4:	2101      	movs	r1, #1
 80027b6:	206e      	movs	r0, #110	; 0x6e
 80027b8:	f7ff fead 	bl	8002516 <drawChanellVperDev>
	  LCD_Font(16+110, 312, "2", _Open_Sans_Bold_14, 1, BLACK);
 80027bc:	2300      	movs	r3, #0
 80027be:	9301      	str	r3, [sp, #4]
 80027c0:	2301      	movs	r3, #1
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	4b14      	ldr	r3, [pc, #80]	; (8002818 <main+0x228>)
 80027c6:	4a17      	ldr	r2, [pc, #92]	; (8002824 <main+0x234>)
 80027c8:	f44f 719c 	mov.w	r1, #312	; 0x138
 80027cc:	207e      	movs	r0, #126	; 0x7e
 80027ce:	f7ff fb4a 	bl	8001e66 <LCD_Font>
	  LCD_Font(48+110, 312, "1.00V", _Open_Sans_Bold_14, 1, GREY);
 80027d2:	2301      	movs	r3, #1
 80027d4:	9301      	str	r3, [sp, #4]
 80027d6:	2301      	movs	r3, #1
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	4b0f      	ldr	r3, [pc, #60]	; (8002818 <main+0x228>)
 80027dc:	4a10      	ldr	r2, [pc, #64]	; (8002820 <main+0x230>)
 80027de:	f44f 719c 	mov.w	r1, #312	; 0x138
 80027e2:	209e      	movs	r0, #158	; 0x9e
 80027e4:	f7ff fb3f 	bl	8001e66 <LCD_Font>

	  imageRender();
 80027e8:	f7ff fbb6 	bl	8001f58 <imageRender>
	  clearScreen();
 80027ec:	e73b      	b.n	8002666 <main+0x76>
 80027ee:	bf00      	nop
 80027f0:	20012ef0 	.word	0x20012ef0
 80027f4:	20012ea4 	.word	0x20012ea4
 80027f8:	3d4ccccd 	.word	0x3d4ccccd
 80027fc:	3dcccccd 	.word	0x3dcccccd
 8002800:	44fa0000 	.word	0x44fa0000
 8002804:	48000800 	.word	0x48000800
 8002808:	08009bb8 	.word	0x08009bb8
 800280c:	080095f4 	.word	0x080095f4
 8002810:	08009600 	.word	0x08009600
 8002814:	08009608 	.word	0x08009608
 8002818:	0800a21c 	.word	0x0800a21c
 800281c:	08009610 	.word	0x08009610
 8002820:	08009614 	.word	0x08009614
 8002824:	0800961c 	.word	0x0800961c

08002828 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b0b8      	sub	sp, #224	; 0xe0
 800282c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800282e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002832:	2244      	movs	r2, #68	; 0x44
 8002834:	2100      	movs	r1, #0
 8002836:	4618      	mov	r0, r3
 8002838:	f005 fc73 	bl	8008122 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800283c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002840:	2200      	movs	r2, #0
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	605a      	str	r2, [r3, #4]
 8002846:	609a      	str	r2, [r3, #8]
 8002848:	60da      	str	r2, [r3, #12]
 800284a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800284c:	463b      	mov	r3, r7
 800284e:	2288      	movs	r2, #136	; 0x88
 8002850:	2100      	movs	r1, #0
 8002852:	4618      	mov	r0, r3
 8002854:	f005 fc65 	bl	8008122 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002858:	2302      	movs	r3, #2
 800285a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800285e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002862:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002866:	2310      	movs	r3, #16
 8002868:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800286c:	2302      	movs	r3, #2
 800286e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002872:	2302      	movs	r3, #2
 8002874:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002878:	2301      	movs	r3, #1
 800287a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800287e:	230a      	movs	r3, #10
 8002880:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002884:	2307      	movs	r3, #7
 8002886:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800288a:	2302      	movs	r3, #2
 800288c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002890:	2302      	movs	r3, #2
 8002892:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002896:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800289a:	4618      	mov	r0, r3
 800289c:	f002 fbde 	bl	800505c <HAL_RCC_OscConfig>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80028a6:	f000 f845 	bl	8002934 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028aa:	230f      	movs	r3, #15
 80028ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028b0:	2303      	movs	r3, #3
 80028b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028b6:	2300      	movs	r3, #0
 80028b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028bc:	2300      	movs	r3, #0
 80028be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028c2:	2300      	movs	r3, #0
 80028c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80028c8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80028cc:	2104      	movs	r1, #4
 80028ce:	4618      	mov	r0, r3
 80028d0:	f002 ffaa 	bl	8005828 <HAL_RCC_ClockConfig>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80028da:	f000 f82b 	bl	8002934 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80028de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80028e2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80028e4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80028e8:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80028ea:	2302      	movs	r3, #2
 80028ec:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80028ee:	2301      	movs	r3, #1
 80028f0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80028f2:	2308      	movs	r3, #8
 80028f4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80028f6:	2307      	movs	r3, #7
 80028f8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80028fa:	2302      	movs	r3, #2
 80028fc:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80028fe:	2302      	movs	r3, #2
 8002900:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002902:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002906:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002908:	463b      	mov	r3, r7
 800290a:	4618      	mov	r0, r3
 800290c:	f003 f958 	bl	8005bc0 <HAL_RCCEx_PeriphCLKConfig>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8002916:	f000 f80d 	bl	8002934 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800291a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800291e:	f002 fb47 	bl	8004fb0 <HAL_PWREx_ControlVoltageScaling>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d001      	beq.n	800292c <SystemClock_Config+0x104>
  {
    Error_Handler();
 8002928:	f000 f804 	bl	8002934 <Error_Handler>
  }
}
 800292c:	bf00      	nop
 800292e:	37e0      	adds	r7, #224	; 0xe0
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002938:	bf00      	nop
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <oscilloscope_channel_init>:
 *      Author: Dominik
 */

#include "oscilloscope.h"

void oscilloscope_channel_init(oscilloscope_channel* ch){
 8002942:	b480      	push	{r7}
 8002944:	b083      	sub	sp, #12
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
	ch->x_offset = 0;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f8a3 23c0 	strh.w	r2, [r3, #960]	; 0x3c0
	ch->y_offset = 0;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f8a3 23c2 	strh.w	r2, [r3, #962]	; 0x3c2
	ch->y_scale = 0;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	f8a3 23c4 	strh.w	r2, [r3, #964]	; 0x3c4
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <calculate_peak_to_peak>:


int calculate_peak_to_peak(int16_t waveform[MEMORY_DEPTH]){
 800296e:	b480      	push	{r7}
 8002970:	b087      	sub	sp, #28
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
	uint32_t max=0, min=4096;
 8002976:	2300      	movs	r3, #0
 8002978:	617b      	str	r3, [r7, #20]
 800297a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800297e:	613b      	str	r3, [r7, #16]
	for(int i = 0; i < MEMORY_DEPTH; ++i){
 8002980:	2300      	movs	r3, #0
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	e024      	b.n	80029d0 <calculate_peak_to_peak+0x62>
		if(waveform[i]<min)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	4413      	add	r3, r2
 800298e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002992:	461a      	mov	r2, r3
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	4293      	cmp	r3, r2
 8002998:	d906      	bls.n	80029a8 <calculate_peak_to_peak+0x3a>
			min=waveform[i];
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	4413      	add	r3, r2
 80029a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029a6:	613b      	str	r3, [r7, #16]
		if(waveform[i]>max)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	4413      	add	r3, r2
 80029b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029b4:	461a      	mov	r2, r3
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d206      	bcs.n	80029ca <calculate_peak_to_peak+0x5c>
			max=waveform[i];
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	4413      	add	r3, r2
 80029c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029c8:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < MEMORY_DEPTH; ++i){
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	3301      	adds	r3, #1
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80029d6:	dbd6      	blt.n	8002986 <calculate_peak_to_peak+0x18>
	}
	return max-min;
 80029d8:	697a      	ldr	r2, [r7, #20]
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
}
 80029de:	4618      	mov	r0, r3
 80029e0:	371c      	adds	r7, #28
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
	...

080029ec <calculate_RMS>:

int calculate_RMS(int16_t waveform[MEMORY_DEPTH]) {
 80029ec:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80029f0:	b08a      	sub	sp, #40	; 0x28
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
    int64_t sum_of_squares = 0;
 80029f6:	f04f 0300 	mov.w	r3, #0
 80029fa:	f04f 0400 	mov.w	r4, #0
 80029fe:	e9c7 3408 	strd	r3, r4, [r7, #32]
    for (int i = 0; i < MEMORY_DEPTH; ++i) {
 8002a02:	2300      	movs	r3, #0
 8002a04:	61fb      	str	r3, [r7, #28]
 8002a06:	e01c      	b.n	8002a42 <calculate_RMS+0x56>
        sum_of_squares += (int32_t)waveform[i] * waveform[i];
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	4413      	add	r3, r2
 8002a10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a14:	4619      	mov	r1, r3
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a22:	fb03 f301 	mul.w	r3, r3, r1
 8002a26:	469b      	mov	fp, r3
 8002a28:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8002a2c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8002a30:	eb1b 0301 	adds.w	r3, fp, r1
 8002a34:	eb4c 0402 	adc.w	r4, ip, r2
 8002a38:	e9c7 3408 	strd	r3, r4, [r7, #32]
    for (int i = 0; i < MEMORY_DEPTH; ++i) {
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	61fb      	str	r3, [r7, #28]
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8002a48:	dbde      	blt.n	8002a08 <calculate_RMS+0x1c>
    }
    double mean_of_squares = (double)sum_of_squares / MEMORY_DEPTH;
 8002a4a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002a4e:	f7fd fda5 	bl	800059c <__aeabi_l2d>
 8002a52:	f04f 0200 	mov.w	r2, #0
 8002a56:	4b0b      	ldr	r3, [pc, #44]	; (8002a84 <calculate_RMS+0x98>)
 8002a58:	f7fd fef8 	bl	800084c <__aeabi_ddiv>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	460c      	mov	r4, r1
 8002a60:	e9c7 3404 	strd	r3, r4, [r7, #16]
    double rms = sqrt(mean_of_squares);
 8002a64:	ed97 0b04 	vldr	d0, [r7, #16]
 8002a68:	f005 ffa2 	bl	80089b0 <sqrt>
 8002a6c:	ed87 0b02 	vstr	d0, [r7, #8]
    return (int)rms;
 8002a70:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002a74:	f7fe f870 	bl	8000b58 <__aeabi_d2iz>
 8002a78:	4603      	mov	r3, r0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3728      	adds	r7, #40	; 0x28
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8002a84:	407e0000 	.word	0x407e0000

08002a88 <draw_waveform>:


void draw_waveform(oscilloscope_channel* ch){
 8002a88:	b590      	push	{r4, r7, lr}
 8002a8a:	b091      	sub	sp, #68	; 0x44
 8002a8c:	af02      	add	r7, sp, #8
 8002a8e:	6078      	str	r0, [r7, #4]
	ch->x_offset = -htim1.Instance->CNT;
 8002a90:	4b9e      	ldr	r3, [pc, #632]	; (8002d0c <draw_waveform+0x284>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	425b      	negs	r3, r3
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	b21a      	sxth	r2, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f8a3 23c0 	strh.w	r2, [r3, #960]	; 0x3c0

	for(int i = 0; i < 440; ++i)
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	637b      	str	r3, [r7, #52]	; 0x34
 8002aa8:	e00e      	b.n	8002ac8 <draw_waveform+0x40>
				ch->waveform_display[i] = ch->waveform[i];
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002aae:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ab6:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	4413      	add	r3, r2
 8002abe:	460a      	mov	r2, r1
 8002ac0:	80da      	strh	r2, [r3, #6]
	for(int i = 0; i < 440; ++i)
 8002ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	637b      	str	r3, [r7, #52]	; 0x34
 8002ac8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002aca:	f5b3 7fdc 	cmp.w	r3, #440	; 0x1b8
 8002ace:	dbec      	blt.n	8002aaa <draw_waveform+0x22>
	for(int i = 0; i < 440-1; ++i){
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	633b      	str	r3, [r7, #48]	; 0x30
 8002ad4:	e053      	b.n	8002b7e <draw_waveform+0xf6>
		//ch->waveform_display[i] = ch->waveform[i];
		int x0 = i;
 8002ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ad8:	613b      	str	r3, [r7, #16]
		int x1 = i+1;
 8002ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002adc:	3301      	adds	r3, #1
 8002ade:	60fb      	str	r3, [r7, #12]
		int y0 = CANVA_MIDDLE_V - ch->x_offset - ch->waveform_display[i]/40;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002ae6:	f1c3 029e 	rsb	r2, r3, #158	; 0x9e
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aee:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	440b      	add	r3, r1
 8002af6:	88db      	ldrh	r3, [r3, #6]
 8002af8:	4985      	ldr	r1, [pc, #532]	; (8002d10 <draw_waveform+0x288>)
 8002afa:	fba1 1303 	umull	r1, r3, r1, r3
 8002afe:	095b      	lsrs	r3, r3, #5
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	62fb      	str	r3, [r7, #44]	; 0x2c
		int y1 = CANVA_MIDDLE_V - ch->x_offset - ch->waveform_display[i+1]/40;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002b0c:	f1c3 029e 	rsb	r2, r3, #158	; 0x9e
 8002b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b12:	3301      	adds	r3, #1
 8002b14:	6879      	ldr	r1, [r7, #4]
 8002b16:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	440b      	add	r3, r1
 8002b1e:	88db      	ldrh	r3, [r3, #6]
 8002b20:	497b      	ldr	r1, [pc, #492]	; (8002d10 <draw_waveform+0x288>)
 8002b22:	fba1 1303 	umull	r1, r3, r1, r3
 8002b26:	095b      	lsrs	r3, r3, #5
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	62bb      	str	r3, [r7, #40]	; 0x28
		if(y0 < 26)
 8002b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b30:	2b19      	cmp	r3, #25
 8002b32:	dc01      	bgt.n	8002b38 <draw_waveform+0xb0>
			y0 = 26;
 8002b34:	231a      	movs	r3, #26
 8002b36:	62fb      	str	r3, [r7, #44]	; 0x2c
		if(y0 > 290)
 8002b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b3a:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8002b3e:	dd02      	ble.n	8002b46 <draw_waveform+0xbe>
			y0 = 290;
 8002b40:	f44f 7391 	mov.w	r3, #290	; 0x122
 8002b44:	62fb      	str	r3, [r7, #44]	; 0x2c
		if(y1 < 26)
 8002b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b48:	2b19      	cmp	r3, #25
 8002b4a:	dc01      	bgt.n	8002b50 <draw_waveform+0xc8>
			y1 = 26;
 8002b4c:	231a      	movs	r3, #26
 8002b4e:	62bb      	str	r3, [r7, #40]	; 0x28
		if(y1 > 290)
 8002b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b52:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8002b56:	dd02      	ble.n	8002b5e <draw_waveform+0xd6>
			y1 = 290;
 8002b58:	f44f 7391 	mov.w	r3, #290	; 0x122
 8002b5c:	62bb      	str	r3, [r7, #40]	; 0x28
		drawLine(x0, y0, x1, y1, GREEN);
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	b218      	sxth	r0, r3
 8002b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b64:	b219      	sxth	r1, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	b21a      	sxth	r2, r3
 8002b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b6c:	b21c      	sxth	r4, r3
 8002b6e:	2304      	movs	r3, #4
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	4623      	mov	r3, r4
 8002b74:	f7fe fbe2 	bl	800133c <drawLine>
	for(int i = 0; i < 440-1; ++i){
 8002b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	633b      	str	r3, [r7, #48]	; 0x30
 8002b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b80:	f5b3 7fdb 	cmp.w	r3, #438	; 0x1b6
 8002b84:	dda7      	ble.n	8002ad6 <draw_waveform+0x4e>
	}
	// draw marker 0
	if((CANVA_MIDDLE_V - ch->x_offset - 2 > 26) && (CANVA_MIDDLE_V - ch->x_offset - 2 < 290)){
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002b8c:	f1c3 039c 	rsb	r3, r3, #156	; 0x9c
 8002b90:	2b1a      	cmp	r3, #26
 8002b92:	dd1e      	ble.n	8002bd2 <draw_waveform+0x14a>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002b9a:	f1c3 039c 	rsb	r3, r3, #156	; 0x9c
 8002b9e:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8002ba2:	da16      	bge.n	8002bd2 <draw_waveform+0x14a>
		for(int j = 0; j < 5; ++j)
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ba8:	e010      	b.n	8002bcc <draw_waveform+0x144>
			drawPixel(j, CANVA_MIDDLE_V - ch->x_offset - 2, GREEN);
 8002baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bac:	b218      	sxth	r0, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002bb4:	b29b      	uxth	r3, r3
 8002bb6:	f1c3 039c 	rsb	r3, r3, #156	; 0x9c
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	b21b      	sxth	r3, r3
 8002bbe:	2204      	movs	r2, #4
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	f7fe f939 	bl	8000e38 <drawPixel>
		for(int j = 0; j < 5; ++j)
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc8:	3301      	adds	r3, #1
 8002bca:	627b      	str	r3, [r7, #36]	; 0x24
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bce:	2b04      	cmp	r3, #4
 8002bd0:	ddeb      	ble.n	8002baa <draw_waveform+0x122>
	}

	if((CANVA_MIDDLE_V - ch->x_offset - 1 > 26) && (CANVA_MIDDLE_V - ch->x_offset - 1 < 290)){
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002bd8:	f1c3 039d 	rsb	r3, r3, #157	; 0x9d
 8002bdc:	2b1a      	cmp	r3, #26
 8002bde:	dd1e      	ble.n	8002c1e <draw_waveform+0x196>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002be6:	f1c3 039d 	rsb	r3, r3, #157	; 0x9d
 8002bea:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8002bee:	da16      	bge.n	8002c1e <draw_waveform+0x196>
		for(int j = 0; j < 6; ++j)
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	623b      	str	r3, [r7, #32]
 8002bf4:	e010      	b.n	8002c18 <draw_waveform+0x190>
			drawPixel(j, CANVA_MIDDLE_V - ch->x_offset - 1, GREEN);
 8002bf6:	6a3b      	ldr	r3, [r7, #32]
 8002bf8:	b218      	sxth	r0, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	f1c3 039d 	rsb	r3, r3, #157	; 0x9d
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	b21b      	sxth	r3, r3
 8002c0a:	2204      	movs	r2, #4
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	f7fe f913 	bl	8000e38 <drawPixel>
		for(int j = 0; j < 6; ++j)
 8002c12:	6a3b      	ldr	r3, [r7, #32]
 8002c14:	3301      	adds	r3, #1
 8002c16:	623b      	str	r3, [r7, #32]
 8002c18:	6a3b      	ldr	r3, [r7, #32]
 8002c1a:	2b05      	cmp	r3, #5
 8002c1c:	ddeb      	ble.n	8002bf6 <draw_waveform+0x16e>
	}

	if((CANVA_MIDDLE_V - ch->x_offset > 26) && (CANVA_MIDDLE_V - ch->x_offset < 290)){
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002c24:	f1c3 039e 	rsb	r3, r3, #158	; 0x9e
 8002c28:	2b1a      	cmp	r3, #26
 8002c2a:	dd1e      	ble.n	8002c6a <draw_waveform+0x1e2>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002c32:	f1c3 039e 	rsb	r3, r3, #158	; 0x9e
 8002c36:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8002c3a:	da16      	bge.n	8002c6a <draw_waveform+0x1e2>
		for(int j = 0; j < 7; ++j)
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61fb      	str	r3, [r7, #28]
 8002c40:	e010      	b.n	8002c64 <draw_waveform+0x1dc>
			drawPixel(j, CANVA_MIDDLE_V - ch->x_offset, GREEN);
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	b218      	sxth	r0, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	f1c3 039e 	rsb	r3, r3, #158	; 0x9e
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	b21b      	sxth	r3, r3
 8002c56:	2204      	movs	r2, #4
 8002c58:	4619      	mov	r1, r3
 8002c5a:	f7fe f8ed 	bl	8000e38 <drawPixel>
		for(int j = 0; j < 7; ++j)
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	3301      	adds	r3, #1
 8002c62:	61fb      	str	r3, [r7, #28]
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	2b06      	cmp	r3, #6
 8002c68:	ddeb      	ble.n	8002c42 <draw_waveform+0x1ba>
	}

	if((CANVA_MIDDLE_V - ch->x_offset + 1 > 26) && (CANVA_MIDDLE_V - ch->x_offset + 1 < 290)){
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002c70:	f1c3 039f 	rsb	r3, r3, #159	; 0x9f
 8002c74:	2b1a      	cmp	r3, #26
 8002c76:	dd1e      	ble.n	8002cb6 <draw_waveform+0x22e>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002c7e:	f1c3 039f 	rsb	r3, r3, #159	; 0x9f
 8002c82:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8002c86:	da16      	bge.n	8002cb6 <draw_waveform+0x22e>
	for(int j = 0; j < 6; ++j)
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61bb      	str	r3, [r7, #24]
 8002c8c:	e010      	b.n	8002cb0 <draw_waveform+0x228>
		drawPixel(j, CANVA_MIDDLE_V - ch->x_offset + 1, GREEN);
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	b218      	sxth	r0, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	f1c3 039f 	rsb	r3, r3, #159	; 0x9f
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	b21b      	sxth	r3, r3
 8002ca2:	2204      	movs	r2, #4
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	f7fe f8c7 	bl	8000e38 <drawPixel>
	for(int j = 0; j < 6; ++j)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	3301      	adds	r3, #1
 8002cae:	61bb      	str	r3, [r7, #24]
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	2b05      	cmp	r3, #5
 8002cb4:	ddeb      	ble.n	8002c8e <draw_waveform+0x206>
	}

	if((CANVA_MIDDLE_V - ch->x_offset + 2 > 26) && (CANVA_MIDDLE_V - ch->x_offset + 2 < 290)){
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002cbc:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8002cc0:	2b1a      	cmp	r3, #26
 8002cc2:	dd1e      	ble.n	8002d02 <draw_waveform+0x27a>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002cca:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8002cce:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8002cd2:	da16      	bge.n	8002d02 <draw_waveform+0x27a>
	for(int j = 0; j < 5; ++j)
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	617b      	str	r3, [r7, #20]
 8002cd8:	e010      	b.n	8002cfc <draw_waveform+0x274>
			drawPixel(j, CANVA_MIDDLE_V - ch->x_offset + 2, GREEN);
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	b218      	sxth	r0, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	b21b      	sxth	r3, r3
 8002cee:	2204      	movs	r2, #4
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	f7fe f8a1 	bl	8000e38 <drawPixel>
	for(int j = 0; j < 5; ++j)
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	617b      	str	r3, [r7, #20]
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	2b04      	cmp	r3, #4
 8002d00:	ddeb      	ble.n	8002cda <draw_waveform+0x252>
	}
}
 8002d02:	bf00      	nop
 8002d04:	373c      	adds	r7, #60	; 0x3c
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd90      	pop	{r4, r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20012ef0 	.word	0x20012ef0
 8002d10:	cccccccd 	.word	0xcccccccd

08002d14 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002d18:	4b1b      	ldr	r3, [pc, #108]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d1a:	4a1c      	ldr	r2, [pc, #112]	; (8002d8c <MX_SPI1_Init+0x78>)
 8002d1c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d1e:	4b1a      	ldr	r3, [pc, #104]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d20:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d24:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d26:	4b18      	ldr	r3, [pc, #96]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d2c:	4b16      	ldr	r3, [pc, #88]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d2e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002d32:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d34:	4b14      	ldr	r3, [pc, #80]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d3a:	4b13      	ldr	r3, [pc, #76]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d40:	4b11      	ldr	r3, [pc, #68]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d46:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d48:	4b0f      	ldr	r3, [pc, #60]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d4e:	4b0e      	ldr	r3, [pc, #56]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d54:	4b0c      	ldr	r3, [pc, #48]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d5a:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002d60:	4b09      	ldr	r3, [pc, #36]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d62:	2207      	movs	r2, #7
 8002d64:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002d66:	4b08      	ldr	r3, [pc, #32]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002d6c:	4b06      	ldr	r3, [pc, #24]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d6e:	2208      	movs	r2, #8
 8002d70:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d72:	4805      	ldr	r0, [pc, #20]	; (8002d88 <MX_SPI1_Init+0x74>)
 8002d74:	f003 fbd4 	bl	8006520 <HAL_SPI_Init>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002d7e:	f7ff fdd9 	bl	8002934 <Error_Handler>
  }

}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	20012df8 	.word	0x20012df8
 8002d8c:	40013000 	.word	0x40013000

08002d90 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8002d94:	4b1b      	ldr	r3, [pc, #108]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002d96:	4a1c      	ldr	r2, [pc, #112]	; (8002e08 <MX_SPI2_Init+0x78>)
 8002d98:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002d9a:	4b1a      	ldr	r3, [pc, #104]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002d9c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002da0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002da2:	4b18      	ldr	r3, [pc, #96]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002da8:	4b16      	ldr	r3, [pc, #88]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002daa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002dae:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002db0:	4b14      	ldr	r3, [pc, #80]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002db6:	4b13      	ldr	r3, [pc, #76]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002dbc:	4b11      	ldr	r3, [pc, #68]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002dbe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dc2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002dc4:	4b0f      	ldr	r3, [pc, #60]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002dc6:	2218      	movs	r2, #24
 8002dc8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dca:	4b0e      	ldr	r3, [pc, #56]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dd6:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002ddc:	4b09      	ldr	r3, [pc, #36]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002dde:	2207      	movs	r2, #7
 8002de0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002de2:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002de8:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002dea:	2208      	movs	r2, #8
 8002dec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002dee:	4805      	ldr	r0, [pc, #20]	; (8002e04 <MX_SPI2_Init+0x74>)
 8002df0:	f003 fb96 	bl	8006520 <HAL_SPI_Init>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002dfa:	f7ff fd9b 	bl	8002934 <Error_Handler>
  }

}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20012d94 	.word	0x20012d94
 8002e08:	40003800 	.word	0x40003800

08002e0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b08e      	sub	sp, #56	; 0x38
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	605a      	str	r2, [r3, #4]
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	60da      	str	r2, [r3, #12]
 8002e22:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a63      	ldr	r2, [pc, #396]	; (8002fb8 <HAL_SPI_MspInit+0x1ac>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d176      	bne.n	8002f1c <HAL_SPI_MspInit+0x110>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e2e:	4b63      	ldr	r3, [pc, #396]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002e30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e32:	4a62      	ldr	r2, [pc, #392]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002e34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e38:	6613      	str	r3, [r2, #96]	; 0x60
 8002e3a:	4b60      	ldr	r3, [pc, #384]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e42:	623b      	str	r3, [r7, #32]
 8002e44:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e46:	4b5d      	ldr	r3, [pc, #372]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e4a:	4a5c      	ldr	r2, [pc, #368]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002e4c:	f043 0301 	orr.w	r3, r3, #1
 8002e50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e52:	4b5a      	ldr	r3, [pc, #360]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	61fb      	str	r3, [r7, #28]
 8002e5c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e5e:	4b57      	ldr	r3, [pc, #348]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e62:	4a56      	ldr	r2, [pc, #344]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002e64:	f043 0302 	orr.w	r3, r3, #2
 8002e68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e6a:	4b54      	ldr	r3, [pc, #336]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	61bb      	str	r3, [r7, #24]
 8002e74:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e76:	23c0      	movs	r3, #192	; 0xc0
 8002e78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e82:	2303      	movs	r3, #3
 8002e84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e86:	2305      	movs	r3, #5
 8002e88:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e8e:	4619      	mov	r1, r3
 8002e90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e94:	f001 fea6 	bl	8004be4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002e98:	2308      	movs	r3, #8
 8002e9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ea8:	2305      	movs	r3, #5
 8002eaa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4843      	ldr	r0, [pc, #268]	; (8002fc0 <HAL_SPI_MspInit+0x1b4>)
 8002eb4:	f001 fe96 	bl	8004be4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002eb8:	4b42      	ldr	r3, [pc, #264]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002eba:	4a43      	ldr	r2, [pc, #268]	; (8002fc8 <HAL_SPI_MspInit+0x1bc>)
 8002ebc:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002ebe:	4b41      	ldr	r3, [pc, #260]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ec4:	4b3f      	ldr	r3, [pc, #252]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002ec6:	2210      	movs	r2, #16
 8002ec8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002eca:	4b3e      	ldr	r3, [pc, #248]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ed0:	4b3c      	ldr	r3, [pc, #240]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002ed2:	2280      	movs	r2, #128	; 0x80
 8002ed4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ed6:	4b3b      	ldr	r3, [pc, #236]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002edc:	4b39      	ldr	r3, [pc, #228]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002ee2:	4b38      	ldr	r3, [pc, #224]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ee8:	4b36      	ldr	r3, [pc, #216]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002eee:	4835      	ldr	r0, [pc, #212]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002ef0:	f001 fc40 	bl	8004774 <HAL_DMA_Init>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <HAL_SPI_MspInit+0xf2>
    {
      Error_Handler();
 8002efa:	f7ff fd1b 	bl	8002934 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a30      	ldr	r2, [pc, #192]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002f02:	655a      	str	r2, [r3, #84]	; 0x54
 8002f04:	4a2f      	ldr	r2, [pc, #188]	; (8002fc4 <HAL_SPI_MspInit+0x1b8>)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	2100      	movs	r1, #0
 8002f0e:	2023      	movs	r0, #35	; 0x23
 8002f10:	f001 fbf9 	bl	8004706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002f14:	2023      	movs	r0, #35	; 0x23
 8002f16:	f001 fc12 	bl	800473e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002f1a:	e049      	b.n	8002fb0 <HAL_SPI_MspInit+0x1a4>
  else if(spiHandle->Instance==SPI2)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a2a      	ldr	r2, [pc, #168]	; (8002fcc <HAL_SPI_MspInit+0x1c0>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d144      	bne.n	8002fb0 <HAL_SPI_MspInit+0x1a4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f26:	4b25      	ldr	r3, [pc, #148]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f2a:	4a24      	ldr	r2, [pc, #144]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002f2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f30:	6593      	str	r3, [r2, #88]	; 0x58
 8002f32:	4b22      	ldr	r3, [pc, #136]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f3e:	4b1f      	ldr	r3, [pc, #124]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f42:	4a1e      	ldr	r2, [pc, #120]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002f44:	f043 0304 	orr.w	r3, r3, #4
 8002f48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f4a:	4b1c      	ldr	r3, [pc, #112]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f4e:	f003 0304 	and.w	r3, r3, #4
 8002f52:	613b      	str	r3, [r7, #16]
 8002f54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f56:	4b19      	ldr	r3, [pc, #100]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f5a:	4a18      	ldr	r2, [pc, #96]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002f5c:	f043 0302 	orr.w	r3, r3, #2
 8002f60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f62:	4b16      	ldr	r3, [pc, #88]	; (8002fbc <HAL_SPI_MspInit+0x1b0>)
 8002f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f6e:	230c      	movs	r3, #12
 8002f70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f72:	2302      	movs	r3, #2
 8002f74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f76:	2300      	movs	r3, #0
 8002f78:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f7e:	2305      	movs	r3, #5
 8002f80:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f86:	4619      	mov	r1, r3
 8002f88:	4811      	ldr	r0, [pc, #68]	; (8002fd0 <HAL_SPI_MspInit+0x1c4>)
 8002f8a:	f001 fe2b 	bl	8004be4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f94:	2302      	movs	r3, #2
 8002f96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002fa0:	2305      	movs	r3, #5
 8002fa2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fa4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4805      	ldr	r0, [pc, #20]	; (8002fc0 <HAL_SPI_MspInit+0x1b4>)
 8002fac:	f001 fe1a 	bl	8004be4 <HAL_GPIO_Init>
}
 8002fb0:	bf00      	nop
 8002fb2:	3738      	adds	r7, #56	; 0x38
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40013000 	.word	0x40013000
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	48000400 	.word	0x48000400
 8002fc4:	20012e5c 	.word	0x20012e5c
 8002fc8:	40020030 	.word	0x40020030
 8002fcc:	40003800 	.word	0x40003800
 8002fd0:	48000800 	.word	0x48000800

08002fd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fda:	4b0f      	ldr	r3, [pc, #60]	; (8003018 <HAL_MspInit+0x44>)
 8002fdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fde:	4a0e      	ldr	r2, [pc, #56]	; (8003018 <HAL_MspInit+0x44>)
 8002fe0:	f043 0301 	orr.w	r3, r3, #1
 8002fe4:	6613      	str	r3, [r2, #96]	; 0x60
 8002fe6:	4b0c      	ldr	r3, [pc, #48]	; (8003018 <HAL_MspInit+0x44>)
 8002fe8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	607b      	str	r3, [r7, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ff2:	4b09      	ldr	r3, [pc, #36]	; (8003018 <HAL_MspInit+0x44>)
 8002ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff6:	4a08      	ldr	r2, [pc, #32]	; (8003018 <HAL_MspInit+0x44>)
 8002ff8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ffc:	6593      	str	r3, [r2, #88]	; 0x58
 8002ffe:	4b06      	ldr	r3, [pc, #24]	; (8003018 <HAL_MspInit+0x44>)
 8003000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003006:	603b      	str	r3, [r7, #0]
 8003008:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800300a:	bf00      	nop
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	40021000 	.word	0x40021000

0800301c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003020:	bf00      	nop
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr

0800302a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800302a:	b480      	push	{r7}
 800302c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800302e:	e7fe      	b.n	800302e <HardFault_Handler+0x4>

08003030 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003034:	e7fe      	b.n	8003034 <MemManage_Handler+0x4>

08003036 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003036:	b480      	push	{r7}
 8003038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800303a:	e7fe      	b.n	800303a <BusFault_Handler+0x4>

0800303c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003040:	e7fe      	b.n	8003040 <UsageFault_Handler+0x4>

08003042 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003042:	b480      	push	{r7}
 8003044:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003046:	bf00      	nop
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003054:	bf00      	nop
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr

0800305e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800305e:	b480      	push	{r7}
 8003060:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003062:	bf00      	nop
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003070:	f000 fa8c 	bl	800358c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003074:	bf00      	nop
 8003076:	bd80      	pop	{r7, pc}

08003078 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800307c:	4802      	ldr	r0, [pc, #8]	; (8003088 <DMA1_Channel3_IRQHandler+0x10>)
 800307e:	f001 fcd2 	bl	8004a26 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003082:	bf00      	nop
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	20012e5c 	.word	0x20012e5c

0800308c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003090:	4802      	ldr	r0, [pc, #8]	; (800309c <SPI1_IRQHandler+0x10>)
 8003092:	f003 fd4b 	bl	8006b2c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20012df8 	.word	0x20012df8

080030a0 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80030a4:	4802      	ldr	r0, [pc, #8]	; (80030b0 <DMA2_Channel3_IRQHandler+0x10>)
 80030a6:	f001 fcbe 	bl	8004a26 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	20012d4c 	.word	0x20012d4c

080030b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030bc:	4a14      	ldr	r2, [pc, #80]	; (8003110 <_sbrk+0x5c>)
 80030be:	4b15      	ldr	r3, [pc, #84]	; (8003114 <_sbrk+0x60>)
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030c8:	4b13      	ldr	r3, [pc, #76]	; (8003118 <_sbrk+0x64>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d102      	bne.n	80030d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030d0:	4b11      	ldr	r3, [pc, #68]	; (8003118 <_sbrk+0x64>)
 80030d2:	4a12      	ldr	r2, [pc, #72]	; (800311c <_sbrk+0x68>)
 80030d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030d6:	4b10      	ldr	r3, [pc, #64]	; (8003118 <_sbrk+0x64>)
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4413      	add	r3, r2
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d207      	bcs.n	80030f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030e4:	f004 ffe8 	bl	80080b8 <__errno>
 80030e8:	4602      	mov	r2, r0
 80030ea:	230c      	movs	r3, #12
 80030ec:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80030ee:	f04f 33ff 	mov.w	r3, #4294967295
 80030f2:	e009      	b.n	8003108 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030f4:	4b08      	ldr	r3, [pc, #32]	; (8003118 <_sbrk+0x64>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030fa:	4b07      	ldr	r3, [pc, #28]	; (8003118 <_sbrk+0x64>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4413      	add	r3, r2
 8003102:	4a05      	ldr	r2, [pc, #20]	; (8003118 <_sbrk+0x64>)
 8003104:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003106:	68fb      	ldr	r3, [r7, #12]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3718      	adds	r7, #24
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	20018000 	.word	0x20018000
 8003114:	00000400 	.word	0x00000400
 8003118:	20012cc4 	.word	0x20012cc4
 800311c:	20012f48 	.word	0x20012f48

08003120 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003124:	4b17      	ldr	r3, [pc, #92]	; (8003184 <SystemInit+0x64>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800312a:	4a16      	ldr	r2, [pc, #88]	; (8003184 <SystemInit+0x64>)
 800312c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003130:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003134:	4b14      	ldr	r3, [pc, #80]	; (8003188 <SystemInit+0x68>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a13      	ldr	r2, [pc, #76]	; (8003188 <SystemInit+0x68>)
 800313a:	f043 0301 	orr.w	r3, r3, #1
 800313e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003140:	4b11      	ldr	r3, [pc, #68]	; (8003188 <SystemInit+0x68>)
 8003142:	2200      	movs	r2, #0
 8003144:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003146:	4b10      	ldr	r3, [pc, #64]	; (8003188 <SystemInit+0x68>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a0f      	ldr	r2, [pc, #60]	; (8003188 <SystemInit+0x68>)
 800314c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003150:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003154:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8003156:	4b0c      	ldr	r3, [pc, #48]	; (8003188 <SystemInit+0x68>)
 8003158:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800315c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800315e:	4b0a      	ldr	r3, [pc, #40]	; (8003188 <SystemInit+0x68>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a09      	ldr	r2, [pc, #36]	; (8003188 <SystemInit+0x68>)
 8003164:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003168:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800316a:	4b07      	ldr	r3, [pc, #28]	; (8003188 <SystemInit+0x68>)
 800316c:	2200      	movs	r2, #0
 800316e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003170:	4b04      	ldr	r3, [pc, #16]	; (8003184 <SystemInit+0x64>)
 8003172:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003176:	609a      	str	r2, [r3, #8]
#endif
}
 8003178:	bf00      	nop
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	e000ed00 	.word	0xe000ed00
 8003188:	40021000 	.word	0x40021000

0800318c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b08c      	sub	sp, #48	; 0x30
 8003190:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8003192:	f107 030c 	add.w	r3, r7, #12
 8003196:	2224      	movs	r2, #36	; 0x24
 8003198:	2100      	movs	r1, #0
 800319a:	4618      	mov	r0, r3
 800319c:	f004 ffc1 	bl	8008122 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031a0:	463b      	mov	r3, r7
 80031a2:	2200      	movs	r2, #0
 80031a4:	601a      	str	r2, [r3, #0]
 80031a6:	605a      	str	r2, [r3, #4]
 80031a8:	609a      	str	r2, [r3, #8]

  htim1.Instance = TIM1;
 80031aa:	4b23      	ldr	r3, [pc, #140]	; (8003238 <MX_TIM1_Init+0xac>)
 80031ac:	4a23      	ldr	r2, [pc, #140]	; (800323c <MX_TIM1_Init+0xb0>)
 80031ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80031b0:	4b21      	ldr	r3, [pc, #132]	; (8003238 <MX_TIM1_Init+0xac>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031b6:	4b20      	ldr	r3, [pc, #128]	; (8003238 <MX_TIM1_Init+0xac>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80031bc:	4b1e      	ldr	r3, [pc, #120]	; (8003238 <MX_TIM1_Init+0xac>)
 80031be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031c4:	4b1c      	ldr	r3, [pc, #112]	; (8003238 <MX_TIM1_Init+0xac>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80031ca:	4b1b      	ldr	r3, [pc, #108]	; (8003238 <MX_TIM1_Init+0xac>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031d0:	4b19      	ldr	r3, [pc, #100]	; (8003238 <MX_TIM1_Init+0xac>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80031d6:	2303      	movs	r3, #3
 80031d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80031da:	2300      	movs	r3, #0
 80031dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80031de:	2301      	movs	r3, #1
 80031e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80031e2:	2300      	movs	r3, #0
 80031e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80031e6:	2300      	movs	r3, #0
 80031e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80031ea:	2300      	movs	r3, #0
 80031ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80031ee:	2301      	movs	r3, #1
 80031f0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80031f2:	2300      	movs	r3, #0
 80031f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80031f6:	2300      	movs	r3, #0
 80031f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80031fa:	f107 030c 	add.w	r3, r7, #12
 80031fe:	4619      	mov	r1, r3
 8003200:	480d      	ldr	r0, [pc, #52]	; (8003238 <MX_TIM1_Init+0xac>)
 8003202:	f004 f8f7 	bl	80073f4 <HAL_TIM_Encoder_Init>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 800320c:	f7ff fb92 	bl	8002934 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003210:	2300      	movs	r3, #0
 8003212:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003214:	2300      	movs	r3, #0
 8003216:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003218:	2300      	movs	r3, #0
 800321a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800321c:	463b      	mov	r3, r7
 800321e:	4619      	mov	r1, r3
 8003220:	4805      	ldr	r0, [pc, #20]	; (8003238 <MX_TIM1_Init+0xac>)
 8003222:	f004 fec1 	bl	8007fa8 <HAL_TIMEx_MasterConfigSynchronization>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800322c:	f7ff fb82 	bl	8002934 <Error_Handler>
  }

}
 8003230:	bf00      	nop
 8003232:	3730      	adds	r7, #48	; 0x30
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	20012ef0 	.word	0x20012ef0
 800323c:	40012c00 	.word	0x40012c00

08003240 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b08a      	sub	sp, #40	; 0x28
 8003244:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003246:	f107 031c 	add.w	r3, r7, #28
 800324a:	2200      	movs	r2, #0
 800324c:	601a      	str	r2, [r3, #0]
 800324e:	605a      	str	r2, [r3, #4]
 8003250:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003252:	463b      	mov	r3, r7
 8003254:	2200      	movs	r2, #0
 8003256:	601a      	str	r2, [r3, #0]
 8003258:	605a      	str	r2, [r3, #4]
 800325a:	609a      	str	r2, [r3, #8]
 800325c:	60da      	str	r2, [r3, #12]
 800325e:	611a      	str	r2, [r3, #16]
 8003260:	615a      	str	r2, [r3, #20]
 8003262:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8003264:	4b27      	ldr	r3, [pc, #156]	; (8003304 <MX_TIM3_Init+0xc4>)
 8003266:	4a28      	ldr	r2, [pc, #160]	; (8003308 <MX_TIM3_Init+0xc8>)
 8003268:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 800326a:	4b26      	ldr	r3, [pc, #152]	; (8003304 <MX_TIM3_Init+0xc4>)
 800326c:	224f      	movs	r2, #79	; 0x4f
 800326e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003270:	4b24      	ldr	r3, [pc, #144]	; (8003304 <MX_TIM3_Init+0xc4>)
 8003272:	2200      	movs	r2, #0
 8003274:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8003276:	4b23      	ldr	r3, [pc, #140]	; (8003304 <MX_TIM3_Init+0xc4>)
 8003278:	f240 32e7 	movw	r2, #999	; 0x3e7
 800327c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800327e:	4b21      	ldr	r3, [pc, #132]	; (8003304 <MX_TIM3_Init+0xc4>)
 8003280:	2200      	movs	r2, #0
 8003282:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003284:	4b1f      	ldr	r3, [pc, #124]	; (8003304 <MX_TIM3_Init+0xc4>)
 8003286:	2280      	movs	r2, #128	; 0x80
 8003288:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800328a:	481e      	ldr	r0, [pc, #120]	; (8003304 <MX_TIM3_Init+0xc4>)
 800328c:	f003 ff54 	bl	8007138 <HAL_TIM_PWM_Init>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8003296:	f7ff fb4d 	bl	8002934 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800329a:	2300      	movs	r3, #0
 800329c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800329e:	2300      	movs	r3, #0
 80032a0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80032a2:	f107 031c 	add.w	r3, r7, #28
 80032a6:	4619      	mov	r1, r3
 80032a8:	4816      	ldr	r0, [pc, #88]	; (8003304 <MX_TIM3_Init+0xc4>)
 80032aa:	f004 fe7d 	bl	8007fa8 <HAL_TIMEx_MasterConfigSynchronization>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80032b4:	f7ff fb3e 	bl	8002934 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032b8:	2360      	movs	r3, #96	; 0x60
 80032ba:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80032bc:	2300      	movs	r3, #0
 80032be:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032c0:	2300      	movs	r3, #0
 80032c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032c4:	2300      	movs	r3, #0
 80032c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80032c8:	463b      	mov	r3, r7
 80032ca:	2208      	movs	r2, #8
 80032cc:	4619      	mov	r1, r3
 80032ce:	480d      	ldr	r0, [pc, #52]	; (8003304 <MX_TIM3_Init+0xc4>)
 80032d0:	f004 f9c4 	bl	800765c <HAL_TIM_PWM_ConfigChannel>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80032da:	f7ff fb2b 	bl	8002934 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80032de:	463b      	mov	r3, r7
 80032e0:	220c      	movs	r2, #12
 80032e2:	4619      	mov	r1, r3
 80032e4:	4807      	ldr	r0, [pc, #28]	; (8003304 <MX_TIM3_Init+0xc4>)
 80032e6:	f004 f9b9 	bl	800765c <HAL_TIM_PWM_ConfigChannel>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80032f0:	f7ff fb20 	bl	8002934 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80032f4:	4803      	ldr	r0, [pc, #12]	; (8003304 <MX_TIM3_Init+0xc4>)
 80032f6:	f000 f86d 	bl	80033d4 <HAL_TIM_MspPostInit>

}
 80032fa:	bf00      	nop
 80032fc:	3728      	adds	r7, #40	; 0x28
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	20012ea4 	.word	0x20012ea4
 8003308:	40000400 	.word	0x40000400

0800330c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b08a      	sub	sp, #40	; 0x28
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003314:	f107 0314 	add.w	r3, r7, #20
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	605a      	str	r2, [r3, #4]
 800331e:	609a      	str	r2, [r3, #8]
 8003320:	60da      	str	r2, [r3, #12]
 8003322:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a18      	ldr	r2, [pc, #96]	; (800338c <HAL_TIM_Encoder_MspInit+0x80>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d129      	bne.n	8003382 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800332e:	4b18      	ldr	r3, [pc, #96]	; (8003390 <HAL_TIM_Encoder_MspInit+0x84>)
 8003330:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003332:	4a17      	ldr	r2, [pc, #92]	; (8003390 <HAL_TIM_Encoder_MspInit+0x84>)
 8003334:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003338:	6613      	str	r3, [r2, #96]	; 0x60
 800333a:	4b15      	ldr	r3, [pc, #84]	; (8003390 <HAL_TIM_Encoder_MspInit+0x84>)
 800333c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800333e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003342:	613b      	str	r3, [r7, #16]
 8003344:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003346:	4b12      	ldr	r3, [pc, #72]	; (8003390 <HAL_TIM_Encoder_MspInit+0x84>)
 8003348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800334a:	4a11      	ldr	r2, [pc, #68]	; (8003390 <HAL_TIM_Encoder_MspInit+0x84>)
 800334c:	f043 0301 	orr.w	r3, r3, #1
 8003350:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003352:	4b0f      	ldr	r3, [pc, #60]	; (8003390 <HAL_TIM_Encoder_MspInit+0x84>)
 8003354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800335e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003362:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003364:	2302      	movs	r3, #2
 8003366:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003368:	2301      	movs	r3, #1
 800336a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800336c:	2300      	movs	r3, #0
 800336e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003370:	2301      	movs	r3, #1
 8003372:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003374:	f107 0314 	add.w	r3, r7, #20
 8003378:	4619      	mov	r1, r3
 800337a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800337e:	f001 fc31 	bl	8004be4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003382:	bf00      	nop
 8003384:	3728      	adds	r7, #40	; 0x28
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	40012c00 	.word	0x40012c00
 8003390:	40021000 	.word	0x40021000

08003394 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a0a      	ldr	r2, [pc, #40]	; (80033cc <HAL_TIM_PWM_MspInit+0x38>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d10b      	bne.n	80033be <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033a6:	4b0a      	ldr	r3, [pc, #40]	; (80033d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80033a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033aa:	4a09      	ldr	r2, [pc, #36]	; (80033d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80033ac:	f043 0302 	orr.w	r3, r3, #2
 80033b0:	6593      	str	r3, [r2, #88]	; 0x58
 80033b2:	4b07      	ldr	r3, [pc, #28]	; (80033d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80033b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	60fb      	str	r3, [r7, #12]
 80033bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80033be:	bf00      	nop
 80033c0:	3714      	adds	r7, #20
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	40000400 	.word	0x40000400
 80033d0:	40021000 	.word	0x40021000

080033d4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b08a      	sub	sp, #40	; 0x28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033dc:	f107 0314 	add.w	r3, r7, #20
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	605a      	str	r2, [r3, #4]
 80033e6:	609a      	str	r2, [r3, #8]
 80033e8:	60da      	str	r2, [r3, #12]
 80033ea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a1f      	ldr	r2, [pc, #124]	; (8003470 <HAL_TIM_MspPostInit+0x9c>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d138      	bne.n	8003468 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033f6:	4b1f      	ldr	r3, [pc, #124]	; (8003474 <HAL_TIM_MspPostInit+0xa0>)
 80033f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033fa:	4a1e      	ldr	r2, [pc, #120]	; (8003474 <HAL_TIM_MspPostInit+0xa0>)
 80033fc:	f043 0302 	orr.w	r3, r3, #2
 8003400:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003402:	4b1c      	ldr	r3, [pc, #112]	; (8003474 <HAL_TIM_MspPostInit+0xa0>)
 8003404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	613b      	str	r3, [r7, #16]
 800340c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800340e:	4b19      	ldr	r3, [pc, #100]	; (8003474 <HAL_TIM_MspPostInit+0xa0>)
 8003410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003412:	4a18      	ldr	r2, [pc, #96]	; (8003474 <HAL_TIM_MspPostInit+0xa0>)
 8003414:	f043 0304 	orr.w	r3, r3, #4
 8003418:	64d3      	str	r3, [r2, #76]	; 0x4c
 800341a:	4b16      	ldr	r3, [pc, #88]	; (8003474 <HAL_TIM_MspPostInit+0xa0>)
 800341c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800341e:	f003 0304 	and.w	r3, r3, #4
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GEN_OUT_Pin;
 8003426:	2301      	movs	r3, #1
 8003428:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800342a:	2302      	movs	r3, #2
 800342c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342e:	2300      	movs	r3, #0
 8003430:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003432:	2300      	movs	r3, #0
 8003434:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003436:	2302      	movs	r3, #2
 8003438:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GEN_OUT_GPIO_Port, &GPIO_InitStruct);
 800343a:	f107 0314 	add.w	r3, r7, #20
 800343e:	4619      	mov	r1, r3
 8003440:	480d      	ldr	r0, [pc, #52]	; (8003478 <HAL_TIM_MspPostInit+0xa4>)
 8003442:	f001 fbcf 	bl	8004be4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TFT_LED_Pin;
 8003446:	f44f 7300 	mov.w	r3, #512	; 0x200
 800344a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800344c:	2302      	movs	r3, #2
 800344e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003450:	2300      	movs	r3, #0
 8003452:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003454:	2300      	movs	r3, #0
 8003456:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003458:	2302      	movs	r3, #2
 800345a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TFT_LED_GPIO_Port, &GPIO_InitStruct);
 800345c:	f107 0314 	add.w	r3, r7, #20
 8003460:	4619      	mov	r1, r3
 8003462:	4806      	ldr	r0, [pc, #24]	; (800347c <HAL_TIM_MspPostInit+0xa8>)
 8003464:	f001 fbbe 	bl	8004be4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003468:	bf00      	nop
 800346a:	3728      	adds	r7, #40	; 0x28
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40000400 	.word	0x40000400
 8003474:	40021000 	.word	0x40021000
 8003478:	48000400 	.word	0x48000400
 800347c:	48000800 	.word	0x48000800

08003480 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003480:	f8df d034 	ldr.w	sp, [pc, #52]	; 80034b8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003484:	f7ff fe4c 	bl	8003120 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003488:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800348a:	e003      	b.n	8003494 <LoopCopyDataInit>

0800348c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800348c:	4b0b      	ldr	r3, [pc, #44]	; (80034bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800348e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003490:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003492:	3104      	adds	r1, #4

08003494 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003494:	480a      	ldr	r0, [pc, #40]	; (80034c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003496:	4b0b      	ldr	r3, [pc, #44]	; (80034c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003498:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800349a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800349c:	d3f6      	bcc.n	800348c <CopyDataInit>
	ldr	r2, =_sbss
 800349e:	4a0a      	ldr	r2, [pc, #40]	; (80034c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80034a0:	e002      	b.n	80034a8 <LoopFillZerobss>

080034a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80034a2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80034a4:	f842 3b04 	str.w	r3, [r2], #4

080034a8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80034a8:	4b08      	ldr	r3, [pc, #32]	; (80034cc <LoopForever+0x16>)
	cmp	r2, r3
 80034aa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80034ac:	d3f9      	bcc.n	80034a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034ae:	f004 fe09 	bl	80080c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80034b2:	f7ff f89d 	bl	80025f0 <main>

080034b6 <LoopForever>:

LoopForever:
    b LoopForever
 80034b6:	e7fe      	b.n	80034b6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80034b8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80034bc:	0800a678 	.word	0x0800a678
	ldr	r0, =_sdata
 80034c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80034c4:	200000a8 	.word	0x200000a8
	ldr	r2, =_sbss
 80034c8:	200000a8 	.word	0x200000a8
	ldr	r3, = _ebss
 80034cc:	20012f44 	.word	0x20012f44

080034d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80034d0:	e7fe      	b.n	80034d0 <ADC1_2_IRQHandler>
	...

080034d4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80034da:	2300      	movs	r3, #0
 80034dc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034de:	4b0c      	ldr	r3, [pc, #48]	; (8003510 <HAL_Init+0x3c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a0b      	ldr	r2, [pc, #44]	; (8003510 <HAL_Init+0x3c>)
 80034e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034e8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034ea:	2003      	movs	r0, #3
 80034ec:	f001 f900 	bl	80046f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80034f0:	2000      	movs	r0, #0
 80034f2:	f000 f80f 	bl	8003514 <HAL_InitTick>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d002      	beq.n	8003502 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	71fb      	strb	r3, [r7, #7]
 8003500:	e001      	b.n	8003506 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003502:	f7ff fd67 	bl	8002fd4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003506:	79fb      	ldrb	r3, [r7, #7]
}
 8003508:	4618      	mov	r0, r3
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	40022000 	.word	0x40022000

08003514 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800351c:	2300      	movs	r3, #0
 800351e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003520:	4b17      	ldr	r3, [pc, #92]	; (8003580 <HAL_InitTick+0x6c>)
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d023      	beq.n	8003570 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003528:	4b16      	ldr	r3, [pc, #88]	; (8003584 <HAL_InitTick+0x70>)
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	4b14      	ldr	r3, [pc, #80]	; (8003580 <HAL_InitTick+0x6c>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	4619      	mov	r1, r3
 8003532:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003536:	fbb3 f3f1 	udiv	r3, r3, r1
 800353a:	fbb2 f3f3 	udiv	r3, r2, r3
 800353e:	4618      	mov	r0, r3
 8003540:	f001 f90b 	bl	800475a <HAL_SYSTICK_Config>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10f      	bne.n	800356a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2b0f      	cmp	r3, #15
 800354e:	d809      	bhi.n	8003564 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003550:	2200      	movs	r2, #0
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	f04f 30ff 	mov.w	r0, #4294967295
 8003558:	f001 f8d5 	bl	8004706 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800355c:	4a0a      	ldr	r2, [pc, #40]	; (8003588 <HAL_InitTick+0x74>)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6013      	str	r3, [r2, #0]
 8003562:	e007      	b.n	8003574 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	73fb      	strb	r3, [r7, #15]
 8003568:	e004      	b.n	8003574 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	73fb      	strb	r3, [r7, #15]
 800356e:	e001      	b.n	8003574 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003574:	7bfb      	ldrb	r3, [r7, #15]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	2000003c 	.word	0x2000003c
 8003584:	20000034 	.word	0x20000034
 8003588:	20000038 	.word	0x20000038

0800358c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003590:	4b06      	ldr	r3, [pc, #24]	; (80035ac <HAL_IncTick+0x20>)
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	461a      	mov	r2, r3
 8003596:	4b06      	ldr	r3, [pc, #24]	; (80035b0 <HAL_IncTick+0x24>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4413      	add	r3, r2
 800359c:	4a04      	ldr	r2, [pc, #16]	; (80035b0 <HAL_IncTick+0x24>)
 800359e:	6013      	str	r3, [r2, #0]
}
 80035a0:	bf00      	nop
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	2000003c 	.word	0x2000003c
 80035b0:	20012f3c 	.word	0x20012f3c

080035b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  return uwTick;
 80035b8:	4b03      	ldr	r3, [pc, #12]	; (80035c8 <HAL_GetTick+0x14>)
 80035ba:	681b      	ldr	r3, [r3, #0]
}
 80035bc:	4618      	mov	r0, r3
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	20012f3c 	.word	0x20012f3c

080035cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035d4:	f7ff ffee 	bl	80035b4 <HAL_GetTick>
 80035d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e4:	d005      	beq.n	80035f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80035e6:	4b09      	ldr	r3, [pc, #36]	; (800360c <HAL_Delay+0x40>)
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	461a      	mov	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	4413      	add	r3, r2
 80035f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80035f2:	bf00      	nop
 80035f4:	f7ff ffde 	bl	80035b4 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	429a      	cmp	r2, r3
 8003602:	d8f7      	bhi.n	80035f4 <HAL_Delay+0x28>
  {
  }
}
 8003604:	bf00      	nop
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	2000003c 	.word	0x2000003c

08003610 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	431a      	orrs	r2, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	609a      	str	r2, [r3, #8]
}
 800362a:	bf00      	nop
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr

08003636 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003636:	b480      	push	{r7}
 8003638:	b083      	sub	sp, #12
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
 800363e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	431a      	orrs	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	609a      	str	r2, [r3, #8]
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800366c:	4618      	mov	r0, r3
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003678:	b480      	push	{r7}
 800367a:	b087      	sub	sp, #28
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
 8003684:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	3360      	adds	r3, #96	; 0x60
 800368a:	461a      	mov	r2, r3
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4413      	add	r3, r2
 8003692:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	4b08      	ldr	r3, [pc, #32]	; (80036bc <LL_ADC_SetOffset+0x44>)
 800369a:	4013      	ands	r3, r2
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	4313      	orrs	r3, r2
 80036a8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80036b0:	bf00      	nop
 80036b2:	371c      	adds	r7, #28
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr
 80036bc:	03fff000 	.word	0x03fff000

080036c0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	3360      	adds	r3, #96	; 0x60
 80036ce:	461a      	mov	r2, r3
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	4413      	add	r3, r2
 80036d6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b087      	sub	sp, #28
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	3360      	adds	r3, #96	; 0x60
 80036fc:	461a      	mov	r2, r3
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	4413      	add	r3, r2
 8003704:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	431a      	orrs	r2, r3
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003716:	bf00      	nop
 8003718:	371c      	adds	r7, #28
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003722:	b480      	push	{r7}
 8003724:	b087      	sub	sp, #28
 8003726:	af00      	add	r7, sp, #0
 8003728:	60f8      	str	r0, [r7, #12]
 800372a:	60b9      	str	r1, [r7, #8]
 800372c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	3330      	adds	r3, #48	; 0x30
 8003732:	461a      	mov	r2, r3
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	0a1b      	lsrs	r3, r3, #8
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	f003 030c 	and.w	r3, r3, #12
 800373e:	4413      	add	r3, r2
 8003740:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	f003 031f 	and.w	r3, r3, #31
 800374c:	211f      	movs	r1, #31
 800374e:	fa01 f303 	lsl.w	r3, r1, r3
 8003752:	43db      	mvns	r3, r3
 8003754:	401a      	ands	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	0e9b      	lsrs	r3, r3, #26
 800375a:	f003 011f 	and.w	r1, r3, #31
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	f003 031f 	and.w	r3, r3, #31
 8003764:	fa01 f303 	lsl.w	r3, r1, r3
 8003768:	431a      	orrs	r2, r3
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800376e:	bf00      	nop
 8003770:	371c      	adds	r7, #28
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr

0800377a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800377a:	b480      	push	{r7}
 800377c:	b087      	sub	sp, #28
 800377e:	af00      	add	r7, sp, #0
 8003780:	60f8      	str	r0, [r7, #12]
 8003782:	60b9      	str	r1, [r7, #8]
 8003784:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	3314      	adds	r3, #20
 800378a:	461a      	mov	r2, r3
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	0e5b      	lsrs	r3, r3, #25
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	f003 0304 	and.w	r3, r3, #4
 8003796:	4413      	add	r3, r2
 8003798:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	0d1b      	lsrs	r3, r3, #20
 80037a2:	f003 031f 	and.w	r3, r3, #31
 80037a6:	2107      	movs	r1, #7
 80037a8:	fa01 f303 	lsl.w	r3, r1, r3
 80037ac:	43db      	mvns	r3, r3
 80037ae:	401a      	ands	r2, r3
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	0d1b      	lsrs	r3, r3, #20
 80037b4:	f003 031f 	and.w	r3, r3, #31
 80037b8:	6879      	ldr	r1, [r7, #4]
 80037ba:	fa01 f303 	lsl.w	r3, r1, r3
 80037be:	431a      	orrs	r2, r3
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80037c4:	bf00      	nop
 80037c6:	371c      	adds	r7, #28
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037e8:	43db      	mvns	r3, r3
 80037ea:	401a      	ands	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f003 0318 	and.w	r3, r3, #24
 80037f2:	4908      	ldr	r1, [pc, #32]	; (8003814 <LL_ADC_SetChannelSingleDiff+0x44>)
 80037f4:	40d9      	lsrs	r1, r3
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	400b      	ands	r3, r1
 80037fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037fe:	431a      	orrs	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003806:	bf00      	nop
 8003808:	3714      	adds	r7, #20
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	0007ffff 	.word	0x0007ffff

08003818 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003828:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	6093      	str	r3, [r2, #8]
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800384c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003850:	d101      	bne.n	8003856 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003852:	2301      	movs	r3, #1
 8003854:	e000      	b.n	8003858 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003874:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003878:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800389c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80038a0:	d101      	bne.n	80038a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d101      	bne.n	80038cc <LL_ADC_IsEnabled+0x18>
 80038c8:	2301      	movs	r3, #1
 80038ca:	e000      	b.n	80038ce <LL_ADC_IsEnabled+0x1a>
 80038cc:	2300      	movs	r3, #0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	370c      	adds	r7, #12
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr

080038da <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80038da:	b480      	push	{r7}
 80038dc:	b083      	sub	sp, #12
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f003 0304 	and.w	r3, r3, #4
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	d101      	bne.n	80038f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80038ee:	2301      	movs	r3, #1
 80038f0:	e000      	b.n	80038f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b08      	cmp	r3, #8
 8003912:	d101      	bne.n	8003918 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003914:	2301      	movs	r3, #1
 8003916:	e000      	b.n	800391a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	370c      	adds	r7, #12
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
	...

08003928 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003928:	b590      	push	{r4, r7, lr}
 800392a:	b089      	sub	sp, #36	; 0x24
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003934:	2300      	movs	r3, #0
 8003936:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d101      	bne.n	8003942 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e134      	b.n	8003bac <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	691b      	ldr	r3, [r3, #16]
 8003946:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394c:	2b00      	cmp	r3, #0
 800394e:	d109      	bne.n	8003964 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f7fe fc4f 	bl	80021f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff ff67 	bl	800383c <LL_ADC_IsDeepPowerDownEnabled>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d004      	beq.n	800397e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4618      	mov	r0, r3
 800397a:	f7ff ff4d 	bl	8003818 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4618      	mov	r0, r3
 8003984:	f7ff ff82 	bl	800388c <LL_ADC_IsInternalRegulatorEnabled>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d113      	bne.n	80039b6 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff ff66 	bl	8003864 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003998:	4b86      	ldr	r3, [pc, #536]	; (8003bb4 <HAL_ADC_Init+0x28c>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	099b      	lsrs	r3, r3, #6
 800399e:	4a86      	ldr	r2, [pc, #536]	; (8003bb8 <HAL_ADC_Init+0x290>)
 80039a0:	fba2 2303 	umull	r2, r3, r2, r3
 80039a4:	099b      	lsrs	r3, r3, #6
 80039a6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80039a8:	e002      	b.n	80039b0 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	3b01      	subs	r3, #1
 80039ae:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1f9      	bne.n	80039aa <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7ff ff66 	bl	800388c <LL_ADC_IsInternalRegulatorEnabled>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d10d      	bne.n	80039e2 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ca:	f043 0210 	orr.w	r2, r3, #16
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d6:	f043 0201 	orr.w	r2, r3, #1
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7ff ff77 	bl	80038da <LL_ADC_REG_IsConversionOngoing>
 80039ec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f2:	f003 0310 	and.w	r3, r3, #16
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	f040 80cf 	bne.w	8003b9a <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	f040 80cb 	bne.w	8003b9a <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a08:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003a0c:	f043 0202 	orr.w	r2, r3, #2
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff ff4b 	bl	80038b4 <LL_ADC_IsEnabled>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d115      	bne.n	8003a50 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a24:	4865      	ldr	r0, [pc, #404]	; (8003bbc <HAL_ADC_Init+0x294>)
 8003a26:	f7ff ff45 	bl	80038b4 <LL_ADC_IsEnabled>
 8003a2a:	4604      	mov	r4, r0
 8003a2c:	4864      	ldr	r0, [pc, #400]	; (8003bc0 <HAL_ADC_Init+0x298>)
 8003a2e:	f7ff ff41 	bl	80038b4 <LL_ADC_IsEnabled>
 8003a32:	4603      	mov	r3, r0
 8003a34:	431c      	orrs	r4, r3
 8003a36:	4863      	ldr	r0, [pc, #396]	; (8003bc4 <HAL_ADC_Init+0x29c>)
 8003a38:	f7ff ff3c 	bl	80038b4 <LL_ADC_IsEnabled>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	4323      	orrs	r3, r4
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d105      	bne.n	8003a50 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	4619      	mov	r1, r3
 8003a4a:	485f      	ldr	r0, [pc, #380]	; (8003bc8 <HAL_ADC_Init+0x2a0>)
 8003a4c:	f7ff fde0 	bl	8003610 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	7e5b      	ldrb	r3, [r3, #25]
 8003a54:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a5a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003a60:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003a66:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a6e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a70:	4313      	orrs	r3, r2
 8003a72:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d106      	bne.n	8003a8c <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a82:	3b01      	subs	r3, #1
 8003a84:	045b      	lsls	r3, r3, #17
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d009      	beq.n	8003aa8 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a98:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68da      	ldr	r2, [r3, #12]
 8003aae:	4b47      	ldr	r3, [pc, #284]	; (8003bcc <HAL_ADC_Init+0x2a4>)
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	6812      	ldr	r2, [r2, #0]
 8003ab6:	69b9      	ldr	r1, [r7, #24]
 8003ab8:	430b      	orrs	r3, r1
 8003aba:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7ff ff0a 	bl	80038da <LL_ADC_REG_IsConversionOngoing>
 8003ac6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff17 	bl	8003900 <LL_ADC_INJ_IsConversionOngoing>
 8003ad2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d13d      	bne.n	8003b56 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d13a      	bne.n	8003b56 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ae4:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003aec:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003aee:	4313      	orrs	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003afc:	f023 0302 	bic.w	r3, r3, #2
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	6812      	ldr	r2, [r2, #0]
 8003b04:	69b9      	ldr	r1, [r7, #24]
 8003b06:	430b      	orrs	r3, r1
 8003b08:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d118      	bne.n	8003b46 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	691b      	ldr	r3, [r3, #16]
 8003b1a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003b1e:	f023 0304 	bic.w	r3, r3, #4
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003b2a:	4311      	orrs	r1, r2
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003b30:	4311      	orrs	r1, r2
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003b36:	430a      	orrs	r2, r1
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f042 0201 	orr.w	r2, r2, #1
 8003b42:	611a      	str	r2, [r3, #16]
 8003b44:	e007      	b.n	8003b56 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	691a      	ldr	r2, [r3, #16]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 0201 	bic.w	r2, r2, #1
 8003b54:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d10c      	bne.n	8003b78 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b64:	f023 010f 	bic.w	r1, r3, #15
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	69db      	ldr	r3, [r3, #28]
 8003b6c:	1e5a      	subs	r2, r3, #1
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	631a      	str	r2, [r3, #48]	; 0x30
 8003b76:	e007      	b.n	8003b88 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f022 020f 	bic.w	r2, r2, #15
 8003b86:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b8c:	f023 0303 	bic.w	r3, r3, #3
 8003b90:	f043 0201 	orr.w	r2, r3, #1
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	655a      	str	r2, [r3, #84]	; 0x54
 8003b98:	e007      	b.n	8003baa <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b9e:	f043 0210 	orr.w	r2, r3, #16
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003baa:	7ffb      	ldrb	r3, [r7, #31]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3724      	adds	r7, #36	; 0x24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd90      	pop	{r4, r7, pc}
 8003bb4:	20000034 	.word	0x20000034
 8003bb8:	053e2d63 	.word	0x053e2d63
 8003bbc:	50040000 	.word	0x50040000
 8003bc0:	50040100 	.word	0x50040100
 8003bc4:	50040200 	.word	0x50040200
 8003bc8:	50040300 	.word	0x50040300
 8003bcc:	fff0c007 	.word	0xfff0c007

08003bd0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b0b6      	sub	sp, #216	; 0xd8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003be0:	2300      	movs	r3, #0
 8003be2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d101      	bne.n	8003bf2 <HAL_ADC_ConfigChannel+0x22>
 8003bee:	2302      	movs	r3, #2
 8003bf0:	e3c6      	b.n	8004380 <HAL_ADC_ConfigChannel+0x7b0>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7ff fe6b 	bl	80038da <LL_ADC_REG_IsConversionOngoing>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	f040 83a7 	bne.w	800435a <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	2b05      	cmp	r3, #5
 8003c12:	d824      	bhi.n	8003c5e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	3b02      	subs	r3, #2
 8003c1a:	2b03      	cmp	r3, #3
 8003c1c:	d81b      	bhi.n	8003c56 <HAL_ADC_ConfigChannel+0x86>
 8003c1e:	a201      	add	r2, pc, #4	; (adr r2, 8003c24 <HAL_ADC_ConfigChannel+0x54>)
 8003c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c24:	08003c35 	.word	0x08003c35
 8003c28:	08003c3d 	.word	0x08003c3d
 8003c2c:	08003c45 	.word	0x08003c45
 8003c30:	08003c4d 	.word	0x08003c4d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	220c      	movs	r2, #12
 8003c38:	605a      	str	r2, [r3, #4]
          break;
 8003c3a:	e011      	b.n	8003c60 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	2212      	movs	r2, #18
 8003c40:	605a      	str	r2, [r3, #4]
          break;
 8003c42:	e00d      	b.n	8003c60 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	2218      	movs	r2, #24
 8003c48:	605a      	str	r2, [r3, #4]
          break;
 8003c4a:	e009      	b.n	8003c60 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c52:	605a      	str	r2, [r3, #4]
          break;
 8003c54:	e004      	b.n	8003c60 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	2206      	movs	r2, #6
 8003c5a:	605a      	str	r2, [r3, #4]
          break;
 8003c5c:	e000      	b.n	8003c60 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003c5e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6818      	ldr	r0, [r3, #0]
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	6859      	ldr	r1, [r3, #4]
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	f7ff fd58 	bl	8003722 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7ff fe2f 	bl	80038da <LL_ADC_REG_IsConversionOngoing>
 8003c7c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff fe3b 	bl	8003900 <LL_ADC_INJ_IsConversionOngoing>
 8003c8a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003c8e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f040 81a6 	bne.w	8003fe4 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003c98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	f040 81a1 	bne.w	8003fe4 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6818      	ldr	r0, [r3, #0]
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	6819      	ldr	r1, [r3, #0]
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	461a      	mov	r2, r3
 8003cb0:	f7ff fd63 	bl	800377a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	695a      	ldr	r2, [r3, #20]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	08db      	lsrs	r3, r3, #3
 8003cc0:	f003 0303 	and.w	r3, r3, #3
 8003cc4:	005b      	lsls	r3, r3, #1
 8003cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	d00a      	beq.n	8003cec <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6818      	ldr	r0, [r3, #0]
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	6919      	ldr	r1, [r3, #16]
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003ce6:	f7ff fcc7 	bl	8003678 <LL_ADC_SetOffset>
 8003cea:	e17b      	b.n	8003fe4 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7ff fce4 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d10a      	bne.n	8003d18 <HAL_ADC_ConfigChannel+0x148>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	2100      	movs	r1, #0
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f7ff fcd9 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	0e9b      	lsrs	r3, r3, #26
 8003d12:	f003 021f 	and.w	r2, r3, #31
 8003d16:	e01e      	b.n	8003d56 <HAL_ADC_ConfigChannel+0x186>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7ff fcce 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003d24:	4603      	mov	r3, r0
 8003d26:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d2a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003d2e:	fa93 f3a3 	rbit	r3, r3
 8003d32:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003d36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003d3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003d3e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8003d46:	2320      	movs	r3, #32
 8003d48:	e004      	b.n	8003d54 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8003d4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003d4e:	fab3 f383 	clz	r3, r3
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d105      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x19e>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	0e9b      	lsrs	r3, r3, #26
 8003d68:	f003 031f 	and.w	r3, r3, #31
 8003d6c:	e018      	b.n	8003da0 <HAL_ADC_ConfigChannel+0x1d0>
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d76:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003d7a:	fa93 f3a3 	rbit	r3, r3
 8003d7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003d82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d86:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003d8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d101      	bne.n	8003d96 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8003d92:	2320      	movs	r3, #32
 8003d94:	e004      	b.n	8003da0 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8003d96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003d9a:	fab3 f383 	clz	r3, r3
 8003d9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d106      	bne.n	8003db2 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2200      	movs	r2, #0
 8003daa:	2100      	movs	r1, #0
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7ff fc9d 	bl	80036ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2101      	movs	r1, #1
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff fc81 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d10a      	bne.n	8003dde <HAL_ADC_ConfigChannel+0x20e>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2101      	movs	r1, #1
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff fc76 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	0e9b      	lsrs	r3, r3, #26
 8003dd8:	f003 021f 	and.w	r2, r3, #31
 8003ddc:	e01e      	b.n	8003e1c <HAL_ADC_ConfigChannel+0x24c>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2101      	movs	r1, #1
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7ff fc6b 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003dea:	4603      	mov	r3, r0
 8003dec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003df4:	fa93 f3a3 	rbit	r3, r3
 8003df8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003dfc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003e00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003e04:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d101      	bne.n	8003e10 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8003e0c:	2320      	movs	r3, #32
 8003e0e:	e004      	b.n	8003e1a <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8003e10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003e14:	fab3 f383 	clz	r3, r3
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d105      	bne.n	8003e34 <HAL_ADC_ConfigChannel+0x264>
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	0e9b      	lsrs	r3, r3, #26
 8003e2e:	f003 031f 	and.w	r3, r3, #31
 8003e32:	e018      	b.n	8003e66 <HAL_ADC_ConfigChannel+0x296>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e40:	fa93 f3a3 	rbit	r3, r3
 8003e44:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003e48:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003e4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003e50:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d101      	bne.n	8003e5c <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8003e58:	2320      	movs	r3, #32
 8003e5a:	e004      	b.n	8003e66 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8003e5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003e60:	fab3 f383 	clz	r3, r3
 8003e64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d106      	bne.n	8003e78 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	2101      	movs	r1, #1
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7ff fc3a 	bl	80036ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2102      	movs	r1, #2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7ff fc1e 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003e84:	4603      	mov	r3, r0
 8003e86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10a      	bne.n	8003ea4 <HAL_ADC_ConfigChannel+0x2d4>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2102      	movs	r1, #2
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7ff fc13 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	0e9b      	lsrs	r3, r3, #26
 8003e9e:	f003 021f 	and.w	r2, r3, #31
 8003ea2:	e01e      	b.n	8003ee2 <HAL_ADC_ConfigChannel+0x312>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2102      	movs	r1, #2
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7ff fc08 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003eba:	fa93 f3a3 	rbit	r3, r3
 8003ebe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003ec2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003ec6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003eca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d101      	bne.n	8003ed6 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8003ed2:	2320      	movs	r3, #32
 8003ed4:	e004      	b.n	8003ee0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8003ed6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003eda:	fab3 f383 	clz	r3, r3
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d105      	bne.n	8003efa <HAL_ADC_ConfigChannel+0x32a>
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	0e9b      	lsrs	r3, r3, #26
 8003ef4:	f003 031f 	and.w	r3, r3, #31
 8003ef8:	e016      	b.n	8003f28 <HAL_ADC_ConfigChannel+0x358>
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f02:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003f06:	fa93 f3a3 	rbit	r3, r3
 8003f0a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003f0c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003f0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003f12:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8003f1a:	2320      	movs	r3, #32
 8003f1c:	e004      	b.n	8003f28 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8003f1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f22:	fab3 f383 	clz	r3, r3
 8003f26:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d106      	bne.n	8003f3a <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2200      	movs	r2, #0
 8003f32:	2102      	movs	r1, #2
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7ff fbd9 	bl	80036ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2103      	movs	r1, #3
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff fbbd 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003f46:	4603      	mov	r3, r0
 8003f48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d10a      	bne.n	8003f66 <HAL_ADC_ConfigChannel+0x396>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2103      	movs	r1, #3
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7ff fbb2 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	0e9b      	lsrs	r3, r3, #26
 8003f60:	f003 021f 	and.w	r2, r3, #31
 8003f64:	e017      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x3c6>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2103      	movs	r1, #3
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff fba7 	bl	80036c0 <LL_ADC_GetOffsetChannel>
 8003f72:	4603      	mov	r3, r0
 8003f74:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f78:	fa93 f3a3 	rbit	r3, r3
 8003f7c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003f7e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f80:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003f82:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d101      	bne.n	8003f8c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8003f88:	2320      	movs	r3, #32
 8003f8a:	e003      	b.n	8003f94 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8003f8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f8e:	fab3 f383 	clz	r3, r3
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d105      	bne.n	8003fae <HAL_ADC_ConfigChannel+0x3de>
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	0e9b      	lsrs	r3, r3, #26
 8003fa8:	f003 031f 	and.w	r3, r3, #31
 8003fac:	e011      	b.n	8003fd2 <HAL_ADC_ConfigChannel+0x402>
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003fb6:	fa93 f3a3 	rbit	r3, r3
 8003fba:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003fbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003fbe:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003fc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d101      	bne.n	8003fca <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8003fc6:	2320      	movs	r3, #32
 8003fc8:	e003      	b.n	8003fd2 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8003fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fcc:	fab3 f383 	clz	r3, r3
 8003fd0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d106      	bne.n	8003fe4 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	2103      	movs	r1, #3
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7ff fb84 	bl	80036ec <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff fc63 	bl	80038b4 <LL_ADC_IsEnabled>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f040 813f 	bne.w	8004274 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6818      	ldr	r0, [r3, #0]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	6819      	ldr	r1, [r3, #0]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	461a      	mov	r2, r3
 8004004:	f7ff fbe4 	bl	80037d0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	4a8e      	ldr	r2, [pc, #568]	; (8004248 <HAL_ADC_ConfigChannel+0x678>)
 800400e:	4293      	cmp	r3, r2
 8004010:	f040 8130 	bne.w	8004274 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10b      	bne.n	800403c <HAL_ADC_ConfigChannel+0x46c>
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	0e9b      	lsrs	r3, r3, #26
 800402a:	3301      	adds	r3, #1
 800402c:	f003 031f 	and.w	r3, r3, #31
 8004030:	2b09      	cmp	r3, #9
 8004032:	bf94      	ite	ls
 8004034:	2301      	movls	r3, #1
 8004036:	2300      	movhi	r3, #0
 8004038:	b2db      	uxtb	r3, r3
 800403a:	e019      	b.n	8004070 <HAL_ADC_ConfigChannel+0x4a0>
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004042:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004044:	fa93 f3a3 	rbit	r3, r3
 8004048:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800404a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800404c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800404e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004050:	2b00      	cmp	r3, #0
 8004052:	d101      	bne.n	8004058 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004054:	2320      	movs	r3, #32
 8004056:	e003      	b.n	8004060 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8004058:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800405a:	fab3 f383 	clz	r3, r3
 800405e:	b2db      	uxtb	r3, r3
 8004060:	3301      	adds	r3, #1
 8004062:	f003 031f 	and.w	r3, r3, #31
 8004066:	2b09      	cmp	r3, #9
 8004068:	bf94      	ite	ls
 800406a:	2301      	movls	r3, #1
 800406c:	2300      	movhi	r3, #0
 800406e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004070:	2b00      	cmp	r3, #0
 8004072:	d079      	beq.n	8004168 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800407c:	2b00      	cmp	r3, #0
 800407e:	d107      	bne.n	8004090 <HAL_ADC_ConfigChannel+0x4c0>
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	0e9b      	lsrs	r3, r3, #26
 8004086:	3301      	adds	r3, #1
 8004088:	069b      	lsls	r3, r3, #26
 800408a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800408e:	e015      	b.n	80040bc <HAL_ADC_ConfigChannel+0x4ec>
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004096:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004098:	fa93 f3a3 	rbit	r3, r3
 800409c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800409e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040a0:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80040a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d101      	bne.n	80040ac <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 80040a8:	2320      	movs	r3, #32
 80040aa:	e003      	b.n	80040b4 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80040ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040ae:	fab3 f383 	clz	r3, r3
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	3301      	adds	r3, #1
 80040b6:	069b      	lsls	r3, r3, #26
 80040b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d109      	bne.n	80040dc <HAL_ADC_ConfigChannel+0x50c>
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	0e9b      	lsrs	r3, r3, #26
 80040ce:	3301      	adds	r3, #1
 80040d0:	f003 031f 	and.w	r3, r3, #31
 80040d4:	2101      	movs	r1, #1
 80040d6:	fa01 f303 	lsl.w	r3, r1, r3
 80040da:	e017      	b.n	800410c <HAL_ADC_ConfigChannel+0x53c>
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040e4:	fa93 f3a3 	rbit	r3, r3
 80040e8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80040ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ec:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80040ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80040f4:	2320      	movs	r3, #32
 80040f6:	e003      	b.n	8004100 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80040f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040fa:	fab3 f383 	clz	r3, r3
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	3301      	adds	r3, #1
 8004102:	f003 031f 	and.w	r3, r3, #31
 8004106:	2101      	movs	r1, #1
 8004108:	fa01 f303 	lsl.w	r3, r1, r3
 800410c:	ea42 0103 	orr.w	r1, r2, r3
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004118:	2b00      	cmp	r3, #0
 800411a:	d10a      	bne.n	8004132 <HAL_ADC_ConfigChannel+0x562>
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	0e9b      	lsrs	r3, r3, #26
 8004122:	3301      	adds	r3, #1
 8004124:	f003 021f 	and.w	r2, r3, #31
 8004128:	4613      	mov	r3, r2
 800412a:	005b      	lsls	r3, r3, #1
 800412c:	4413      	add	r3, r2
 800412e:	051b      	lsls	r3, r3, #20
 8004130:	e018      	b.n	8004164 <HAL_ADC_ConfigChannel+0x594>
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800413a:	fa93 f3a3 	rbit	r3, r3
 800413e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004142:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800414a:	2320      	movs	r3, #32
 800414c:	e003      	b.n	8004156 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 800414e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004150:	fab3 f383 	clz	r3, r3
 8004154:	b2db      	uxtb	r3, r3
 8004156:	3301      	adds	r3, #1
 8004158:	f003 021f 	and.w	r2, r3, #31
 800415c:	4613      	mov	r3, r2
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	4413      	add	r3, r2
 8004162:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004164:	430b      	orrs	r3, r1
 8004166:	e080      	b.n	800426a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004170:	2b00      	cmp	r3, #0
 8004172:	d107      	bne.n	8004184 <HAL_ADC_ConfigChannel+0x5b4>
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	0e9b      	lsrs	r3, r3, #26
 800417a:	3301      	adds	r3, #1
 800417c:	069b      	lsls	r3, r3, #26
 800417e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004182:	e015      	b.n	80041b0 <HAL_ADC_ConfigChannel+0x5e0>
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800418a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800418c:	fa93 f3a3 	rbit	r3, r3
 8004190:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004194:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004198:	2b00      	cmp	r3, #0
 800419a:	d101      	bne.n	80041a0 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 800419c:	2320      	movs	r3, #32
 800419e:	e003      	b.n	80041a8 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80041a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a2:	fab3 f383 	clz	r3, r3
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	3301      	adds	r3, #1
 80041aa:	069b      	lsls	r3, r3, #26
 80041ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d109      	bne.n	80041d0 <HAL_ADC_ConfigChannel+0x600>
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	0e9b      	lsrs	r3, r3, #26
 80041c2:	3301      	adds	r3, #1
 80041c4:	f003 031f 	and.w	r3, r3, #31
 80041c8:	2101      	movs	r1, #1
 80041ca:	fa01 f303 	lsl.w	r3, r1, r3
 80041ce:	e017      	b.n	8004200 <HAL_ADC_ConfigChannel+0x630>
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d6:	6a3b      	ldr	r3, [r7, #32]
 80041d8:	fa93 f3a3 	rbit	r3, r3
 80041dc:	61fb      	str	r3, [r7, #28]
  return result;
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80041e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80041e8:	2320      	movs	r3, #32
 80041ea:	e003      	b.n	80041f4 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80041ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ee:	fab3 f383 	clz	r3, r3
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	3301      	adds	r3, #1
 80041f6:	f003 031f 	and.w	r3, r3, #31
 80041fa:	2101      	movs	r1, #1
 80041fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004200:	ea42 0103 	orr.w	r1, r2, r3
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10d      	bne.n	800422c <HAL_ADC_ConfigChannel+0x65c>
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	0e9b      	lsrs	r3, r3, #26
 8004216:	3301      	adds	r3, #1
 8004218:	f003 021f 	and.w	r2, r3, #31
 800421c:	4613      	mov	r3, r2
 800421e:	005b      	lsls	r3, r3, #1
 8004220:	4413      	add	r3, r2
 8004222:	3b1e      	subs	r3, #30
 8004224:	051b      	lsls	r3, r3, #20
 8004226:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800422a:	e01d      	b.n	8004268 <HAL_ADC_ConfigChannel+0x698>
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	fa93 f3a3 	rbit	r3, r3
 8004238:	613b      	str	r3, [r7, #16]
  return result;
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d103      	bne.n	800424c <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8004244:	2320      	movs	r3, #32
 8004246:	e005      	b.n	8004254 <HAL_ADC_ConfigChannel+0x684>
 8004248:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800424c:	69bb      	ldr	r3, [r7, #24]
 800424e:	fab3 f383 	clz	r3, r3
 8004252:	b2db      	uxtb	r3, r3
 8004254:	3301      	adds	r3, #1
 8004256:	f003 021f 	and.w	r2, r3, #31
 800425a:	4613      	mov	r3, r2
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	4413      	add	r3, r2
 8004260:	3b1e      	subs	r3, #30
 8004262:	051b      	lsls	r3, r3, #20
 8004264:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004268:	430b      	orrs	r3, r1
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	6892      	ldr	r2, [r2, #8]
 800426e:	4619      	mov	r1, r3
 8004270:	f7ff fa83 	bl	800377a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	4b43      	ldr	r3, [pc, #268]	; (8004388 <HAL_ADC_ConfigChannel+0x7b8>)
 800427a:	4013      	ands	r3, r2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d079      	beq.n	8004374 <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004280:	4842      	ldr	r0, [pc, #264]	; (800438c <HAL_ADC_ConfigChannel+0x7bc>)
 8004282:	f7ff f9eb 	bl	800365c <LL_ADC_GetCommonPathInternalCh>
 8004286:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a40      	ldr	r2, [pc, #256]	; (8004390 <HAL_ADC_ConfigChannel+0x7c0>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d12b      	bne.n	80042ec <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004294:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004298:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d125      	bne.n	80042ec <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a3b      	ldr	r2, [pc, #236]	; (8004394 <HAL_ADC_ConfigChannel+0x7c4>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d004      	beq.n	80042b4 <HAL_ADC_ConfigChannel+0x6e4>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a3a      	ldr	r2, [pc, #232]	; (8004398 <HAL_ADC_ConfigChannel+0x7c8>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d15c      	bne.n	800436e <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80042b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80042bc:	4619      	mov	r1, r3
 80042be:	4833      	ldr	r0, [pc, #204]	; (800438c <HAL_ADC_ConfigChannel+0x7bc>)
 80042c0:	f7ff f9b9 	bl	8003636 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80042c4:	4b35      	ldr	r3, [pc, #212]	; (800439c <HAL_ADC_ConfigChannel+0x7cc>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	099b      	lsrs	r3, r3, #6
 80042ca:	4a35      	ldr	r2, [pc, #212]	; (80043a0 <HAL_ADC_ConfigChannel+0x7d0>)
 80042cc:	fba2 2303 	umull	r2, r3, r2, r3
 80042d0:	099a      	lsrs	r2, r3, #6
 80042d2:	4613      	mov	r3, r2
 80042d4:	005b      	lsls	r3, r3, #1
 80042d6:	4413      	add	r3, r2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80042dc:	e002      	b.n	80042e4 <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	3b01      	subs	r3, #1
 80042e2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1f9      	bne.n	80042de <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042ea:	e040      	b.n	800436e <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a2c      	ldr	r2, [pc, #176]	; (80043a4 <HAL_ADC_ConfigChannel+0x7d4>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d118      	bne.n	8004328 <HAL_ADC_ConfigChannel+0x758>
 80042f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80042fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d112      	bne.n	8004328 <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a23      	ldr	r2, [pc, #140]	; (8004394 <HAL_ADC_ConfigChannel+0x7c4>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d004      	beq.n	8004316 <HAL_ADC_ConfigChannel+0x746>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a21      	ldr	r2, [pc, #132]	; (8004398 <HAL_ADC_ConfigChannel+0x7c8>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d12d      	bne.n	8004372 <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004316:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800431a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800431e:	4619      	mov	r1, r3
 8004320:	481a      	ldr	r0, [pc, #104]	; (800438c <HAL_ADC_ConfigChannel+0x7bc>)
 8004322:	f7ff f988 	bl	8003636 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004326:	e024      	b.n	8004372 <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a1e      	ldr	r2, [pc, #120]	; (80043a8 <HAL_ADC_ConfigChannel+0x7d8>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d120      	bne.n	8004374 <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004332:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004336:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d11a      	bne.n	8004374 <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a14      	ldr	r2, [pc, #80]	; (8004394 <HAL_ADC_ConfigChannel+0x7c4>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d115      	bne.n	8004374 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004348:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800434c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004350:	4619      	mov	r1, r3
 8004352:	480e      	ldr	r0, [pc, #56]	; (800438c <HAL_ADC_ConfigChannel+0x7bc>)
 8004354:	f7ff f96f 	bl	8003636 <LL_ADC_SetCommonPathInternalCh>
 8004358:	e00c      	b.n	8004374 <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800435e:	f043 0220 	orr.w	r2, r3, #32
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800436c:	e002      	b.n	8004374 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800436e:	bf00      	nop
 8004370:	e000      	b.n	8004374 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004372:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800437c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004380:	4618      	mov	r0, r3
 8004382:	37d8      	adds	r7, #216	; 0xd8
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	80080000 	.word	0x80080000
 800438c:	50040300 	.word	0x50040300
 8004390:	c7520000 	.word	0xc7520000
 8004394:	50040000 	.word	0x50040000
 8004398:	50040200 	.word	0x50040200
 800439c:	20000034 	.word	0x20000034
 80043a0:	053e2d63 	.word	0x053e2d63
 80043a4:	cb840000 	.word	0xcb840000
 80043a8:	80000001 	.word	0x80000001

080043ac <LL_ADC_IsEnabled>:
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f003 0301 	and.w	r3, r3, #1
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d101      	bne.n	80043c4 <LL_ADC_IsEnabled+0x18>
 80043c0:	2301      	movs	r3, #1
 80043c2:	e000      	b.n	80043c6 <LL_ADC_IsEnabled+0x1a>
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <LL_ADC_REG_IsConversionOngoing>:
{
 80043d2:	b480      	push	{r7}
 80043d4:	b083      	sub	sp, #12
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f003 0304 	and.w	r3, r3, #4
 80043e2:	2b04      	cmp	r3, #4
 80043e4:	d101      	bne.n	80043ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80043e6:	2301      	movs	r3, #1
 80043e8:	e000      	b.n	80043ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80043f8:	b590      	push	{r4, r7, lr}
 80043fa:	b09f      	sub	sp, #124	; 0x7c
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004402:	2300      	movs	r3, #0
 8004404:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800440e:	2b01      	cmp	r3, #1
 8004410:	d101      	bne.n	8004416 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004412:	2302      	movs	r3, #2
 8004414:	e08f      	b.n	8004536 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a47      	ldr	r2, [pc, #284]	; (8004540 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d102      	bne.n	800442e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004428:	4b46      	ldr	r3, [pc, #280]	; (8004544 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800442a:	60bb      	str	r3, [r7, #8]
 800442c:	e001      	b.n	8004432 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 800442e:	2300      	movs	r3, #0
 8004430:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d10b      	bne.n	8004450 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800443c:	f043 0220 	orr.w	r2, r3, #32
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e072      	b.n	8004536 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	4618      	mov	r0, r3
 8004454:	f7ff ffbd 	bl	80043d2 <LL_ADC_REG_IsConversionOngoing>
 8004458:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4618      	mov	r0, r3
 8004460:	f7ff ffb7 	bl	80043d2 <LL_ADC_REG_IsConversionOngoing>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d154      	bne.n	8004514 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800446a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800446c:	2b00      	cmp	r3, #0
 800446e:	d151      	bne.n	8004514 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004470:	4b35      	ldr	r3, [pc, #212]	; (8004548 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004472:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d02c      	beq.n	80044d6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800447c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	6859      	ldr	r1, [r3, #4]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800448e:	035b      	lsls	r3, r3, #13
 8004490:	430b      	orrs	r3, r1
 8004492:	431a      	orrs	r2, r3
 8004494:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004496:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004498:	4829      	ldr	r0, [pc, #164]	; (8004540 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800449a:	f7ff ff87 	bl	80043ac <LL_ADC_IsEnabled>
 800449e:	4604      	mov	r4, r0
 80044a0:	4828      	ldr	r0, [pc, #160]	; (8004544 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80044a2:	f7ff ff83 	bl	80043ac <LL_ADC_IsEnabled>
 80044a6:	4603      	mov	r3, r0
 80044a8:	431c      	orrs	r4, r3
 80044aa:	4828      	ldr	r0, [pc, #160]	; (800454c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80044ac:	f7ff ff7e 	bl	80043ac <LL_ADC_IsEnabled>
 80044b0:	4603      	mov	r3, r0
 80044b2:	4323      	orrs	r3, r4
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d137      	bne.n	8004528 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80044b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80044c0:	f023 030f 	bic.w	r3, r3, #15
 80044c4:	683a      	ldr	r2, [r7, #0]
 80044c6:	6811      	ldr	r1, [r2, #0]
 80044c8:	683a      	ldr	r2, [r7, #0]
 80044ca:	6892      	ldr	r2, [r2, #8]
 80044cc:	430a      	orrs	r2, r1
 80044ce:	431a      	orrs	r2, r3
 80044d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044d2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80044d4:	e028      	b.n	8004528 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80044d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044e0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044e2:	4817      	ldr	r0, [pc, #92]	; (8004540 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80044e4:	f7ff ff62 	bl	80043ac <LL_ADC_IsEnabled>
 80044e8:	4604      	mov	r4, r0
 80044ea:	4816      	ldr	r0, [pc, #88]	; (8004544 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80044ec:	f7ff ff5e 	bl	80043ac <LL_ADC_IsEnabled>
 80044f0:	4603      	mov	r3, r0
 80044f2:	431c      	orrs	r4, r3
 80044f4:	4815      	ldr	r0, [pc, #84]	; (800454c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80044f6:	f7ff ff59 	bl	80043ac <LL_ADC_IsEnabled>
 80044fa:	4603      	mov	r3, r0
 80044fc:	4323      	orrs	r3, r4
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d112      	bne.n	8004528 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004502:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800450a:	f023 030f 	bic.w	r3, r3, #15
 800450e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004510:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004512:	e009      	b.n	8004528 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004518:	f043 0220 	orr.w	r2, r3, #32
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004526:	e000      	b.n	800452a <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004528:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004532:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004536:	4618      	mov	r0, r3
 8004538:	377c      	adds	r7, #124	; 0x7c
 800453a:	46bd      	mov	sp, r7
 800453c:	bd90      	pop	{r4, r7, pc}
 800453e:	bf00      	nop
 8004540:	50040000 	.word	0x50040000
 8004544:	50040100 	.word	0x50040100
 8004548:	50040300 	.word	0x50040300
 800454c:	50040200 	.word	0x50040200

08004550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004550:	b480      	push	{r7}
 8004552:	b085      	sub	sp, #20
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f003 0307 	and.w	r3, r3, #7
 800455e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004560:	4b0c      	ldr	r3, [pc, #48]	; (8004594 <__NVIC_SetPriorityGrouping+0x44>)
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004566:	68ba      	ldr	r2, [r7, #8]
 8004568:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800456c:	4013      	ands	r3, r2
 800456e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004578:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800457c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004582:	4a04      	ldr	r2, [pc, #16]	; (8004594 <__NVIC_SetPriorityGrouping+0x44>)
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	60d3      	str	r3, [r2, #12]
}
 8004588:	bf00      	nop
 800458a:	3714      	adds	r7, #20
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr
 8004594:	e000ed00 	.word	0xe000ed00

08004598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004598:	b480      	push	{r7}
 800459a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800459c:	4b04      	ldr	r3, [pc, #16]	; (80045b0 <__NVIC_GetPriorityGrouping+0x18>)
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	0a1b      	lsrs	r3, r3, #8
 80045a2:	f003 0307 	and.w	r3, r3, #7
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr
 80045b0:	e000ed00 	.word	0xe000ed00

080045b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	4603      	mov	r3, r0
 80045bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	db0b      	blt.n	80045de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045c6:	79fb      	ldrb	r3, [r7, #7]
 80045c8:	f003 021f 	and.w	r2, r3, #31
 80045cc:	4907      	ldr	r1, [pc, #28]	; (80045ec <__NVIC_EnableIRQ+0x38>)
 80045ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045d2:	095b      	lsrs	r3, r3, #5
 80045d4:	2001      	movs	r0, #1
 80045d6:	fa00 f202 	lsl.w	r2, r0, r2
 80045da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80045de:	bf00      	nop
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	e000e100 	.word	0xe000e100

080045f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	4603      	mov	r3, r0
 80045f8:	6039      	str	r1, [r7, #0]
 80045fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004600:	2b00      	cmp	r3, #0
 8004602:	db0a      	blt.n	800461a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	b2da      	uxtb	r2, r3
 8004608:	490c      	ldr	r1, [pc, #48]	; (800463c <__NVIC_SetPriority+0x4c>)
 800460a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800460e:	0112      	lsls	r2, r2, #4
 8004610:	b2d2      	uxtb	r2, r2
 8004612:	440b      	add	r3, r1
 8004614:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004618:	e00a      	b.n	8004630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	b2da      	uxtb	r2, r3
 800461e:	4908      	ldr	r1, [pc, #32]	; (8004640 <__NVIC_SetPriority+0x50>)
 8004620:	79fb      	ldrb	r3, [r7, #7]
 8004622:	f003 030f 	and.w	r3, r3, #15
 8004626:	3b04      	subs	r3, #4
 8004628:	0112      	lsls	r2, r2, #4
 800462a:	b2d2      	uxtb	r2, r2
 800462c:	440b      	add	r3, r1
 800462e:	761a      	strb	r2, [r3, #24]
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr
 800463c:	e000e100 	.word	0xe000e100
 8004640:	e000ed00 	.word	0xe000ed00

08004644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004644:	b480      	push	{r7}
 8004646:	b089      	sub	sp, #36	; 0x24
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f003 0307 	and.w	r3, r3, #7
 8004656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	f1c3 0307 	rsb	r3, r3, #7
 800465e:	2b04      	cmp	r3, #4
 8004660:	bf28      	it	cs
 8004662:	2304      	movcs	r3, #4
 8004664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	3304      	adds	r3, #4
 800466a:	2b06      	cmp	r3, #6
 800466c:	d902      	bls.n	8004674 <NVIC_EncodePriority+0x30>
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	3b03      	subs	r3, #3
 8004672:	e000      	b.n	8004676 <NVIC_EncodePriority+0x32>
 8004674:	2300      	movs	r3, #0
 8004676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004678:	f04f 32ff 	mov.w	r2, #4294967295
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	fa02 f303 	lsl.w	r3, r2, r3
 8004682:	43da      	mvns	r2, r3
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	401a      	ands	r2, r3
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800468c:	f04f 31ff 	mov.w	r1, #4294967295
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	fa01 f303 	lsl.w	r3, r1, r3
 8004696:	43d9      	mvns	r1, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800469c:	4313      	orrs	r3, r2
         );
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3724      	adds	r7, #36	; 0x24
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
	...

080046ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	3b01      	subs	r3, #1
 80046b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046bc:	d301      	bcc.n	80046c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046be:	2301      	movs	r3, #1
 80046c0:	e00f      	b.n	80046e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046c2:	4a0a      	ldr	r2, [pc, #40]	; (80046ec <SysTick_Config+0x40>)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	3b01      	subs	r3, #1
 80046c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046ca:	210f      	movs	r1, #15
 80046cc:	f04f 30ff 	mov.w	r0, #4294967295
 80046d0:	f7ff ff8e 	bl	80045f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046d4:	4b05      	ldr	r3, [pc, #20]	; (80046ec <SysTick_Config+0x40>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046da:	4b04      	ldr	r3, [pc, #16]	; (80046ec <SysTick_Config+0x40>)
 80046dc:	2207      	movs	r2, #7
 80046de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	e000e010 	.word	0xe000e010

080046f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b082      	sub	sp, #8
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f7ff ff29 	bl	8004550 <__NVIC_SetPriorityGrouping>
}
 80046fe:	bf00      	nop
 8004700:	3708      	adds	r7, #8
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}

08004706 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004706:	b580      	push	{r7, lr}
 8004708:	b086      	sub	sp, #24
 800470a:	af00      	add	r7, sp, #0
 800470c:	4603      	mov	r3, r0
 800470e:	60b9      	str	r1, [r7, #8]
 8004710:	607a      	str	r2, [r7, #4]
 8004712:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004714:	2300      	movs	r3, #0
 8004716:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004718:	f7ff ff3e 	bl	8004598 <__NVIC_GetPriorityGrouping>
 800471c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	68b9      	ldr	r1, [r7, #8]
 8004722:	6978      	ldr	r0, [r7, #20]
 8004724:	f7ff ff8e 	bl	8004644 <NVIC_EncodePriority>
 8004728:	4602      	mov	r2, r0
 800472a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800472e:	4611      	mov	r1, r2
 8004730:	4618      	mov	r0, r3
 8004732:	f7ff ff5d 	bl	80045f0 <__NVIC_SetPriority>
}
 8004736:	bf00      	nop
 8004738:	3718      	adds	r7, #24
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b082      	sub	sp, #8
 8004742:	af00      	add	r7, sp, #0
 8004744:	4603      	mov	r3, r0
 8004746:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800474c:	4618      	mov	r0, r3
 800474e:	f7ff ff31 	bl	80045b4 <__NVIC_EnableIRQ>
}
 8004752:	bf00      	nop
 8004754:	3708      	adds	r7, #8
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b082      	sub	sp, #8
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f7ff ffa2 	bl	80046ac <SysTick_Config>
 8004768:	4603      	mov	r3, r0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3708      	adds	r7, #8
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
	...

08004774 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004774:	b480      	push	{r7}
 8004776:	b085      	sub	sp, #20
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e098      	b.n	80048b8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	461a      	mov	r2, r3
 800478c:	4b4d      	ldr	r3, [pc, #308]	; (80048c4 <HAL_DMA_Init+0x150>)
 800478e:	429a      	cmp	r2, r3
 8004790:	d80f      	bhi.n	80047b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	461a      	mov	r2, r3
 8004798:	4b4b      	ldr	r3, [pc, #300]	; (80048c8 <HAL_DMA_Init+0x154>)
 800479a:	4413      	add	r3, r2
 800479c:	4a4b      	ldr	r2, [pc, #300]	; (80048cc <HAL_DMA_Init+0x158>)
 800479e:	fba2 2303 	umull	r2, r3, r2, r3
 80047a2:	091b      	lsrs	r3, r3, #4
 80047a4:	009a      	lsls	r2, r3, #2
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a48      	ldr	r2, [pc, #288]	; (80048d0 <HAL_DMA_Init+0x15c>)
 80047ae:	641a      	str	r2, [r3, #64]	; 0x40
 80047b0:	e00e      	b.n	80047d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	461a      	mov	r2, r3
 80047b8:	4b46      	ldr	r3, [pc, #280]	; (80048d4 <HAL_DMA_Init+0x160>)
 80047ba:	4413      	add	r3, r2
 80047bc:	4a43      	ldr	r2, [pc, #268]	; (80048cc <HAL_DMA_Init+0x158>)
 80047be:	fba2 2303 	umull	r2, r3, r2, r3
 80047c2:	091b      	lsrs	r3, r3, #4
 80047c4:	009a      	lsls	r2, r3, #2
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a42      	ldr	r2, [pc, #264]	; (80048d8 <HAL_DMA_Init+0x164>)
 80047ce:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2202      	movs	r2, #2
 80047d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80047e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80047f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004800:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800480c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	4313      	orrs	r3, r2
 8004818:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	68fa      	ldr	r2, [r7, #12]
 8004820:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800482a:	d039      	beq.n	80048a0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004830:	4a27      	ldr	r2, [pc, #156]	; (80048d0 <HAL_DMA_Init+0x15c>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d11a      	bne.n	800486c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004836:	4b29      	ldr	r3, [pc, #164]	; (80048dc <HAL_DMA_Init+0x168>)
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800483e:	f003 031c 	and.w	r3, r3, #28
 8004842:	210f      	movs	r1, #15
 8004844:	fa01 f303 	lsl.w	r3, r1, r3
 8004848:	43db      	mvns	r3, r3
 800484a:	4924      	ldr	r1, [pc, #144]	; (80048dc <HAL_DMA_Init+0x168>)
 800484c:	4013      	ands	r3, r2
 800484e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004850:	4b22      	ldr	r3, [pc, #136]	; (80048dc <HAL_DMA_Init+0x168>)
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6859      	ldr	r1, [r3, #4]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800485c:	f003 031c 	and.w	r3, r3, #28
 8004860:	fa01 f303 	lsl.w	r3, r1, r3
 8004864:	491d      	ldr	r1, [pc, #116]	; (80048dc <HAL_DMA_Init+0x168>)
 8004866:	4313      	orrs	r3, r2
 8004868:	600b      	str	r3, [r1, #0]
 800486a:	e019      	b.n	80048a0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800486c:	4b1c      	ldr	r3, [pc, #112]	; (80048e0 <HAL_DMA_Init+0x16c>)
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004874:	f003 031c 	and.w	r3, r3, #28
 8004878:	210f      	movs	r1, #15
 800487a:	fa01 f303 	lsl.w	r3, r1, r3
 800487e:	43db      	mvns	r3, r3
 8004880:	4917      	ldr	r1, [pc, #92]	; (80048e0 <HAL_DMA_Init+0x16c>)
 8004882:	4013      	ands	r3, r2
 8004884:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004886:	4b16      	ldr	r3, [pc, #88]	; (80048e0 <HAL_DMA_Init+0x16c>)
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6859      	ldr	r1, [r3, #4]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004892:	f003 031c 	and.w	r3, r3, #28
 8004896:	fa01 f303 	lsl.w	r3, r1, r3
 800489a:	4911      	ldr	r1, [pc, #68]	; (80048e0 <HAL_DMA_Init+0x16c>)
 800489c:	4313      	orrs	r3, r2
 800489e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3714      	adds	r7, #20
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr
 80048c4:	40020407 	.word	0x40020407
 80048c8:	bffdfff8 	.word	0xbffdfff8
 80048cc:	cccccccd 	.word	0xcccccccd
 80048d0:	40020000 	.word	0x40020000
 80048d4:	bffdfbf8 	.word	0xbffdfbf8
 80048d8:	40020400 	.word	0x40020400
 80048dc:	400200a8 	.word	0x400200a8
 80048e0:	400204a8 	.word	0x400204a8

080048e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b086      	sub	sp, #24
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	607a      	str	r2, [r7, #4]
 80048f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048f2:	2300      	movs	r3, #0
 80048f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d101      	bne.n	8004904 <HAL_DMA_Start_IT+0x20>
 8004900:	2302      	movs	r3, #2
 8004902:	e04b      	b.n	800499c <HAL_DMA_Start_IT+0xb8>
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004912:	b2db      	uxtb	r3, r3
 8004914:	2b01      	cmp	r3, #1
 8004916:	d13a      	bne.n	800498e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2202      	movs	r2, #2
 800491c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2200      	movs	r2, #0
 8004924:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f022 0201 	bic.w	r2, r2, #1
 8004934:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	68b9      	ldr	r1, [r7, #8]
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f000 f921 	bl	8004b84 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004946:	2b00      	cmp	r3, #0
 8004948:	d008      	beq.n	800495c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f042 020e 	orr.w	r2, r2, #14
 8004958:	601a      	str	r2, [r3, #0]
 800495a:	e00f      	b.n	800497c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f022 0204 	bic.w	r2, r2, #4
 800496a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f042 020a 	orr.w	r2, r2, #10
 800497a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f042 0201 	orr.w	r2, r2, #1
 800498a:	601a      	str	r2, [r3, #0]
 800498c:	e005      	b.n	800499a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004996:	2302      	movs	r3, #2
 8004998:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800499a:	7dfb      	ldrb	r3, [r7, #23]
}
 800499c:	4618      	mov	r0, r3
 800499e:	3718      	adds	r7, #24
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}

080049a4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049ac:	2300      	movs	r3, #0
 80049ae:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d005      	beq.n	80049c8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2204      	movs	r2, #4
 80049c0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	73fb      	strb	r3, [r7, #15]
 80049c6:	e029      	b.n	8004a1c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f022 020e 	bic.w	r2, r2, #14
 80049d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f022 0201 	bic.w	r2, r2, #1
 80049e6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ec:	f003 021c 	and.w	r2, r3, #28
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f4:	2101      	movs	r1, #1
 80049f6:	fa01 f202 	lsl.w	r2, r1, r2
 80049fa:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d003      	beq.n	8004a1c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	4798      	blx	r3
    }
  }
  return status;
 8004a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3710      	adds	r7, #16
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a26:	b580      	push	{r7, lr}
 8004a28:	b084      	sub	sp, #16
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a42:	f003 031c 	and.w	r3, r3, #28
 8004a46:	2204      	movs	r2, #4
 8004a48:	409a      	lsls	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d026      	beq.n	8004aa0 <HAL_DMA_IRQHandler+0x7a>
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	f003 0304 	and.w	r3, r3, #4
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d021      	beq.n	8004aa0 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0320 	and.w	r3, r3, #32
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d107      	bne.n	8004a7a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 0204 	bic.w	r2, r2, #4
 8004a78:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a7e:	f003 021c 	and.w	r2, r3, #28
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a86:	2104      	movs	r1, #4
 8004a88:	fa01 f202 	lsl.w	r2, r1, r2
 8004a8c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d071      	beq.n	8004b7a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004a9e:	e06c      	b.n	8004b7a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aa4:	f003 031c 	and.w	r3, r3, #28
 8004aa8:	2202      	movs	r2, #2
 8004aaa:	409a      	lsls	r2, r3
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	4013      	ands	r3, r2
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d02e      	beq.n	8004b12 <HAL_DMA_IRQHandler+0xec>
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d029      	beq.n	8004b12 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0320 	and.w	r3, r3, #32
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10b      	bne.n	8004ae4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f022 020a 	bic.w	r2, r2, #10
 8004ada:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae8:	f003 021c 	and.w	r2, r3, #28
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af0:	2102      	movs	r1, #2
 8004af2:	fa01 f202 	lsl.w	r2, r1, r2
 8004af6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d038      	beq.n	8004b7a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004b10:	e033      	b.n	8004b7a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b16:	f003 031c 	and.w	r3, r3, #28
 8004b1a:	2208      	movs	r2, #8
 8004b1c:	409a      	lsls	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	4013      	ands	r3, r2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d02a      	beq.n	8004b7c <HAL_DMA_IRQHandler+0x156>
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	f003 0308 	and.w	r3, r3, #8
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d025      	beq.n	8004b7c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 020e 	bic.w	r2, r2, #14
 8004b3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b44:	f003 021c 	and.w	r2, r3, #28
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4c:	2101      	movs	r1, #1
 8004b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8004b52:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d004      	beq.n	8004b7c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004b7a:	bf00      	nop
 8004b7c:	bf00      	nop
}
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b085      	sub	sp, #20
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]
 8004b90:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b96:	f003 021c 	and.w	r2, r3, #28
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ba4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	2b10      	cmp	r3, #16
 8004bb4:	d108      	bne.n	8004bc8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004bc6:	e007      	b.n	8004bd8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	60da      	str	r2, [r3, #12]
}
 8004bd8:	bf00      	nop
 8004bda:	3714      	adds	r7, #20
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr

08004be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b087      	sub	sp, #28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004bf2:	e17f      	b.n	8004ef4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	2101      	movs	r1, #1
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8004c00:	4013      	ands	r3, r2
 8004c02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	f000 8171 	beq.w	8004eee <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d00b      	beq.n	8004c2c <HAL_GPIO_Init+0x48>
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d007      	beq.n	8004c2c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c20:	2b11      	cmp	r3, #17
 8004c22:	d003      	beq.n	8004c2c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	2b12      	cmp	r3, #18
 8004c2a:	d130      	bne.n	8004c8e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	005b      	lsls	r3, r3, #1
 8004c36:	2203      	movs	r2, #3
 8004c38:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3c:	43db      	mvns	r3, r3
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	4013      	ands	r3, r2
 8004c42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	68da      	ldr	r2, [r3, #12]
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	005b      	lsls	r3, r3, #1
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	693a      	ldr	r2, [r7, #16]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	693a      	ldr	r2, [r7, #16]
 8004c5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c62:	2201      	movs	r2, #1
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6a:	43db      	mvns	r3, r3
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	4013      	ands	r3, r2
 8004c70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	091b      	lsrs	r3, r3, #4
 8004c78:	f003 0201 	and.w	r2, r3, #1
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c82:	693a      	ldr	r2, [r7, #16]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f003 0303 	and.w	r3, r3, #3
 8004c96:	2b03      	cmp	r3, #3
 8004c98:	d118      	bne.n	8004ccc <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca8:	43db      	mvns	r3, r3
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	4013      	ands	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	08db      	lsrs	r3, r3, #3
 8004cb6:	f003 0201 	and.w	r2, r3, #1
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	693a      	ldr	r2, [r7, #16]
 8004cca:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	005b      	lsls	r3, r3, #1
 8004cd6:	2203      	movs	r2, #3
 8004cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cdc:	43db      	mvns	r3, r3
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	689a      	ldr	r2, [r3, #8]
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	005b      	lsls	r3, r3, #1
 8004cec:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d003      	beq.n	8004d0c <HAL_GPIO_Init+0x128>
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	2b12      	cmp	r3, #18
 8004d0a:	d123      	bne.n	8004d54 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	08da      	lsrs	r2, r3, #3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	3208      	adds	r2, #8
 8004d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d18:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	f003 0307 	and.w	r3, r3, #7
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	220f      	movs	r2, #15
 8004d24:	fa02 f303 	lsl.w	r3, r2, r3
 8004d28:	43db      	mvns	r3, r3
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	691a      	ldr	r2, [r3, #16]
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	f003 0307 	and.w	r3, r3, #7
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	08da      	lsrs	r2, r3, #3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	3208      	adds	r2, #8
 8004d4e:	6939      	ldr	r1, [r7, #16]
 8004d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	2203      	movs	r2, #3
 8004d60:	fa02 f303 	lsl.w	r3, r2, r3
 8004d64:	43db      	mvns	r3, r3
 8004d66:	693a      	ldr	r2, [r7, #16]
 8004d68:	4013      	ands	r3, r2
 8004d6a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f003 0203 	and.w	r2, r3, #3
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7c:	693a      	ldr	r2, [r7, #16]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	693a      	ldr	r2, [r7, #16]
 8004d86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	f000 80ac 	beq.w	8004eee <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d96:	4b5e      	ldr	r3, [pc, #376]	; (8004f10 <HAL_GPIO_Init+0x32c>)
 8004d98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d9a:	4a5d      	ldr	r2, [pc, #372]	; (8004f10 <HAL_GPIO_Init+0x32c>)
 8004d9c:	f043 0301 	orr.w	r3, r3, #1
 8004da0:	6613      	str	r3, [r2, #96]	; 0x60
 8004da2:	4b5b      	ldr	r3, [pc, #364]	; (8004f10 <HAL_GPIO_Init+0x32c>)
 8004da4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	60bb      	str	r3, [r7, #8]
 8004dac:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004dae:	4a59      	ldr	r2, [pc, #356]	; (8004f14 <HAL_GPIO_Init+0x330>)
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	089b      	lsrs	r3, r3, #2
 8004db4:	3302      	adds	r3, #2
 8004db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dba:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	f003 0303 	and.w	r3, r3, #3
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	220f      	movs	r2, #15
 8004dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dca:	43db      	mvns	r3, r3
 8004dcc:	693a      	ldr	r2, [r7, #16]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004dd8:	d025      	beq.n	8004e26 <HAL_GPIO_Init+0x242>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a4e      	ldr	r2, [pc, #312]	; (8004f18 <HAL_GPIO_Init+0x334>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d01f      	beq.n	8004e22 <HAL_GPIO_Init+0x23e>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a4d      	ldr	r2, [pc, #308]	; (8004f1c <HAL_GPIO_Init+0x338>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d019      	beq.n	8004e1e <HAL_GPIO_Init+0x23a>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a4c      	ldr	r2, [pc, #304]	; (8004f20 <HAL_GPIO_Init+0x33c>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d013      	beq.n	8004e1a <HAL_GPIO_Init+0x236>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a4b      	ldr	r2, [pc, #300]	; (8004f24 <HAL_GPIO_Init+0x340>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d00d      	beq.n	8004e16 <HAL_GPIO_Init+0x232>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a4a      	ldr	r2, [pc, #296]	; (8004f28 <HAL_GPIO_Init+0x344>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d007      	beq.n	8004e12 <HAL_GPIO_Init+0x22e>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a49      	ldr	r2, [pc, #292]	; (8004f2c <HAL_GPIO_Init+0x348>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d101      	bne.n	8004e0e <HAL_GPIO_Init+0x22a>
 8004e0a:	2306      	movs	r3, #6
 8004e0c:	e00c      	b.n	8004e28 <HAL_GPIO_Init+0x244>
 8004e0e:	2307      	movs	r3, #7
 8004e10:	e00a      	b.n	8004e28 <HAL_GPIO_Init+0x244>
 8004e12:	2305      	movs	r3, #5
 8004e14:	e008      	b.n	8004e28 <HAL_GPIO_Init+0x244>
 8004e16:	2304      	movs	r3, #4
 8004e18:	e006      	b.n	8004e28 <HAL_GPIO_Init+0x244>
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e004      	b.n	8004e28 <HAL_GPIO_Init+0x244>
 8004e1e:	2302      	movs	r3, #2
 8004e20:	e002      	b.n	8004e28 <HAL_GPIO_Init+0x244>
 8004e22:	2301      	movs	r3, #1
 8004e24:	e000      	b.n	8004e28 <HAL_GPIO_Init+0x244>
 8004e26:	2300      	movs	r3, #0
 8004e28:	697a      	ldr	r2, [r7, #20]
 8004e2a:	f002 0203 	and.w	r2, r2, #3
 8004e2e:	0092      	lsls	r2, r2, #2
 8004e30:	4093      	lsls	r3, r2
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e38:	4936      	ldr	r1, [pc, #216]	; (8004f14 <HAL_GPIO_Init+0x330>)
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	089b      	lsrs	r3, r3, #2
 8004e3e:	3302      	adds	r3, #2
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004e46:	4b3a      	ldr	r3, [pc, #232]	; (8004f30 <HAL_GPIO_Init+0x34c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	43db      	mvns	r3, r3
 8004e50:	693a      	ldr	r2, [r7, #16]
 8004e52:	4013      	ands	r3, r2
 8004e54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d003      	beq.n	8004e6a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004e62:	693a      	ldr	r2, [r7, #16]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004e6a:	4a31      	ldr	r2, [pc, #196]	; (8004f30 <HAL_GPIO_Init+0x34c>)
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004e70:	4b2f      	ldr	r3, [pc, #188]	; (8004f30 <HAL_GPIO_Init+0x34c>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	43db      	mvns	r3, r3
 8004e7a:	693a      	ldr	r2, [r7, #16]
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d003      	beq.n	8004e94 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004e94:	4a26      	ldr	r2, [pc, #152]	; (8004f30 <HAL_GPIO_Init+0x34c>)
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e9a:	4b25      	ldr	r3, [pc, #148]	; (8004f30 <HAL_GPIO_Init+0x34c>)
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	43db      	mvns	r3, r3
 8004ea4:	693a      	ldr	r2, [r7, #16]
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d003      	beq.n	8004ebe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004ebe:	4a1c      	ldr	r2, [pc, #112]	; (8004f30 <HAL_GPIO_Init+0x34c>)
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004ec4:	4b1a      	ldr	r3, [pc, #104]	; (8004f30 <HAL_GPIO_Init+0x34c>)
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	43db      	mvns	r3, r3
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d003      	beq.n	8004ee8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004ee0:	693a      	ldr	r2, [r7, #16]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004ee8:	4a11      	ldr	r2, [pc, #68]	; (8004f30 <HAL_GPIO_Init+0x34c>)
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	fa22 f303 	lsr.w	r3, r2, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	f47f ae78 	bne.w	8004bf4 <HAL_GPIO_Init+0x10>
  }
}
 8004f04:	bf00      	nop
 8004f06:	371c      	adds	r7, #28
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr
 8004f10:	40021000 	.word	0x40021000
 8004f14:	40010000 	.word	0x40010000
 8004f18:	48000400 	.word	0x48000400
 8004f1c:	48000800 	.word	0x48000800
 8004f20:	48000c00 	.word	0x48000c00
 8004f24:	48001000 	.word	0x48001000
 8004f28:	48001400 	.word	0x48001400
 8004f2c:	48001800 	.word	0x48001800
 8004f30:	40010400 	.word	0x40010400

08004f34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b085      	sub	sp, #20
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	691a      	ldr	r2, [r3, #16]
 8004f44:	887b      	ldrh	r3, [r7, #2]
 8004f46:	4013      	ands	r3, r2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d002      	beq.n	8004f52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	73fb      	strb	r3, [r7, #15]
 8004f50:	e001      	b.n	8004f56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f52:	2300      	movs	r3, #0
 8004f54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3714      	adds	r7, #20
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	807b      	strh	r3, [r7, #2]
 8004f70:	4613      	mov	r3, r2
 8004f72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f74:	787b      	ldrb	r3, [r7, #1]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f7a:	887a      	ldrh	r2, [r7, #2]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f80:	e002      	b.n	8004f88 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f82:	887a      	ldrh	r2, [r7, #2]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004f94:	b480      	push	{r7}
 8004f96:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004f98:	4b04      	ldr	r3, [pc, #16]	; (8004fac <HAL_PWREx_GetVoltageRange+0x18>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	40007000 	.word	0x40007000

08004fb0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fbe:	d130      	bne.n	8005022 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004fc0:	4b23      	ldr	r3, [pc, #140]	; (8005050 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004fc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fcc:	d038      	beq.n	8005040 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004fce:	4b20      	ldr	r3, [pc, #128]	; (8005050 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004fd6:	4a1e      	ldr	r2, [pc, #120]	; (8005050 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004fd8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004fdc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004fde:	4b1d      	ldr	r3, [pc, #116]	; (8005054 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2232      	movs	r2, #50	; 0x32
 8004fe4:	fb02 f303 	mul.w	r3, r2, r3
 8004fe8:	4a1b      	ldr	r2, [pc, #108]	; (8005058 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004fea:	fba2 2303 	umull	r2, r3, r2, r3
 8004fee:	0c9b      	lsrs	r3, r3, #18
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ff4:	e002      	b.n	8004ffc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ffc:	4b14      	ldr	r3, [pc, #80]	; (8005050 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ffe:	695b      	ldr	r3, [r3, #20]
 8005000:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005004:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005008:	d102      	bne.n	8005010 <HAL_PWREx_ControlVoltageScaling+0x60>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d1f2      	bne.n	8004ff6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005010:	4b0f      	ldr	r3, [pc, #60]	; (8005050 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005012:	695b      	ldr	r3, [r3, #20]
 8005014:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005018:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800501c:	d110      	bne.n	8005040 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e00f      	b.n	8005042 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005022:	4b0b      	ldr	r3, [pc, #44]	; (8005050 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800502a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800502e:	d007      	beq.n	8005040 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005030:	4b07      	ldr	r3, [pc, #28]	; (8005050 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005038:	4a05      	ldr	r2, [pc, #20]	; (8005050 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800503a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800503e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3714      	adds	r7, #20
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	40007000 	.word	0x40007000
 8005054:	20000034 	.word	0x20000034
 8005058:	431bde83 	.word	0x431bde83

0800505c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b088      	sub	sp, #32
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d101      	bne.n	800506e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e3d4      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800506e:	4ba1      	ldr	r3, [pc, #644]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f003 030c 	and.w	r3, r3, #12
 8005076:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005078:	4b9e      	ldr	r3, [pc, #632]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	f003 0303 	and.w	r3, r3, #3
 8005080:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0310 	and.w	r3, r3, #16
 800508a:	2b00      	cmp	r3, #0
 800508c:	f000 80e4 	beq.w	8005258 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d007      	beq.n	80050a6 <HAL_RCC_OscConfig+0x4a>
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	2b0c      	cmp	r3, #12
 800509a:	f040 808b 	bne.w	80051b4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	f040 8087 	bne.w	80051b4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80050a6:	4b93      	ldr	r3, [pc, #588]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d005      	beq.n	80050be <HAL_RCC_OscConfig+0x62>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	699b      	ldr	r3, [r3, #24]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e3ac      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a1a      	ldr	r2, [r3, #32]
 80050c2:	4b8c      	ldr	r3, [pc, #560]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0308 	and.w	r3, r3, #8
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d004      	beq.n	80050d8 <HAL_RCC_OscConfig+0x7c>
 80050ce:	4b89      	ldr	r3, [pc, #548]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050d6:	e005      	b.n	80050e4 <HAL_RCC_OscConfig+0x88>
 80050d8:	4b86      	ldr	r3, [pc, #536]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80050da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050de:	091b      	lsrs	r3, r3, #4
 80050e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d223      	bcs.n	8005130 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a1b      	ldr	r3, [r3, #32]
 80050ec:	4618      	mov	r0, r3
 80050ee:	f000 fd07 	bl	8005b00 <RCC_SetFlashLatencyFromMSIRange>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d001      	beq.n	80050fc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e38d      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050fc:	4b7d      	ldr	r3, [pc, #500]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a7c      	ldr	r2, [pc, #496]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 8005102:	f043 0308 	orr.w	r3, r3, #8
 8005106:	6013      	str	r3, [r2, #0]
 8005108:	4b7a      	ldr	r3, [pc, #488]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a1b      	ldr	r3, [r3, #32]
 8005114:	4977      	ldr	r1, [pc, #476]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 8005116:	4313      	orrs	r3, r2
 8005118:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800511a:	4b76      	ldr	r3, [pc, #472]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	69db      	ldr	r3, [r3, #28]
 8005126:	021b      	lsls	r3, r3, #8
 8005128:	4972      	ldr	r1, [pc, #456]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800512a:	4313      	orrs	r3, r2
 800512c:	604b      	str	r3, [r1, #4]
 800512e:	e025      	b.n	800517c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005130:	4b70      	ldr	r3, [pc, #448]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a6f      	ldr	r2, [pc, #444]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 8005136:	f043 0308 	orr.w	r3, r3, #8
 800513a:	6013      	str	r3, [r2, #0]
 800513c:	4b6d      	ldr	r3, [pc, #436]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	496a      	ldr	r1, [pc, #424]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800514a:	4313      	orrs	r3, r2
 800514c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800514e:	4b69      	ldr	r3, [pc, #420]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	69db      	ldr	r3, [r3, #28]
 800515a:	021b      	lsls	r3, r3, #8
 800515c:	4965      	ldr	r1, [pc, #404]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800515e:	4313      	orrs	r3, r2
 8005160:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d109      	bne.n	800517c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a1b      	ldr	r3, [r3, #32]
 800516c:	4618      	mov	r0, r3
 800516e:	f000 fcc7 	bl	8005b00 <RCC_SetFlashLatencyFromMSIRange>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d001      	beq.n	800517c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e34d      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800517c:	f000 fc36 	bl	80059ec <HAL_RCC_GetSysClockFreq>
 8005180:	4601      	mov	r1, r0
 8005182:	4b5c      	ldr	r3, [pc, #368]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	091b      	lsrs	r3, r3, #4
 8005188:	f003 030f 	and.w	r3, r3, #15
 800518c:	4a5a      	ldr	r2, [pc, #360]	; (80052f8 <HAL_RCC_OscConfig+0x29c>)
 800518e:	5cd3      	ldrb	r3, [r2, r3]
 8005190:	f003 031f 	and.w	r3, r3, #31
 8005194:	fa21 f303 	lsr.w	r3, r1, r3
 8005198:	4a58      	ldr	r2, [pc, #352]	; (80052fc <HAL_RCC_OscConfig+0x2a0>)
 800519a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800519c:	4b58      	ldr	r3, [pc, #352]	; (8005300 <HAL_RCC_OscConfig+0x2a4>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4618      	mov	r0, r3
 80051a2:	f7fe f9b7 	bl	8003514 <HAL_InitTick>
 80051a6:	4603      	mov	r3, r0
 80051a8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80051aa:	7bfb      	ldrb	r3, [r7, #15]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d052      	beq.n	8005256 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80051b0:	7bfb      	ldrb	r3, [r7, #15]
 80051b2:	e331      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	699b      	ldr	r3, [r3, #24]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d032      	beq.n	8005222 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80051bc:	4b4d      	ldr	r3, [pc, #308]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a4c      	ldr	r2, [pc, #304]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80051c2:	f043 0301 	orr.w	r3, r3, #1
 80051c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80051c8:	f7fe f9f4 	bl	80035b4 <HAL_GetTick>
 80051cc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80051ce:	e008      	b.n	80051e2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80051d0:	f7fe f9f0 	bl	80035b4 <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	2b02      	cmp	r3, #2
 80051dc:	d901      	bls.n	80051e2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e31a      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80051e2:	4b44      	ldr	r3, [pc, #272]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0302 	and.w	r3, r3, #2
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d0f0      	beq.n	80051d0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80051ee:	4b41      	ldr	r3, [pc, #260]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a40      	ldr	r2, [pc, #256]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80051f4:	f043 0308 	orr.w	r3, r3, #8
 80051f8:	6013      	str	r3, [r2, #0]
 80051fa:	4b3e      	ldr	r3, [pc, #248]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	493b      	ldr	r1, [pc, #236]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 8005208:	4313      	orrs	r3, r2
 800520a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800520c:	4b39      	ldr	r3, [pc, #228]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	69db      	ldr	r3, [r3, #28]
 8005218:	021b      	lsls	r3, r3, #8
 800521a:	4936      	ldr	r1, [pc, #216]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800521c:	4313      	orrs	r3, r2
 800521e:	604b      	str	r3, [r1, #4]
 8005220:	e01a      	b.n	8005258 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005222:	4b34      	ldr	r3, [pc, #208]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a33      	ldr	r2, [pc, #204]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 8005228:	f023 0301 	bic.w	r3, r3, #1
 800522c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800522e:	f7fe f9c1 	bl	80035b4 <HAL_GetTick>
 8005232:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005234:	e008      	b.n	8005248 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005236:	f7fe f9bd 	bl	80035b4 <HAL_GetTick>
 800523a:	4602      	mov	r2, r0
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	1ad3      	subs	r3, r2, r3
 8005240:	2b02      	cmp	r3, #2
 8005242:	d901      	bls.n	8005248 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	e2e7      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005248:	4b2a      	ldr	r3, [pc, #168]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 0302 	and.w	r3, r3, #2
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1f0      	bne.n	8005236 <HAL_RCC_OscConfig+0x1da>
 8005254:	e000      	b.n	8005258 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005256:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	2b00      	cmp	r3, #0
 8005262:	d074      	beq.n	800534e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	2b08      	cmp	r3, #8
 8005268:	d005      	beq.n	8005276 <HAL_RCC_OscConfig+0x21a>
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	2b0c      	cmp	r3, #12
 800526e:	d10e      	bne.n	800528e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	2b03      	cmp	r3, #3
 8005274:	d10b      	bne.n	800528e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005276:	4b1f      	ldr	r3, [pc, #124]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d064      	beq.n	800534c <HAL_RCC_OscConfig+0x2f0>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d160      	bne.n	800534c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e2c4      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005296:	d106      	bne.n	80052a6 <HAL_RCC_OscConfig+0x24a>
 8005298:	4b16      	ldr	r3, [pc, #88]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a15      	ldr	r2, [pc, #84]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 800529e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052a2:	6013      	str	r3, [r2, #0]
 80052a4:	e01d      	b.n	80052e2 <HAL_RCC_OscConfig+0x286>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052ae:	d10c      	bne.n	80052ca <HAL_RCC_OscConfig+0x26e>
 80052b0:	4b10      	ldr	r3, [pc, #64]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a0f      	ldr	r2, [pc, #60]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80052b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052ba:	6013      	str	r3, [r2, #0]
 80052bc:	4b0d      	ldr	r3, [pc, #52]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a0c      	ldr	r2, [pc, #48]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80052c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052c6:	6013      	str	r3, [r2, #0]
 80052c8:	e00b      	b.n	80052e2 <HAL_RCC_OscConfig+0x286>
 80052ca:	4b0a      	ldr	r3, [pc, #40]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a09      	ldr	r2, [pc, #36]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80052d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052d4:	6013      	str	r3, [r2, #0]
 80052d6:	4b07      	ldr	r3, [pc, #28]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a06      	ldr	r2, [pc, #24]	; (80052f4 <HAL_RCC_OscConfig+0x298>)
 80052dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052e0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d01c      	beq.n	8005324 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ea:	f7fe f963 	bl	80035b4 <HAL_GetTick>
 80052ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052f0:	e011      	b.n	8005316 <HAL_RCC_OscConfig+0x2ba>
 80052f2:	bf00      	nop
 80052f4:	40021000 	.word	0x40021000
 80052f8:	0800a228 	.word	0x0800a228
 80052fc:	20000034 	.word	0x20000034
 8005300:	20000038 	.word	0x20000038
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005304:	f7fe f956 	bl	80035b4 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	2b64      	cmp	r3, #100	; 0x64
 8005310:	d901      	bls.n	8005316 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e280      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005316:	4baf      	ldr	r3, [pc, #700]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d0f0      	beq.n	8005304 <HAL_RCC_OscConfig+0x2a8>
 8005322:	e014      	b.n	800534e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005324:	f7fe f946 	bl	80035b4 <HAL_GetTick>
 8005328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800532a:	e008      	b.n	800533e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800532c:	f7fe f942 	bl	80035b4 <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b64      	cmp	r3, #100	; 0x64
 8005338:	d901      	bls.n	800533e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e26c      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800533e:	4ba5      	ldr	r3, [pc, #660]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1f0      	bne.n	800532c <HAL_RCC_OscConfig+0x2d0>
 800534a:	e000      	b.n	800534e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800534c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0302 	and.w	r3, r3, #2
 8005356:	2b00      	cmp	r3, #0
 8005358:	d060      	beq.n	800541c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	2b04      	cmp	r3, #4
 800535e:	d005      	beq.n	800536c <HAL_RCC_OscConfig+0x310>
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	2b0c      	cmp	r3, #12
 8005364:	d119      	bne.n	800539a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	2b02      	cmp	r3, #2
 800536a:	d116      	bne.n	800539a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800536c:	4b99      	ldr	r3, [pc, #612]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005374:	2b00      	cmp	r3, #0
 8005376:	d005      	beq.n	8005384 <HAL_RCC_OscConfig+0x328>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d101      	bne.n	8005384 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e249      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005384:	4b93      	ldr	r3, [pc, #588]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	691b      	ldr	r3, [r3, #16]
 8005390:	061b      	lsls	r3, r3, #24
 8005392:	4990      	ldr	r1, [pc, #576]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005394:	4313      	orrs	r3, r2
 8005396:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005398:	e040      	b.n	800541c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d023      	beq.n	80053ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053a2:	4b8c      	ldr	r3, [pc, #560]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a8b      	ldr	r2, [pc, #556]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80053a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ae:	f7fe f901 	bl	80035b4 <HAL_GetTick>
 80053b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053b4:	e008      	b.n	80053c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053b6:	f7fe f8fd 	bl	80035b4 <HAL_GetTick>
 80053ba:	4602      	mov	r2, r0
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d901      	bls.n	80053c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e227      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053c8:	4b82      	ldr	r3, [pc, #520]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d0f0      	beq.n	80053b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053d4:	4b7f      	ldr	r3, [pc, #508]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	061b      	lsls	r3, r3, #24
 80053e2:	497c      	ldr	r1, [pc, #496]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80053e4:	4313      	orrs	r3, r2
 80053e6:	604b      	str	r3, [r1, #4]
 80053e8:	e018      	b.n	800541c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ea:	4b7a      	ldr	r3, [pc, #488]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a79      	ldr	r2, [pc, #484]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80053f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f6:	f7fe f8dd 	bl	80035b4 <HAL_GetTick>
 80053fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80053fc:	e008      	b.n	8005410 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053fe:	f7fe f8d9 	bl	80035b4 <HAL_GetTick>
 8005402:	4602      	mov	r2, r0
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	1ad3      	subs	r3, r2, r3
 8005408:	2b02      	cmp	r3, #2
 800540a:	d901      	bls.n	8005410 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800540c:	2303      	movs	r3, #3
 800540e:	e203      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005410:	4b70      	ldr	r3, [pc, #448]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005418:	2b00      	cmp	r3, #0
 800541a:	d1f0      	bne.n	80053fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f003 0308 	and.w	r3, r3, #8
 8005424:	2b00      	cmp	r3, #0
 8005426:	d03c      	beq.n	80054a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	695b      	ldr	r3, [r3, #20]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d01c      	beq.n	800546a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005430:	4b68      	ldr	r3, [pc, #416]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005432:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005436:	4a67      	ldr	r2, [pc, #412]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005438:	f043 0301 	orr.w	r3, r3, #1
 800543c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005440:	f7fe f8b8 	bl	80035b4 <HAL_GetTick>
 8005444:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005446:	e008      	b.n	800545a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005448:	f7fe f8b4 	bl	80035b4 <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	2b02      	cmp	r3, #2
 8005454:	d901      	bls.n	800545a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e1de      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800545a:	4b5e      	ldr	r3, [pc, #376]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 800545c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005460:	f003 0302 	and.w	r3, r3, #2
 8005464:	2b00      	cmp	r3, #0
 8005466:	d0ef      	beq.n	8005448 <HAL_RCC_OscConfig+0x3ec>
 8005468:	e01b      	b.n	80054a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800546a:	4b5a      	ldr	r3, [pc, #360]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 800546c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005470:	4a58      	ldr	r2, [pc, #352]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005472:	f023 0301 	bic.w	r3, r3, #1
 8005476:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800547a:	f7fe f89b 	bl	80035b4 <HAL_GetTick>
 800547e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005480:	e008      	b.n	8005494 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005482:	f7fe f897 	bl	80035b4 <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	2b02      	cmp	r3, #2
 800548e:	d901      	bls.n	8005494 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e1c1      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005494:	4b4f      	ldr	r3, [pc, #316]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005496:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1ef      	bne.n	8005482 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0304 	and.w	r3, r3, #4
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 80a6 	beq.w	80055fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054b0:	2300      	movs	r3, #0
 80054b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80054b4:	4b47      	ldr	r3, [pc, #284]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80054b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d10d      	bne.n	80054dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054c0:	4b44      	ldr	r3, [pc, #272]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80054c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054c4:	4a43      	ldr	r2, [pc, #268]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80054c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054ca:	6593      	str	r3, [r2, #88]	; 0x58
 80054cc:	4b41      	ldr	r3, [pc, #260]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80054ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054d4:	60bb      	str	r3, [r7, #8]
 80054d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054d8:	2301      	movs	r3, #1
 80054da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80054dc:	4b3e      	ldr	r3, [pc, #248]	; (80055d8 <HAL_RCC_OscConfig+0x57c>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d118      	bne.n	800551a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80054e8:	4b3b      	ldr	r3, [pc, #236]	; (80055d8 <HAL_RCC_OscConfig+0x57c>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a3a      	ldr	r2, [pc, #232]	; (80055d8 <HAL_RCC_OscConfig+0x57c>)
 80054ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054f4:	f7fe f85e 	bl	80035b4 <HAL_GetTick>
 80054f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80054fa:	e008      	b.n	800550e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054fc:	f7fe f85a 	bl	80035b4 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	2b02      	cmp	r3, #2
 8005508:	d901      	bls.n	800550e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e184      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800550e:	4b32      	ldr	r3, [pc, #200]	; (80055d8 <HAL_RCC_OscConfig+0x57c>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005516:	2b00      	cmp	r3, #0
 8005518:	d0f0      	beq.n	80054fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	2b01      	cmp	r3, #1
 8005520:	d108      	bne.n	8005534 <HAL_RCC_OscConfig+0x4d8>
 8005522:	4b2c      	ldr	r3, [pc, #176]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005524:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005528:	4a2a      	ldr	r2, [pc, #168]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 800552a:	f043 0301 	orr.w	r3, r3, #1
 800552e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005532:	e024      	b.n	800557e <HAL_RCC_OscConfig+0x522>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	2b05      	cmp	r3, #5
 800553a:	d110      	bne.n	800555e <HAL_RCC_OscConfig+0x502>
 800553c:	4b25      	ldr	r3, [pc, #148]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 800553e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005542:	4a24      	ldr	r2, [pc, #144]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005544:	f043 0304 	orr.w	r3, r3, #4
 8005548:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800554c:	4b21      	ldr	r3, [pc, #132]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 800554e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005552:	4a20      	ldr	r2, [pc, #128]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005554:	f043 0301 	orr.w	r3, r3, #1
 8005558:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800555c:	e00f      	b.n	800557e <HAL_RCC_OscConfig+0x522>
 800555e:	4b1d      	ldr	r3, [pc, #116]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005560:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005564:	4a1b      	ldr	r2, [pc, #108]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005566:	f023 0301 	bic.w	r3, r3, #1
 800556a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800556e:	4b19      	ldr	r3, [pc, #100]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005570:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005574:	4a17      	ldr	r2, [pc, #92]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 8005576:	f023 0304 	bic.w	r3, r3, #4
 800557a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d016      	beq.n	80055b4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005586:	f7fe f815 	bl	80035b4 <HAL_GetTick>
 800558a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800558c:	e00a      	b.n	80055a4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800558e:	f7fe f811 	bl	80035b4 <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	f241 3288 	movw	r2, #5000	; 0x1388
 800559c:	4293      	cmp	r3, r2
 800559e:	d901      	bls.n	80055a4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e139      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055a4:	4b0b      	ldr	r3, [pc, #44]	; (80055d4 <HAL_RCC_OscConfig+0x578>)
 80055a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055aa:	f003 0302 	and.w	r3, r3, #2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d0ed      	beq.n	800558e <HAL_RCC_OscConfig+0x532>
 80055b2:	e01a      	b.n	80055ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055b4:	f7fd fffe 	bl	80035b4 <HAL_GetTick>
 80055b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80055ba:	e00f      	b.n	80055dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055bc:	f7fd fffa 	bl	80035b4 <HAL_GetTick>
 80055c0:	4602      	mov	r2, r0
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d906      	bls.n	80055dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e122      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
 80055d2:	bf00      	nop
 80055d4:	40021000 	.word	0x40021000
 80055d8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80055dc:	4b90      	ldr	r3, [pc, #576]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80055de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d1e8      	bne.n	80055bc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055ea:	7ffb      	ldrb	r3, [r7, #31]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d105      	bne.n	80055fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055f0:	4b8b      	ldr	r3, [pc, #556]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80055f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f4:	4a8a      	ldr	r2, [pc, #552]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80055f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055fa:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 8108 	beq.w	8005816 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800560a:	2b02      	cmp	r3, #2
 800560c:	f040 80d0 	bne.w	80057b0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005610:	4b83      	ldr	r3, [pc, #524]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f003 0203 	and.w	r2, r3, #3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005620:	429a      	cmp	r2, r3
 8005622:	d130      	bne.n	8005686 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800562e:	3b01      	subs	r3, #1
 8005630:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005632:	429a      	cmp	r2, r3
 8005634:	d127      	bne.n	8005686 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005640:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005642:	429a      	cmp	r2, r3
 8005644:	d11f      	bne.n	8005686 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005650:	2a07      	cmp	r2, #7
 8005652:	bf14      	ite	ne
 8005654:	2201      	movne	r2, #1
 8005656:	2200      	moveq	r2, #0
 8005658:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800565a:	4293      	cmp	r3, r2
 800565c:	d113      	bne.n	8005686 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005668:	085b      	lsrs	r3, r3, #1
 800566a:	3b01      	subs	r3, #1
 800566c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800566e:	429a      	cmp	r2, r3
 8005670:	d109      	bne.n	8005686 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567c:	085b      	lsrs	r3, r3, #1
 800567e:	3b01      	subs	r3, #1
 8005680:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005682:	429a      	cmp	r2, r3
 8005684:	d06e      	beq.n	8005764 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	2b0c      	cmp	r3, #12
 800568a:	d069      	beq.n	8005760 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800568c:	4b64      	ldr	r3, [pc, #400]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005694:	2b00      	cmp	r3, #0
 8005696:	d105      	bne.n	80056a4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005698:	4b61      	ldr	r3, [pc, #388]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d001      	beq.n	80056a8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e0b7      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80056a8:	4b5d      	ldr	r3, [pc, #372]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a5c      	ldr	r2, [pc, #368]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80056ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056b2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80056b4:	f7fd ff7e 	bl	80035b4 <HAL_GetTick>
 80056b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056ba:	e008      	b.n	80056ce <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056bc:	f7fd ff7a 	bl	80035b4 <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	2b02      	cmp	r3, #2
 80056c8:	d901      	bls.n	80056ce <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e0a4      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056ce:	4b54      	ldr	r3, [pc, #336]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1f0      	bne.n	80056bc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056da:	4b51      	ldr	r3, [pc, #324]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	4b51      	ldr	r3, [pc, #324]	; (8005824 <HAL_RCC_OscConfig+0x7c8>)
 80056e0:	4013      	ands	r3, r2
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80056ea:	3a01      	subs	r2, #1
 80056ec:	0112      	lsls	r2, r2, #4
 80056ee:	4311      	orrs	r1, r2
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80056f4:	0212      	lsls	r2, r2, #8
 80056f6:	4311      	orrs	r1, r2
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80056fc:	0852      	lsrs	r2, r2, #1
 80056fe:	3a01      	subs	r2, #1
 8005700:	0552      	lsls	r2, r2, #21
 8005702:	4311      	orrs	r1, r2
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005708:	0852      	lsrs	r2, r2, #1
 800570a:	3a01      	subs	r2, #1
 800570c:	0652      	lsls	r2, r2, #25
 800570e:	4311      	orrs	r1, r2
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005714:	0912      	lsrs	r2, r2, #4
 8005716:	0452      	lsls	r2, r2, #17
 8005718:	430a      	orrs	r2, r1
 800571a:	4941      	ldr	r1, [pc, #260]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 800571c:	4313      	orrs	r3, r2
 800571e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005720:	4b3f      	ldr	r3, [pc, #252]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a3e      	ldr	r2, [pc, #248]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 8005726:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800572a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800572c:	4b3c      	ldr	r3, [pc, #240]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	4a3b      	ldr	r2, [pc, #236]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 8005732:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005736:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005738:	f7fd ff3c 	bl	80035b4 <HAL_GetTick>
 800573c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800573e:	e008      	b.n	8005752 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005740:	f7fd ff38 	bl	80035b4 <HAL_GetTick>
 8005744:	4602      	mov	r2, r0
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	2b02      	cmp	r3, #2
 800574c:	d901      	bls.n	8005752 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e062      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005752:	4b33      	ldr	r3, [pc, #204]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d0f0      	beq.n	8005740 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800575e:	e05a      	b.n	8005816 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e059      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005764:	4b2e      	ldr	r3, [pc, #184]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d152      	bne.n	8005816 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005770:	4b2b      	ldr	r3, [pc, #172]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a2a      	ldr	r2, [pc, #168]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 8005776:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800577a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800577c:	4b28      	ldr	r3, [pc, #160]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	4a27      	ldr	r2, [pc, #156]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 8005782:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005786:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005788:	f7fd ff14 	bl	80035b4 <HAL_GetTick>
 800578c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800578e:	e008      	b.n	80057a2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005790:	f7fd ff10 	bl	80035b4 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	2b02      	cmp	r3, #2
 800579c:	d901      	bls.n	80057a2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e03a      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057a2:	4b1f      	ldr	r3, [pc, #124]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d0f0      	beq.n	8005790 <HAL_RCC_OscConfig+0x734>
 80057ae:	e032      	b.n	8005816 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	2b0c      	cmp	r3, #12
 80057b4:	d02d      	beq.n	8005812 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057b6:	4b1a      	ldr	r3, [pc, #104]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a19      	ldr	r2, [pc, #100]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80057bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057c0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80057c2:	4b17      	ldr	r3, [pc, #92]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d105      	bne.n	80057da <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80057ce:	4b14      	ldr	r3, [pc, #80]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	4a13      	ldr	r2, [pc, #76]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80057d4:	f023 0303 	bic.w	r3, r3, #3
 80057d8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80057da:	4b11      	ldr	r3, [pc, #68]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	4a10      	ldr	r2, [pc, #64]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 80057e0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80057e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057e8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ea:	f7fd fee3 	bl	80035b4 <HAL_GetTick>
 80057ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057f0:	e008      	b.n	8005804 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057f2:	f7fd fedf 	bl	80035b4 <HAL_GetTick>
 80057f6:	4602      	mov	r2, r0
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	2b02      	cmp	r3, #2
 80057fe:	d901      	bls.n	8005804 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e009      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005804:	4b06      	ldr	r3, [pc, #24]	; (8005820 <HAL_RCC_OscConfig+0x7c4>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1f0      	bne.n	80057f2 <HAL_RCC_OscConfig+0x796>
 8005810:	e001      	b.n	8005816 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e000      	b.n	8005818 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8005816:	2300      	movs	r3, #0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3720      	adds	r7, #32
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	40021000 	.word	0x40021000
 8005824:	f99d808c 	.word	0xf99d808c

08005828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e0c8      	b.n	80059ce <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800583c:	4b66      	ldr	r3, [pc, #408]	; (80059d8 <HAL_RCC_ClockConfig+0x1b0>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0307 	and.w	r3, r3, #7
 8005844:	683a      	ldr	r2, [r7, #0]
 8005846:	429a      	cmp	r2, r3
 8005848:	d910      	bls.n	800586c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800584a:	4b63      	ldr	r3, [pc, #396]	; (80059d8 <HAL_RCC_ClockConfig+0x1b0>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f023 0207 	bic.w	r2, r3, #7
 8005852:	4961      	ldr	r1, [pc, #388]	; (80059d8 <HAL_RCC_ClockConfig+0x1b0>)
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	4313      	orrs	r3, r2
 8005858:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800585a:	4b5f      	ldr	r3, [pc, #380]	; (80059d8 <HAL_RCC_ClockConfig+0x1b0>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0307 	and.w	r3, r3, #7
 8005862:	683a      	ldr	r2, [r7, #0]
 8005864:	429a      	cmp	r2, r3
 8005866:	d001      	beq.n	800586c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e0b0      	b.n	80059ce <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0301 	and.w	r3, r3, #1
 8005874:	2b00      	cmp	r3, #0
 8005876:	d04c      	beq.n	8005912 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	2b03      	cmp	r3, #3
 800587e:	d107      	bne.n	8005890 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005880:	4b56      	ldr	r3, [pc, #344]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005888:	2b00      	cmp	r3, #0
 800588a:	d121      	bne.n	80058d0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e09e      	b.n	80059ce <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	2b02      	cmp	r3, #2
 8005896:	d107      	bne.n	80058a8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005898:	4b50      	ldr	r3, [pc, #320]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d115      	bne.n	80058d0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e092      	b.n	80059ce <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d107      	bne.n	80058c0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80058b0:	4b4a      	ldr	r3, [pc, #296]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0302 	and.w	r3, r3, #2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d109      	bne.n	80058d0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e086      	b.n	80059ce <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058c0:	4b46      	ldr	r3, [pc, #280]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d101      	bne.n	80058d0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e07e      	b.n	80059ce <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80058d0:	4b42      	ldr	r3, [pc, #264]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f023 0203 	bic.w	r2, r3, #3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	493f      	ldr	r1, [pc, #252]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 80058de:	4313      	orrs	r3, r2
 80058e0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058e2:	f7fd fe67 	bl	80035b4 <HAL_GetTick>
 80058e6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058e8:	e00a      	b.n	8005900 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058ea:	f7fd fe63 	bl	80035b4 <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e066      	b.n	80059ce <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005900:	4b36      	ldr	r3, [pc, #216]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f003 020c 	and.w	r2, r3, #12
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	429a      	cmp	r2, r3
 8005910:	d1eb      	bne.n	80058ea <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0302 	and.w	r3, r3, #2
 800591a:	2b00      	cmp	r3, #0
 800591c:	d008      	beq.n	8005930 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800591e:	4b2f      	ldr	r3, [pc, #188]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	492c      	ldr	r1, [pc, #176]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 800592c:	4313      	orrs	r3, r2
 800592e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005930:	4b29      	ldr	r3, [pc, #164]	; (80059d8 <HAL_RCC_ClockConfig+0x1b0>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	429a      	cmp	r2, r3
 800593c:	d210      	bcs.n	8005960 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800593e:	4b26      	ldr	r3, [pc, #152]	; (80059d8 <HAL_RCC_ClockConfig+0x1b0>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f023 0207 	bic.w	r2, r3, #7
 8005946:	4924      	ldr	r1, [pc, #144]	; (80059d8 <HAL_RCC_ClockConfig+0x1b0>)
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	4313      	orrs	r3, r2
 800594c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800594e:	4b22      	ldr	r3, [pc, #136]	; (80059d8 <HAL_RCC_ClockConfig+0x1b0>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	683a      	ldr	r2, [r7, #0]
 8005958:	429a      	cmp	r2, r3
 800595a:	d001      	beq.n	8005960 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e036      	b.n	80059ce <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0304 	and.w	r3, r3, #4
 8005968:	2b00      	cmp	r3, #0
 800596a:	d008      	beq.n	800597e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800596c:	4b1b      	ldr	r3, [pc, #108]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	4918      	ldr	r1, [pc, #96]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 800597a:	4313      	orrs	r3, r2
 800597c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0308 	and.w	r3, r3, #8
 8005986:	2b00      	cmp	r3, #0
 8005988:	d009      	beq.n	800599e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800598a:	4b14      	ldr	r3, [pc, #80]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	691b      	ldr	r3, [r3, #16]
 8005996:	00db      	lsls	r3, r3, #3
 8005998:	4910      	ldr	r1, [pc, #64]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 800599a:	4313      	orrs	r3, r2
 800599c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800599e:	f000 f825 	bl	80059ec <HAL_RCC_GetSysClockFreq>
 80059a2:	4601      	mov	r1, r0
 80059a4:	4b0d      	ldr	r3, [pc, #52]	; (80059dc <HAL_RCC_ClockConfig+0x1b4>)
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	091b      	lsrs	r3, r3, #4
 80059aa:	f003 030f 	and.w	r3, r3, #15
 80059ae:	4a0c      	ldr	r2, [pc, #48]	; (80059e0 <HAL_RCC_ClockConfig+0x1b8>)
 80059b0:	5cd3      	ldrb	r3, [r2, r3]
 80059b2:	f003 031f 	and.w	r3, r3, #31
 80059b6:	fa21 f303 	lsr.w	r3, r1, r3
 80059ba:	4a0a      	ldr	r2, [pc, #40]	; (80059e4 <HAL_RCC_ClockConfig+0x1bc>)
 80059bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80059be:	4b0a      	ldr	r3, [pc, #40]	; (80059e8 <HAL_RCC_ClockConfig+0x1c0>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7fd fda6 	bl	8003514 <HAL_InitTick>
 80059c8:	4603      	mov	r3, r0
 80059ca:	72fb      	strb	r3, [r7, #11]

  return status;
 80059cc:	7afb      	ldrb	r3, [r7, #11]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	40022000 	.word	0x40022000
 80059dc:	40021000 	.word	0x40021000
 80059e0:	0800a228 	.word	0x0800a228
 80059e4:	20000034 	.word	0x20000034
 80059e8:	20000038 	.word	0x20000038

080059ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b089      	sub	sp, #36	; 0x24
 80059f0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80059f2:	2300      	movs	r3, #0
 80059f4:	61fb      	str	r3, [r7, #28]
 80059f6:	2300      	movs	r3, #0
 80059f8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059fa:	4b3d      	ldr	r3, [pc, #244]	; (8005af0 <HAL_RCC_GetSysClockFreq+0x104>)
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	f003 030c 	and.w	r3, r3, #12
 8005a02:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a04:	4b3a      	ldr	r3, [pc, #232]	; (8005af0 <HAL_RCC_GetSysClockFreq+0x104>)
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	f003 0303 	and.w	r3, r3, #3
 8005a0c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d005      	beq.n	8005a20 <HAL_RCC_GetSysClockFreq+0x34>
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	2b0c      	cmp	r3, #12
 8005a18:	d121      	bne.n	8005a5e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d11e      	bne.n	8005a5e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005a20:	4b33      	ldr	r3, [pc, #204]	; (8005af0 <HAL_RCC_GetSysClockFreq+0x104>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 0308 	and.w	r3, r3, #8
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d107      	bne.n	8005a3c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005a2c:	4b30      	ldr	r3, [pc, #192]	; (8005af0 <HAL_RCC_GetSysClockFreq+0x104>)
 8005a2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a32:	0a1b      	lsrs	r3, r3, #8
 8005a34:	f003 030f 	and.w	r3, r3, #15
 8005a38:	61fb      	str	r3, [r7, #28]
 8005a3a:	e005      	b.n	8005a48 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005a3c:	4b2c      	ldr	r3, [pc, #176]	; (8005af0 <HAL_RCC_GetSysClockFreq+0x104>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	091b      	lsrs	r3, r3, #4
 8005a42:	f003 030f 	and.w	r3, r3, #15
 8005a46:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005a48:	4a2a      	ldr	r2, [pc, #168]	; (8005af4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a50:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10d      	bne.n	8005a74 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a5c:	e00a      	b.n	8005a74 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	2b04      	cmp	r3, #4
 8005a62:	d102      	bne.n	8005a6a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005a64:	4b24      	ldr	r3, [pc, #144]	; (8005af8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005a66:	61bb      	str	r3, [r7, #24]
 8005a68:	e004      	b.n	8005a74 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	2b08      	cmp	r3, #8
 8005a6e:	d101      	bne.n	8005a74 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005a70:	4b22      	ldr	r3, [pc, #136]	; (8005afc <HAL_RCC_GetSysClockFreq+0x110>)
 8005a72:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	2b0c      	cmp	r3, #12
 8005a78:	d133      	bne.n	8005ae2 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a7a:	4b1d      	ldr	r3, [pc, #116]	; (8005af0 <HAL_RCC_GetSysClockFreq+0x104>)
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	f003 0303 	and.w	r3, r3, #3
 8005a82:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d002      	beq.n	8005a90 <HAL_RCC_GetSysClockFreq+0xa4>
 8005a8a:	2b03      	cmp	r3, #3
 8005a8c:	d003      	beq.n	8005a96 <HAL_RCC_GetSysClockFreq+0xaa>
 8005a8e:	e005      	b.n	8005a9c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005a90:	4b19      	ldr	r3, [pc, #100]	; (8005af8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005a92:	617b      	str	r3, [r7, #20]
      break;
 8005a94:	e005      	b.n	8005aa2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005a96:	4b19      	ldr	r3, [pc, #100]	; (8005afc <HAL_RCC_GetSysClockFreq+0x110>)
 8005a98:	617b      	str	r3, [r7, #20]
      break;
 8005a9a:	e002      	b.n	8005aa2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	617b      	str	r3, [r7, #20]
      break;
 8005aa0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005aa2:	4b13      	ldr	r3, [pc, #76]	; (8005af0 <HAL_RCC_GetSysClockFreq+0x104>)
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	091b      	lsrs	r3, r3, #4
 8005aa8:	f003 0307 	and.w	r3, r3, #7
 8005aac:	3301      	adds	r3, #1
 8005aae:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005ab0:	4b0f      	ldr	r3, [pc, #60]	; (8005af0 <HAL_RCC_GetSysClockFreq+0x104>)
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	0a1b      	lsrs	r3, r3, #8
 8005ab6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	fb02 f203 	mul.w	r2, r2, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ac6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ac8:	4b09      	ldr	r3, [pc, #36]	; (8005af0 <HAL_RCC_GetSysClockFreq+0x104>)
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	0e5b      	lsrs	r3, r3, #25
 8005ace:	f003 0303 	and.w	r3, r3, #3
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	005b      	lsls	r3, r3, #1
 8005ad6:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ae0:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005ae2:	69bb      	ldr	r3, [r7, #24]
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3724      	adds	r7, #36	; 0x24
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr
 8005af0:	40021000 	.word	0x40021000
 8005af4:	0800a238 	.word	0x0800a238
 8005af8:	00f42400 	.word	0x00f42400
 8005afc:	007a1200 	.word	0x007a1200

08005b00 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005b08:	2300      	movs	r3, #0
 8005b0a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005b0c:	4b2a      	ldr	r3, [pc, #168]	; (8005bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d003      	beq.n	8005b20 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005b18:	f7ff fa3c 	bl	8004f94 <HAL_PWREx_GetVoltageRange>
 8005b1c:	6178      	str	r0, [r7, #20]
 8005b1e:	e014      	b.n	8005b4a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b20:	4b25      	ldr	r3, [pc, #148]	; (8005bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b24:	4a24      	ldr	r2, [pc, #144]	; (8005bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b2a:	6593      	str	r3, [r2, #88]	; 0x58
 8005b2c:	4b22      	ldr	r3, [pc, #136]	; (8005bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b34:	60fb      	str	r3, [r7, #12]
 8005b36:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005b38:	f7ff fa2c 	bl	8004f94 <HAL_PWREx_GetVoltageRange>
 8005b3c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005b3e:	4b1e      	ldr	r3, [pc, #120]	; (8005bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b42:	4a1d      	ldr	r2, [pc, #116]	; (8005bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b48:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b50:	d10b      	bne.n	8005b6a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2b80      	cmp	r3, #128	; 0x80
 8005b56:	d919      	bls.n	8005b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2ba0      	cmp	r3, #160	; 0xa0
 8005b5c:	d902      	bls.n	8005b64 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005b5e:	2302      	movs	r3, #2
 8005b60:	613b      	str	r3, [r7, #16]
 8005b62:	e013      	b.n	8005b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b64:	2301      	movs	r3, #1
 8005b66:	613b      	str	r3, [r7, #16]
 8005b68:	e010      	b.n	8005b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2b80      	cmp	r3, #128	; 0x80
 8005b6e:	d902      	bls.n	8005b76 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005b70:	2303      	movs	r3, #3
 8005b72:	613b      	str	r3, [r7, #16]
 8005b74:	e00a      	b.n	8005b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2b80      	cmp	r3, #128	; 0x80
 8005b7a:	d102      	bne.n	8005b82 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005b7c:	2302      	movs	r3, #2
 8005b7e:	613b      	str	r3, [r7, #16]
 8005b80:	e004      	b.n	8005b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2b70      	cmp	r3, #112	; 0x70
 8005b86:	d101      	bne.n	8005b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b88:	2301      	movs	r3, #1
 8005b8a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005b8c:	4b0b      	ldr	r3, [pc, #44]	; (8005bbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f023 0207 	bic.w	r2, r3, #7
 8005b94:	4909      	ldr	r1, [pc, #36]	; (8005bbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005b9c:	4b07      	ldr	r3, [pc, #28]	; (8005bbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f003 0307 	and.w	r3, r3, #7
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d001      	beq.n	8005bae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e000      	b.n	8005bb0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3718      	adds	r7, #24
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	40021000 	.word	0x40021000
 8005bbc:	40022000 	.word	0x40022000

08005bc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b086      	sub	sp, #24
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005bc8:	2300      	movs	r3, #0
 8005bca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005bcc:	2300      	movs	r3, #0
 8005bce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d03f      	beq.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005be0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005be4:	d01c      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8005be6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005bea:	d802      	bhi.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00e      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8005bf0:	e01f      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8005bf2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005bf6:	d003      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8005bf8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005bfc:	d01c      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8005bfe:	e018      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005c00:	4b85      	ldr	r3, [pc, #532]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	4a84      	ldr	r2, [pc, #528]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005c06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c0a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c0c:	e015      	b.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	3304      	adds	r3, #4
 8005c12:	2100      	movs	r1, #0
 8005c14:	4618      	mov	r0, r3
 8005c16:	f000 fab9 	bl	800618c <RCCEx_PLLSAI1_Config>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c1e:	e00c      	b.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	3320      	adds	r3, #32
 8005c24:	2100      	movs	r1, #0
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 fba0 	bl	800636c <RCCEx_PLLSAI2_Config>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c30:	e003      	b.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	74fb      	strb	r3, [r7, #19]
      break;
 8005c36:	e000      	b.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8005c38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c3a:	7cfb      	ldrb	r3, [r7, #19]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10b      	bne.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c40:	4b75      	ldr	r3, [pc, #468]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c46:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c4e:	4972      	ldr	r1, [pc, #456]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005c50:	4313      	orrs	r3, r2
 8005c52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005c56:	e001      	b.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c58:	7cfb      	ldrb	r3, [r7, #19]
 8005c5a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d03f      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005c70:	d01c      	beq.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005c72:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005c76:	d802      	bhi.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d00e      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0xda>
 8005c7c:	e01f      	b.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005c7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005c82:	d003      	beq.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8005c84:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005c88:	d01c      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8005c8a:	e018      	b.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005c8c:	4b62      	ldr	r3, [pc, #392]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	4a61      	ldr	r2, [pc, #388]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c96:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005c98:	e015      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	3304      	adds	r3, #4
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f000 fa73 	bl	800618c <RCCEx_PLLSAI1_Config>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005caa:	e00c      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	3320      	adds	r3, #32
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 fb5a 	bl	800636c <RCCEx_PLLSAI2_Config>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005cbc:	e003      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	74fb      	strb	r3, [r7, #19]
      break;
 8005cc2:	e000      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005cc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005cc6:	7cfb      	ldrb	r3, [r7, #19]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d10b      	bne.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005ccc:	4b52      	ldr	r3, [pc, #328]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cd2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005cda:	494f      	ldr	r1, [pc, #316]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005ce2:	e001      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ce4:	7cfb      	ldrb	r3, [r7, #19]
 8005ce6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f000 80a0 	beq.w	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005cfa:	4b47      	ldr	r3, [pc, #284]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d101      	bne.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8005d06:	2301      	movs	r3, #1
 8005d08:	e000      	b.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00d      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d10:	4b41      	ldr	r3, [pc, #260]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d14:	4a40      	ldr	r2, [pc, #256]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d1a:	6593      	str	r3, [r2, #88]	; 0x58
 8005d1c:	4b3e      	ldr	r3, [pc, #248]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d24:	60bb      	str	r3, [r7, #8]
 8005d26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d2c:	4b3b      	ldr	r3, [pc, #236]	; (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a3a      	ldr	r2, [pc, #232]	; (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005d38:	f7fd fc3c 	bl	80035b4 <HAL_GetTick>
 8005d3c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005d3e:	e009      	b.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d40:	f7fd fc38 	bl	80035b4 <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	2b02      	cmp	r3, #2
 8005d4c:	d902      	bls.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	74fb      	strb	r3, [r7, #19]
        break;
 8005d52:	e005      	b.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005d54:	4b31      	ldr	r3, [pc, #196]	; (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d0ef      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8005d60:	7cfb      	ldrb	r3, [r7, #19]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d15c      	bne.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005d66:	4b2c      	ldr	r3, [pc, #176]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d70:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d01f      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d019      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005d84:	4b24      	ldr	r3, [pc, #144]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d8e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d90:	4b21      	ldr	r3, [pc, #132]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d96:	4a20      	ldr	r2, [pc, #128]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005da0:	4b1d      	ldr	r3, [pc, #116]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005da6:	4a1c      	ldr	r2, [pc, #112]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005da8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005db0:	4a19      	ldr	r2, [pc, #100]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d016      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc2:	f7fd fbf7 	bl	80035b4 <HAL_GetTick>
 8005dc6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005dc8:	e00b      	b.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dca:	f7fd fbf3 	bl	80035b4 <HAL_GetTick>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d902      	bls.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	74fb      	strb	r3, [r7, #19]
            break;
 8005de0:	e006      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005de2:	4b0d      	ldr	r3, [pc, #52]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d0ec      	beq.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8005df0:	7cfb      	ldrb	r3, [r7, #19]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d10c      	bne.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005df6:	4b08      	ldr	r3, [pc, #32]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dfc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e06:	4904      	ldr	r1, [pc, #16]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005e0e:	e009      	b.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e10:	7cfb      	ldrb	r3, [r7, #19]
 8005e12:	74bb      	strb	r3, [r7, #18]
 8005e14:	e006      	b.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8005e16:	bf00      	nop
 8005e18:	40021000 	.word	0x40021000
 8005e1c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e20:	7cfb      	ldrb	r3, [r7, #19]
 8005e22:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e24:	7c7b      	ldrb	r3, [r7, #17]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d105      	bne.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e2a:	4b9e      	ldr	r3, [pc, #632]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e2e:	4a9d      	ldr	r2, [pc, #628]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005e30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e34:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00a      	beq.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e42:	4b98      	ldr	r3, [pc, #608]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e48:	f023 0203 	bic.w	r2, r3, #3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e50:	4994      	ldr	r1, [pc, #592]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005e52:	4313      	orrs	r3, r2
 8005e54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0302 	and.w	r3, r3, #2
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00a      	beq.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e64:	4b8f      	ldr	r3, [pc, #572]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e6a:	f023 020c 	bic.w	r2, r3, #12
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e72:	498c      	ldr	r1, [pc, #560]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0304 	and.w	r3, r3, #4
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d00a      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005e86:	4b87      	ldr	r3, [pc, #540]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e8c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e94:	4983      	ldr	r1, [pc, #524]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0308 	and.w	r3, r3, #8
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d00a      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005ea8:	4b7e      	ldr	r3, [pc, #504]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eae:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb6:	497b      	ldr	r1, [pc, #492]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0310 	and.w	r3, r3, #16
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d00a      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005eca:	4b76      	ldr	r3, [pc, #472]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ed0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ed8:	4972      	ldr	r1, [pc, #456]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0320 	and.w	r3, r3, #32
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00a      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005eec:	4b6d      	ldr	r3, [pc, #436]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ef2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005efa:	496a      	ldr	r1, [pc, #424]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005efc:	4313      	orrs	r3, r2
 8005efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d00a      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005f0e:	4b65      	ldr	r3, [pc, #404]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f14:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f1c:	4961      	ldr	r1, [pc, #388]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d00a      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005f30:	4b5c      	ldr	r3, [pc, #368]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f36:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f3e:	4959      	ldr	r1, [pc, #356]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005f40:	4313      	orrs	r3, r2
 8005f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00a      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f52:	4b54      	ldr	r3, [pc, #336]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f58:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f60:	4950      	ldr	r1, [pc, #320]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005f62:	4313      	orrs	r3, r2
 8005f64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00a      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005f74:	4b4b      	ldr	r3, [pc, #300]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f7a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f82:	4948      	ldr	r1, [pc, #288]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00a      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005f96:	4b43      	ldr	r3, [pc, #268]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f9c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fa4:	493f      	ldr	r1, [pc, #252]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d028      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005fb8:	4b3a      	ldr	r3, [pc, #232]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fbe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fc6:	4937      	ldr	r1, [pc, #220]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005fd6:	d106      	bne.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005fd8:	4b32      	ldr	r3, [pc, #200]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	4a31      	ldr	r2, [pc, #196]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005fde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005fe2:	60d3      	str	r3, [r2, #12]
 8005fe4:	e011      	b.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005fee:	d10c      	bne.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	3304      	adds	r3, #4
 8005ff4:	2101      	movs	r1, #1
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f000 f8c8 	bl	800618c <RCCEx_PLLSAI1_Config>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006000:	7cfb      	ldrb	r3, [r7, #19]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d001      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8006006:	7cfb      	ldrb	r3, [r7, #19]
 8006008:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d028      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006016:	4b23      	ldr	r3, [pc, #140]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800601c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006024:	491f      	ldr	r1, [pc, #124]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006026:	4313      	orrs	r3, r2
 8006028:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006030:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006034:	d106      	bne.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006036:	4b1b      	ldr	r3, [pc, #108]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	4a1a      	ldr	r2, [pc, #104]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800603c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006040:	60d3      	str	r3, [r2, #12]
 8006042:	e011      	b.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006048:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800604c:	d10c      	bne.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	3304      	adds	r3, #4
 8006052:	2101      	movs	r1, #1
 8006054:	4618      	mov	r0, r3
 8006056:	f000 f899 	bl	800618c <RCCEx_PLLSAI1_Config>
 800605a:	4603      	mov	r3, r0
 800605c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800605e:	7cfb      	ldrb	r3, [r7, #19]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d001      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8006064:	7cfb      	ldrb	r3, [r7, #19]
 8006066:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d02b      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006074:	4b0b      	ldr	r3, [pc, #44]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800607a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006082:	4908      	ldr	r1, [pc, #32]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006084:	4313      	orrs	r3, r2
 8006086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800608e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006092:	d109      	bne.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006094:	4b03      	ldr	r3, [pc, #12]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	4a02      	ldr	r2, [pc, #8]	; (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800609a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800609e:	60d3      	str	r3, [r2, #12]
 80060a0:	e014      	b.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80060a2:	bf00      	nop
 80060a4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80060b0:	d10c      	bne.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	3304      	adds	r3, #4
 80060b6:	2101      	movs	r1, #1
 80060b8:	4618      	mov	r0, r3
 80060ba:	f000 f867 	bl	800618c <RCCEx_PLLSAI1_Config>
 80060be:	4603      	mov	r3, r0
 80060c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80060c2:	7cfb      	ldrb	r3, [r7, #19]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d001      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80060c8:	7cfb      	ldrb	r3, [r7, #19]
 80060ca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d02f      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060d8:	4b2b      	ldr	r3, [pc, #172]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80060da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060de:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80060e6:	4928      	ldr	r1, [pc, #160]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80060e8:	4313      	orrs	r3, r2
 80060ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80060f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80060f6:	d10d      	bne.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	3304      	adds	r3, #4
 80060fc:	2102      	movs	r1, #2
 80060fe:	4618      	mov	r0, r3
 8006100:	f000 f844 	bl	800618c <RCCEx_PLLSAI1_Config>
 8006104:	4603      	mov	r3, r0
 8006106:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006108:	7cfb      	ldrb	r3, [r7, #19]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d014      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800610e:	7cfb      	ldrb	r3, [r7, #19]
 8006110:	74bb      	strb	r3, [r7, #18]
 8006112:	e011      	b.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006118:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800611c:	d10c      	bne.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	3320      	adds	r3, #32
 8006122:	2102      	movs	r1, #2
 8006124:	4618      	mov	r0, r3
 8006126:	f000 f921 	bl	800636c <RCCEx_PLLSAI2_Config>
 800612a:	4603      	mov	r3, r0
 800612c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800612e:	7cfb      	ldrb	r3, [r7, #19]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d001      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8006134:	7cfb      	ldrb	r3, [r7, #19]
 8006136:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00a      	beq.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006144:	4b10      	ldr	r3, [pc, #64]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800614a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006152:	490d      	ldr	r1, [pc, #52]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006154:	4313      	orrs	r3, r2
 8006156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00b      	beq.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006166:	4b08      	ldr	r3, [pc, #32]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800616c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006176:	4904      	ldr	r1, [pc, #16]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006178:	4313      	orrs	r3, r2
 800617a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800617e:	7cbb      	ldrb	r3, [r7, #18]
}
 8006180:	4618      	mov	r0, r3
 8006182:	3718      	adds	r7, #24
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}
 8006188:	40021000 	.word	0x40021000

0800618c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006196:	2300      	movs	r3, #0
 8006198:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800619a:	4b73      	ldr	r3, [pc, #460]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	f003 0303 	and.w	r3, r3, #3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d018      	beq.n	80061d8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80061a6:	4b70      	ldr	r3, [pc, #448]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	f003 0203 	and.w	r2, r3, #3
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d10d      	bne.n	80061d2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
       ||
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d009      	beq.n	80061d2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80061be:	4b6a      	ldr	r3, [pc, #424]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	091b      	lsrs	r3, r3, #4
 80061c4:	f003 0307 	and.w	r3, r3, #7
 80061c8:	1c5a      	adds	r2, r3, #1
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
       ||
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d044      	beq.n	800625c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	73fb      	strb	r3, [r7, #15]
 80061d6:	e041      	b.n	800625c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b02      	cmp	r3, #2
 80061de:	d00c      	beq.n	80061fa <RCCEx_PLLSAI1_Config+0x6e>
 80061e0:	2b03      	cmp	r3, #3
 80061e2:	d013      	beq.n	800620c <RCCEx_PLLSAI1_Config+0x80>
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d120      	bne.n	800622a <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80061e8:	4b5f      	ldr	r3, [pc, #380]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f003 0302 	and.w	r3, r3, #2
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d11d      	bne.n	8006230 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061f8:	e01a      	b.n	8006230 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80061fa:	4b5b      	ldr	r3, [pc, #364]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006202:	2b00      	cmp	r3, #0
 8006204:	d116      	bne.n	8006234 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800620a:	e013      	b.n	8006234 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800620c:	4b56      	ldr	r3, [pc, #344]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006214:	2b00      	cmp	r3, #0
 8006216:	d10f      	bne.n	8006238 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006218:	4b53      	ldr	r3, [pc, #332]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006220:	2b00      	cmp	r3, #0
 8006222:	d109      	bne.n	8006238 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006228:	e006      	b.n	8006238 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	73fb      	strb	r3, [r7, #15]
      break;
 800622e:	e004      	b.n	800623a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8006230:	bf00      	nop
 8006232:	e002      	b.n	800623a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8006234:	bf00      	nop
 8006236:	e000      	b.n	800623a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8006238:	bf00      	nop
    }

    if(status == HAL_OK)
 800623a:	7bfb      	ldrb	r3, [r7, #15]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d10d      	bne.n	800625c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006240:	4b49      	ldr	r3, [pc, #292]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6819      	ldr	r1, [r3, #0]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	3b01      	subs	r3, #1
 8006252:	011b      	lsls	r3, r3, #4
 8006254:	430b      	orrs	r3, r1
 8006256:	4944      	ldr	r1, [pc, #272]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006258:	4313      	orrs	r3, r2
 800625a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800625c:	7bfb      	ldrb	r3, [r7, #15]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d17d      	bne.n	800635e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006262:	4b41      	ldr	r3, [pc, #260]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a40      	ldr	r2, [pc, #256]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006268:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800626c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800626e:	f7fd f9a1 	bl	80035b4 <HAL_GetTick>
 8006272:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006274:	e009      	b.n	800628a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006276:	f7fd f99d 	bl	80035b4 <HAL_GetTick>
 800627a:	4602      	mov	r2, r0
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	2b02      	cmp	r3, #2
 8006282:	d902      	bls.n	800628a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	73fb      	strb	r3, [r7, #15]
        break;
 8006288:	e005      	b.n	8006296 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800628a:	4b37      	ldr	r3, [pc, #220]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1ef      	bne.n	8006276 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8006296:	7bfb      	ldrb	r3, [r7, #15]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d160      	bne.n	800635e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d111      	bne.n	80062c6 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80062a2:	4b31      	ldr	r3, [pc, #196]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80062aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	6892      	ldr	r2, [r2, #8]
 80062b2:	0211      	lsls	r1, r2, #8
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	68d2      	ldr	r2, [r2, #12]
 80062b8:	0912      	lsrs	r2, r2, #4
 80062ba:	0452      	lsls	r2, r2, #17
 80062bc:	430a      	orrs	r2, r1
 80062be:	492a      	ldr	r1, [pc, #168]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 80062c0:	4313      	orrs	r3, r2
 80062c2:	610b      	str	r3, [r1, #16]
 80062c4:	e027      	b.n	8006316 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d112      	bne.n	80062f2 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80062cc:	4b26      	ldr	r3, [pc, #152]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80062d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	6892      	ldr	r2, [r2, #8]
 80062dc:	0211      	lsls	r1, r2, #8
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	6912      	ldr	r2, [r2, #16]
 80062e2:	0852      	lsrs	r2, r2, #1
 80062e4:	3a01      	subs	r2, #1
 80062e6:	0552      	lsls	r2, r2, #21
 80062e8:	430a      	orrs	r2, r1
 80062ea:	491f      	ldr	r1, [pc, #124]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 80062ec:	4313      	orrs	r3, r2
 80062ee:	610b      	str	r3, [r1, #16]
 80062f0:	e011      	b.n	8006316 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80062f2:	4b1d      	ldr	r3, [pc, #116]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80062fa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	6892      	ldr	r2, [r2, #8]
 8006302:	0211      	lsls	r1, r2, #8
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	6952      	ldr	r2, [r2, #20]
 8006308:	0852      	lsrs	r2, r2, #1
 800630a:	3a01      	subs	r2, #1
 800630c:	0652      	lsls	r2, r2, #25
 800630e:	430a      	orrs	r2, r1
 8006310:	4915      	ldr	r1, [pc, #84]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006312:	4313      	orrs	r3, r2
 8006314:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006316:	4b14      	ldr	r3, [pc, #80]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a13      	ldr	r2, [pc, #76]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 800631c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006320:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006322:	f7fd f947 	bl	80035b4 <HAL_GetTick>
 8006326:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006328:	e009      	b.n	800633e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800632a:	f7fd f943 	bl	80035b4 <HAL_GetTick>
 800632e:	4602      	mov	r2, r0
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	1ad3      	subs	r3, r2, r3
 8006334:	2b02      	cmp	r3, #2
 8006336:	d902      	bls.n	800633e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8006338:	2303      	movs	r3, #3
 800633a:	73fb      	strb	r3, [r7, #15]
          break;
 800633c:	e005      	b.n	800634a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800633e:	4b0a      	ldr	r3, [pc, #40]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006346:	2b00      	cmp	r3, #0
 8006348:	d0ef      	beq.n	800632a <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800634a:	7bfb      	ldrb	r3, [r7, #15]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d106      	bne.n	800635e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006350:	4b05      	ldr	r3, [pc, #20]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006352:	691a      	ldr	r2, [r3, #16]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	699b      	ldr	r3, [r3, #24]
 8006358:	4903      	ldr	r1, [pc, #12]	; (8006368 <RCCEx_PLLSAI1_Config+0x1dc>)
 800635a:	4313      	orrs	r3, r2
 800635c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800635e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006360:	4618      	mov	r0, r3
 8006362:	3710      	adds	r7, #16
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}
 8006368:	40021000 	.word	0x40021000

0800636c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006376:	2300      	movs	r3, #0
 8006378:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800637a:	4b68      	ldr	r3, [pc, #416]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	f003 0303 	and.w	r3, r3, #3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d018      	beq.n	80063b8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006386:	4b65      	ldr	r3, [pc, #404]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	f003 0203 	and.w	r2, r3, #3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	429a      	cmp	r2, r3
 8006394:	d10d      	bne.n	80063b2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
       ||
 800639a:	2b00      	cmp	r3, #0
 800639c:	d009      	beq.n	80063b2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800639e:	4b5f      	ldr	r3, [pc, #380]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	091b      	lsrs	r3, r3, #4
 80063a4:	f003 0307 	and.w	r3, r3, #7
 80063a8:	1c5a      	adds	r2, r3, #1
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
       ||
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d044      	beq.n	800643c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	73fb      	strb	r3, [r7, #15]
 80063b6:	e041      	b.n	800643c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d00c      	beq.n	80063da <RCCEx_PLLSAI2_Config+0x6e>
 80063c0:	2b03      	cmp	r3, #3
 80063c2:	d013      	beq.n	80063ec <RCCEx_PLLSAI2_Config+0x80>
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d120      	bne.n	800640a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80063c8:	4b54      	ldr	r3, [pc, #336]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0302 	and.w	r3, r3, #2
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d11d      	bne.n	8006410 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80063d4:	2301      	movs	r3, #1
 80063d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063d8:	e01a      	b.n	8006410 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80063da:	4b50      	ldr	r3, [pc, #320]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d116      	bne.n	8006414 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063ea:	e013      	b.n	8006414 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80063ec:	4b4b      	ldr	r3, [pc, #300]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d10f      	bne.n	8006418 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80063f8:	4b48      	ldr	r3, [pc, #288]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006400:	2b00      	cmp	r3, #0
 8006402:	d109      	bne.n	8006418 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006408:	e006      	b.n	8006418 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	73fb      	strb	r3, [r7, #15]
      break;
 800640e:	e004      	b.n	800641a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8006410:	bf00      	nop
 8006412:	e002      	b.n	800641a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8006414:	bf00      	nop
 8006416:	e000      	b.n	800641a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8006418:	bf00      	nop
    }

    if(status == HAL_OK)
 800641a:	7bfb      	ldrb	r3, [r7, #15]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d10d      	bne.n	800643c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006420:	4b3e      	ldr	r3, [pc, #248]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6819      	ldr	r1, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	3b01      	subs	r3, #1
 8006432:	011b      	lsls	r3, r3, #4
 8006434:	430b      	orrs	r3, r1
 8006436:	4939      	ldr	r1, [pc, #228]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 8006438:	4313      	orrs	r3, r2
 800643a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800643c:	7bfb      	ldrb	r3, [r7, #15]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d167      	bne.n	8006512 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006442:	4b36      	ldr	r3, [pc, #216]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a35      	ldr	r2, [pc, #212]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 8006448:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800644c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800644e:	f7fd f8b1 	bl	80035b4 <HAL_GetTick>
 8006452:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006454:	e009      	b.n	800646a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006456:	f7fd f8ad 	bl	80035b4 <HAL_GetTick>
 800645a:	4602      	mov	r2, r0
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	2b02      	cmp	r3, #2
 8006462:	d902      	bls.n	800646a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	73fb      	strb	r3, [r7, #15]
        break;
 8006468:	e005      	b.n	8006476 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800646a:	4b2c      	ldr	r3, [pc, #176]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1ef      	bne.n	8006456 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8006476:	7bfb      	ldrb	r3, [r7, #15]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d14a      	bne.n	8006512 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d111      	bne.n	80064a6 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006482:	4b26      	ldr	r3, [pc, #152]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 8006484:	695b      	ldr	r3, [r3, #20]
 8006486:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800648a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	6892      	ldr	r2, [r2, #8]
 8006492:	0211      	lsls	r1, r2, #8
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	68d2      	ldr	r2, [r2, #12]
 8006498:	0912      	lsrs	r2, r2, #4
 800649a:	0452      	lsls	r2, r2, #17
 800649c:	430a      	orrs	r2, r1
 800649e:	491f      	ldr	r1, [pc, #124]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 80064a0:	4313      	orrs	r3, r2
 80064a2:	614b      	str	r3, [r1, #20]
 80064a4:	e011      	b.n	80064ca <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80064a6:	4b1d      	ldr	r3, [pc, #116]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 80064a8:	695b      	ldr	r3, [r3, #20]
 80064aa:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80064ae:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	6892      	ldr	r2, [r2, #8]
 80064b6:	0211      	lsls	r1, r2, #8
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	6912      	ldr	r2, [r2, #16]
 80064bc:	0852      	lsrs	r2, r2, #1
 80064be:	3a01      	subs	r2, #1
 80064c0:	0652      	lsls	r2, r2, #25
 80064c2:	430a      	orrs	r2, r1
 80064c4:	4915      	ldr	r1, [pc, #84]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80064ca:	4b14      	ldr	r3, [pc, #80]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a13      	ldr	r2, [pc, #76]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 80064d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064d4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064d6:	f7fd f86d 	bl	80035b4 <HAL_GetTick>
 80064da:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80064dc:	e009      	b.n	80064f2 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80064de:	f7fd f869 	bl	80035b4 <HAL_GetTick>
 80064e2:	4602      	mov	r2, r0
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d902      	bls.n	80064f2 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80064ec:	2303      	movs	r3, #3
 80064ee:	73fb      	strb	r3, [r7, #15]
          break;
 80064f0:	e005      	b.n	80064fe <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80064f2:	4b0a      	ldr	r3, [pc, #40]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d0ef      	beq.n	80064de <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80064fe:	7bfb      	ldrb	r3, [r7, #15]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d106      	bne.n	8006512 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006504:	4b05      	ldr	r3, [pc, #20]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 8006506:	695a      	ldr	r2, [r3, #20]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	695b      	ldr	r3, [r3, #20]
 800650c:	4903      	ldr	r1, [pc, #12]	; (800651c <RCCEx_PLLSAI2_Config+0x1b0>)
 800650e:	4313      	orrs	r3, r2
 8006510:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006512:	7bfb      	ldrb	r3, [r7, #15]
}
 8006514:	4618      	mov	r0, r3
 8006516:	3710      	adds	r7, #16
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}
 800651c:	40021000 	.word	0x40021000

08006520 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b084      	sub	sp, #16
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d101      	bne.n	8006532 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e095      	b.n	800665e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006536:	2b00      	cmp	r3, #0
 8006538:	d108      	bne.n	800654c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006542:	d009      	beq.n	8006558 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	61da      	str	r2, [r3, #28]
 800654a:	e005      	b.n	8006558 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d106      	bne.n	8006578 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f7fc fc4a 	bl	8002e0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2202      	movs	r2, #2
 800657c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800658e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006598:	d902      	bls.n	80065a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800659a:	2300      	movs	r3, #0
 800659c:	60fb      	str	r3, [r7, #12]
 800659e:	e002      	b.n	80065a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80065a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80065a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80065ae:	d007      	beq.n	80065c0 <HAL_SPI_Init+0xa0>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80065b8:	d002      	beq.n	80065c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80065d0:	431a      	orrs	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	431a      	orrs	r2, r3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	695b      	ldr	r3, [r3, #20]
 80065e0:	f003 0301 	and.w	r3, r3, #1
 80065e4:	431a      	orrs	r2, r3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	699b      	ldr	r3, [r3, #24]
 80065ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065ee:	431a      	orrs	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	69db      	ldr	r3, [r3, #28]
 80065f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80065f8:	431a      	orrs	r2, r3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006602:	ea42 0103 	orr.w	r1, r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	430a      	orrs	r2, r1
 8006614:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	699b      	ldr	r3, [r3, #24]
 800661a:	0c1b      	lsrs	r3, r3, #16
 800661c:	f003 0204 	and.w	r2, r3, #4
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006624:	f003 0310 	and.w	r3, r3, #16
 8006628:	431a      	orrs	r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800662e:	f003 0308 	and.w	r3, r3, #8
 8006632:	431a      	orrs	r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800663c:	ea42 0103 	orr.w	r1, r2, r3
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	430a      	orrs	r2, r1
 800664c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	3710      	adds	r7, #16
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b088      	sub	sp, #32
 800666a:	af00      	add	r7, sp, #0
 800666c:	60f8      	str	r0, [r7, #12]
 800666e:	60b9      	str	r1, [r7, #8]
 8006670:	603b      	str	r3, [r7, #0]
 8006672:	4613      	mov	r3, r2
 8006674:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006676:	2300      	movs	r3, #0
 8006678:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006680:	2b01      	cmp	r3, #1
 8006682:	d101      	bne.n	8006688 <HAL_SPI_Transmit+0x22>
 8006684:	2302      	movs	r3, #2
 8006686:	e158      	b.n	800693a <HAL_SPI_Transmit+0x2d4>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006690:	f7fc ff90 	bl	80035b4 <HAL_GetTick>
 8006694:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006696:	88fb      	ldrh	r3, [r7, #6]
 8006698:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d002      	beq.n	80066ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80066a6:	2302      	movs	r3, #2
 80066a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80066aa:	e13d      	b.n	8006928 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d002      	beq.n	80066b8 <HAL_SPI_Transmit+0x52>
 80066b2:	88fb      	ldrh	r3, [r7, #6]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d102      	bne.n	80066be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80066bc:	e134      	b.n	8006928 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2203      	movs	r2, #3
 80066c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	68ba      	ldr	r2, [r7, #8]
 80066d0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	88fa      	ldrh	r2, [r7, #6]
 80066d6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	88fa      	ldrh	r2, [r7, #6]
 80066dc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006708:	d10f      	bne.n	800672a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006718:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006728:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006734:	2b40      	cmp	r3, #64	; 0x40
 8006736:	d007      	beq.n	8006748 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006746:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006750:	d94b      	bls.n	80067ea <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d002      	beq.n	8006760 <HAL_SPI_Transmit+0xfa>
 800675a:	8afb      	ldrh	r3, [r7, #22]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d13e      	bne.n	80067de <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006764:	881a      	ldrh	r2, [r3, #0]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006770:	1c9a      	adds	r2, r3, #2
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800677a:	b29b      	uxth	r3, r3
 800677c:	3b01      	subs	r3, #1
 800677e:	b29a      	uxth	r2, r3
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006784:	e02b      	b.n	80067de <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	f003 0302 	and.w	r3, r3, #2
 8006790:	2b02      	cmp	r3, #2
 8006792:	d112      	bne.n	80067ba <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006798:	881a      	ldrh	r2, [r3, #0]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067a4:	1c9a      	adds	r2, r3, #2
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	3b01      	subs	r3, #1
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80067b8:	e011      	b.n	80067de <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067ba:	f7fc fefb 	bl	80035b4 <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	683a      	ldr	r2, [r7, #0]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d803      	bhi.n	80067d2 <HAL_SPI_Transmit+0x16c>
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d0:	d102      	bne.n	80067d8 <HAL_SPI_Transmit+0x172>
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d102      	bne.n	80067de <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80067d8:	2303      	movs	r3, #3
 80067da:	77fb      	strb	r3, [r7, #31]
          goto error;
 80067dc:	e0a4      	b.n	8006928 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d1ce      	bne.n	8006786 <HAL_SPI_Transmit+0x120>
 80067e8:	e07c      	b.n	80068e4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d002      	beq.n	80067f8 <HAL_SPI_Transmit+0x192>
 80067f2:	8afb      	ldrh	r3, [r7, #22]
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d170      	bne.n	80068da <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d912      	bls.n	8006828 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006806:	881a      	ldrh	r2, [r3, #0]
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006812:	1c9a      	adds	r2, r3, #2
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800681c:	b29b      	uxth	r3, r3
 800681e:	3b02      	subs	r3, #2
 8006820:	b29a      	uxth	r2, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006826:	e058      	b.n	80068da <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	330c      	adds	r3, #12
 8006832:	7812      	ldrb	r2, [r2, #0]
 8006834:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800683a:	1c5a      	adds	r2, r3, #1
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006844:	b29b      	uxth	r3, r3
 8006846:	3b01      	subs	r3, #1
 8006848:	b29a      	uxth	r2, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800684e:	e044      	b.n	80068da <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f003 0302 	and.w	r3, r3, #2
 800685a:	2b02      	cmp	r3, #2
 800685c:	d12b      	bne.n	80068b6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006862:	b29b      	uxth	r3, r3
 8006864:	2b01      	cmp	r3, #1
 8006866:	d912      	bls.n	800688e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800686c:	881a      	ldrh	r2, [r3, #0]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006878:	1c9a      	adds	r2, r3, #2
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006882:	b29b      	uxth	r3, r3
 8006884:	3b02      	subs	r3, #2
 8006886:	b29a      	uxth	r2, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800688c:	e025      	b.n	80068da <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	330c      	adds	r3, #12
 8006898:	7812      	ldrb	r2, [r2, #0]
 800689a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068a0:	1c5a      	adds	r2, r3, #1
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	3b01      	subs	r3, #1
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80068b4:	e011      	b.n	80068da <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068b6:	f7fc fe7d 	bl	80035b4 <HAL_GetTick>
 80068ba:	4602      	mov	r2, r0
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	1ad3      	subs	r3, r2, r3
 80068c0:	683a      	ldr	r2, [r7, #0]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d803      	bhi.n	80068ce <HAL_SPI_Transmit+0x268>
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068cc:	d102      	bne.n	80068d4 <HAL_SPI_Transmit+0x26e>
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d102      	bne.n	80068da <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80068d8:	e026      	b.n	8006928 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068de:	b29b      	uxth	r3, r3
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d1b5      	bne.n	8006850 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068e4:	69ba      	ldr	r2, [r7, #24]
 80068e6:	6839      	ldr	r1, [r7, #0]
 80068e8:	68f8      	ldr	r0, [r7, #12]
 80068ea:	f000 fbdf 	bl	80070ac <SPI_EndRxTxTransaction>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d002      	beq.n	80068fa <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2220      	movs	r2, #32
 80068f8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d10a      	bne.n	8006918 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006902:	2300      	movs	r3, #0
 8006904:	613b      	str	r3, [r7, #16]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	68db      	ldr	r3, [r3, #12]
 800690c:	613b      	str	r3, [r7, #16]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	613b      	str	r3, [r7, #16]
 8006916:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	77fb      	strb	r3, [r7, #31]
 8006924:	e000      	b.n	8006928 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8006926:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2200      	movs	r2, #0
 8006934:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006938:	7ffb      	ldrb	r3, [r7, #31]
}
 800693a:	4618      	mov	r0, r3
 800693c:	3720      	adds	r7, #32
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
	...

08006944 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b086      	sub	sp, #24
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	4613      	mov	r3, r2
 8006950:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006952:	2300      	movs	r3, #0
 8006954:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800695c:	2b01      	cmp	r3, #1
 800695e:	d101      	bne.n	8006964 <HAL_SPI_Transmit_DMA+0x20>
 8006960:	2302      	movs	r3, #2
 8006962:	e0d8      	b.n	8006b16 <HAL_SPI_Transmit_DMA+0x1d2>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006972:	b2db      	uxtb	r3, r3
 8006974:	2b01      	cmp	r3, #1
 8006976:	d002      	beq.n	800697e <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8006978:	2302      	movs	r3, #2
 800697a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800697c:	e0c6      	b.n	8006b0c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d002      	beq.n	800698a <HAL_SPI_Transmit_DMA+0x46>
 8006984:	88fb      	ldrh	r3, [r7, #6]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d102      	bne.n	8006990 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800698e:	e0bd      	b.n	8006b0c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2203      	movs	r2, #3
 8006994:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	68ba      	ldr	r2, [r7, #8]
 80069a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	88fa      	ldrh	r2, [r7, #6]
 80069a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	88fa      	ldrh	r2, [r7, #6]
 80069ae:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2200      	movs	r2, #0
 80069b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2200      	movs	r2, #0
 80069ba:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2200      	movs	r2, #0
 80069c0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2200      	movs	r2, #0
 80069c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069da:	d10f      	bne.n	80069fc <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069ea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069fa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a00:	4a47      	ldr	r2, [pc, #284]	; (8006b20 <HAL_SPI_Transmit_DMA+0x1dc>)
 8006a02:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a08:	4a46      	ldr	r2, [pc, #280]	; (8006b24 <HAL_SPI_Transmit_DMA+0x1e0>)
 8006a0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a10:	4a45      	ldr	r2, [pc, #276]	; (8006b28 <HAL_SPI_Transmit_DMA+0x1e4>)
 8006a12:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a18:	2200      	movs	r2, #0
 8006a1a:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	685a      	ldr	r2, [r3, #4]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006a2a:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a34:	d82d      	bhi.n	8006a92 <HAL_SPI_Transmit_DMA+0x14e>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a3a:	699b      	ldr	r3, [r3, #24]
 8006a3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a40:	d127      	bne.n	8006a92 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	f003 0301 	and.w	r3, r3, #1
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d10f      	bne.n	8006a70 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685a      	ldr	r2, [r3, #4]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006a5e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	085b      	lsrs	r3, r3, #1
 8006a68:	b29a      	uxth	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006a6e:	e010      	b.n	8006a92 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	685a      	ldr	r2, [r3, #4]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a7e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	085b      	lsrs	r3, r3, #1
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	b29a      	uxth	r2, r3
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	330c      	adds	r3, #12
 8006aa2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006aa8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006aaa:	f7fd ff1b 	bl	80048e4 <HAL_DMA_Start_IT>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00c      	beq.n	8006ace <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ab8:	f043 0210 	orr.w	r2, r3, #16
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8006acc:	e01e      	b.n	8006b0c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad8:	2b40      	cmp	r3, #64	; 0x40
 8006ada:	d007      	beq.n	8006aec <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006aea:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	685a      	ldr	r2, [r3, #4]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f042 0220 	orr.w	r2, r2, #32
 8006afa:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	685a      	ldr	r2, [r3, #4]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f042 0202 	orr.w	r2, r2, #2
 8006b0a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006b14:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3718      	adds	r7, #24
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	08006dfb 	.word	0x08006dfb
 8006b24:	08006d55 	.word	0x08006d55
 8006b28:	08006e17 	.word	0x08006e17

08006b2c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b088      	sub	sp, #32
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	099b      	lsrs	r3, r3, #6
 8006b48:	f003 0301 	and.w	r3, r3, #1
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d10f      	bne.n	8006b70 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006b50:	69bb      	ldr	r3, [r7, #24]
 8006b52:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00a      	beq.n	8006b70 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	099b      	lsrs	r3, r3, #6
 8006b5e:	f003 0301 	and.w	r3, r3, #1
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d004      	beq.n	8006b70 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	4798      	blx	r3
    return;
 8006b6e:	e0d8      	b.n	8006d22 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	085b      	lsrs	r3, r3, #1
 8006b74:	f003 0301 	and.w	r3, r3, #1
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00a      	beq.n	8006b92 <HAL_SPI_IRQHandler+0x66>
 8006b7c:	69fb      	ldr	r3, [r7, #28]
 8006b7e:	09db      	lsrs	r3, r3, #7
 8006b80:	f003 0301 	and.w	r3, r3, #1
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d004      	beq.n	8006b92 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	4798      	blx	r3
    return;
 8006b90:	e0c7      	b.n	8006d22 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006b92:	69bb      	ldr	r3, [r7, #24]
 8006b94:	095b      	lsrs	r3, r3, #5
 8006b96:	f003 0301 	and.w	r3, r3, #1
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d10c      	bne.n	8006bb8 <HAL_SPI_IRQHandler+0x8c>
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	099b      	lsrs	r3, r3, #6
 8006ba2:	f003 0301 	and.w	r3, r3, #1
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d106      	bne.n	8006bb8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006baa:	69bb      	ldr	r3, [r7, #24]
 8006bac:	0a1b      	lsrs	r3, r3, #8
 8006bae:	f003 0301 	and.w	r3, r3, #1
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	f000 80b5 	beq.w	8006d22 <HAL_SPI_IRQHandler+0x1f6>
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	095b      	lsrs	r3, r3, #5
 8006bbc:	f003 0301 	and.w	r3, r3, #1
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	f000 80ae 	beq.w	8006d22 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	099b      	lsrs	r3, r3, #6
 8006bca:	f003 0301 	and.w	r3, r3, #1
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d023      	beq.n	8006c1a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	2b03      	cmp	r3, #3
 8006bdc:	d011      	beq.n	8006c02 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006be2:	f043 0204 	orr.w	r2, r3, #4
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bea:	2300      	movs	r3, #0
 8006bec:	617b      	str	r3, [r7, #20]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	617b      	str	r3, [r7, #20]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	617b      	str	r3, [r7, #20]
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	e00b      	b.n	8006c1a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c02:	2300      	movs	r3, #0
 8006c04:	613b      	str	r3, [r7, #16]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	613b      	str	r3, [r7, #16]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	689b      	ldr	r3, [r3, #8]
 8006c14:	613b      	str	r3, [r7, #16]
 8006c16:	693b      	ldr	r3, [r7, #16]
        return;
 8006c18:	e083      	b.n	8006d22 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	095b      	lsrs	r3, r3, #5
 8006c1e:	f003 0301 	and.w	r3, r3, #1
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d014      	beq.n	8006c50 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c2a:	f043 0201 	orr.w	r2, r3, #1
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006c32:	2300      	movs	r3, #0
 8006c34:	60fb      	str	r3, [r7, #12]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	60fb      	str	r3, [r7, #12]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c4c:	601a      	str	r2, [r3, #0]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	0a1b      	lsrs	r3, r3, #8
 8006c54:	f003 0301 	and.w	r3, r3, #1
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d00c      	beq.n	8006c76 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c60:	f043 0208 	orr.w	r2, r3, #8
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006c68:	2300      	movs	r3, #0
 8006c6a:	60bb      	str	r3, [r7, #8]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	60bb      	str	r3, [r7, #8]
 8006c74:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d050      	beq.n	8006d20 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	685a      	ldr	r2, [r3, #4]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006c8c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	f003 0302 	and.w	r3, r3, #2
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d104      	bne.n	8006caa <HAL_SPI_IRQHandler+0x17e>
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d034      	beq.n	8006d14 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f022 0203 	bic.w	r2, r2, #3
 8006cb8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d011      	beq.n	8006ce6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cc6:	4a18      	ldr	r2, [pc, #96]	; (8006d28 <HAL_SPI_IRQHandler+0x1fc>)
 8006cc8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7fd fe68 	bl	80049a4 <HAL_DMA_Abort_IT>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d005      	beq.n	8006ce6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cde:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d016      	beq.n	8006d1c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cf2:	4a0d      	ldr	r2, [pc, #52]	; (8006d28 <HAL_SPI_IRQHandler+0x1fc>)
 8006cf4:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f7fd fe52 	bl	80049a4 <HAL_DMA_Abort_IT>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d00a      	beq.n	8006d1c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d0a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006d12:	e003      	b.n	8006d1c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 f813 	bl	8006d40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006d1a:	e000      	b.n	8006d1e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006d1c:	bf00      	nop
    return;
 8006d1e:	bf00      	nop
 8006d20:	bf00      	nop
  }
}
 8006d22:	3720      	adds	r7, #32
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	08006e57 	.word	0x08006e57

08006d2c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006d48:	bf00      	nop
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b086      	sub	sp, #24
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d60:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d62:	f7fc fc27 	bl	80035b4 <HAL_GetTick>
 8006d66:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0320 	and.w	r3, r3, #32
 8006d72:	2b20      	cmp	r3, #32
 8006d74:	d03b      	beq.n	8006dee <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	685a      	ldr	r2, [r3, #4]
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f022 0220 	bic.w	r2, r2, #32
 8006d84:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	685a      	ldr	r2, [r3, #4]
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 0202 	bic.w	r2, r2, #2
 8006d94:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006d96:	693a      	ldr	r2, [r7, #16]
 8006d98:	2164      	movs	r1, #100	; 0x64
 8006d9a:	6978      	ldr	r0, [r7, #20]
 8006d9c:	f000 f986 	bl	80070ac <SPI_EndRxTxTransaction>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d005      	beq.n	8006db2 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006daa:	f043 0220 	orr.w	r2, r3, #32
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d10a      	bne.n	8006dd0 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006dba:	2300      	movs	r3, #0
 8006dbc:	60fb      	str	r3, [r7, #12]
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	60fb      	str	r3, [r7, #12]
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	60fb      	str	r3, [r7, #12]
 8006dce:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d003      	beq.n	8006dee <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006de6:	6978      	ldr	r0, [r7, #20]
 8006de8:	f7ff ffaa 	bl	8006d40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006dec:	e002      	b.n	8006df4 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006dee:	6978      	ldr	r0, [r7, #20]
 8006df0:	f7fb fbee 	bl	80025d0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006df4:	3718      	adds	r7, #24
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}

08006dfa <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006dfa:	b580      	push	{r7, lr}
 8006dfc:	b084      	sub	sp, #16
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e06:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f7ff ff8f 	bl	8006d2c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e0e:	bf00      	nop
 8006e10:	3710      	adds	r7, #16
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b084      	sub	sp, #16
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e22:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	685a      	ldr	r2, [r3, #4]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f022 0203 	bic.w	r2, r2, #3
 8006e32:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e38:	f043 0210 	orr.w	r2, r3, #16
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f7ff ff79 	bl	8006d40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e4e:	bf00      	nop
 8006e50:	3710      	adds	r7, #16
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}

08006e56 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e56:	b580      	push	{r7, lr}
 8006e58:	b084      	sub	sp, #16
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e62:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006e72:	68f8      	ldr	r0, [r7, #12]
 8006e74:	f7ff ff64 	bl	8006d40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e78:	bf00      	nop
 8006e7a:	3710      	adds	r7, #16
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}

08006e80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b088      	sub	sp, #32
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	60b9      	str	r1, [r7, #8]
 8006e8a:	603b      	str	r3, [r7, #0]
 8006e8c:	4613      	mov	r3, r2
 8006e8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006e90:	f7fc fb90 	bl	80035b4 <HAL_GetTick>
 8006e94:	4602      	mov	r2, r0
 8006e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e98:	1a9b      	subs	r3, r3, r2
 8006e9a:	683a      	ldr	r2, [r7, #0]
 8006e9c:	4413      	add	r3, r2
 8006e9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006ea0:	f7fc fb88 	bl	80035b4 <HAL_GetTick>
 8006ea4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006ea6:	4b39      	ldr	r3, [pc, #228]	; (8006f8c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	015b      	lsls	r3, r3, #5
 8006eac:	0d1b      	lsrs	r3, r3, #20
 8006eae:	69fa      	ldr	r2, [r7, #28]
 8006eb0:	fb02 f303 	mul.w	r3, r2, r3
 8006eb4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006eb6:	e054      	b.n	8006f62 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ebe:	d050      	beq.n	8006f62 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ec0:	f7fc fb78 	bl	80035b4 <HAL_GetTick>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	1ad3      	subs	r3, r2, r3
 8006eca:	69fa      	ldr	r2, [r7, #28]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d902      	bls.n	8006ed6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d13d      	bne.n	8006f52 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ee4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006eee:	d111      	bne.n	8006f14 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ef8:	d004      	beq.n	8006f04 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f02:	d107      	bne.n	8006f14 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f1c:	d10f      	bne.n	8006f3e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	681a      	ldr	r2, [r3, #0]
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f2c:	601a      	str	r2, [r3, #0]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f3c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006f4e:	2303      	movs	r3, #3
 8006f50:	e017      	b.n	8006f82 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d101      	bne.n	8006f5c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	3b01      	subs	r3, #1
 8006f60:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	689a      	ldr	r2, [r3, #8]
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	4013      	ands	r3, r2
 8006f6c:	68ba      	ldr	r2, [r7, #8]
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	bf0c      	ite	eq
 8006f72:	2301      	moveq	r3, #1
 8006f74:	2300      	movne	r3, #0
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	461a      	mov	r2, r3
 8006f7a:	79fb      	ldrb	r3, [r7, #7]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d19b      	bne.n	8006eb8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3720      	adds	r7, #32
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
 8006f8a:	bf00      	nop
 8006f8c:	20000034 	.word	0x20000034

08006f90 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b088      	sub	sp, #32
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	60b9      	str	r1, [r7, #8]
 8006f9a:	607a      	str	r2, [r7, #4]
 8006f9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006f9e:	f7fc fb09 	bl	80035b4 <HAL_GetTick>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fa6:	1a9b      	subs	r3, r3, r2
 8006fa8:	683a      	ldr	r2, [r7, #0]
 8006faa:	4413      	add	r3, r2
 8006fac:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006fae:	f7fc fb01 	bl	80035b4 <HAL_GetTick>
 8006fb2:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006fb4:	4b3c      	ldr	r3, [pc, #240]	; (80070a8 <SPI_WaitFifoStateUntilTimeout+0x118>)
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	4613      	mov	r3, r2
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	4413      	add	r3, r2
 8006fbe:	00da      	lsls	r2, r3, #3
 8006fc0:	1ad3      	subs	r3, r2, r3
 8006fc2:	0d1b      	lsrs	r3, r3, #20
 8006fc4:	69fa      	ldr	r2, [r7, #28]
 8006fc6:	fb02 f303 	mul.w	r3, r2, r3
 8006fca:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8006fcc:	e05f      	b.n	800708e <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006fd4:	d106      	bne.n	8006fe4 <SPI_WaitFifoStateUntilTimeout+0x54>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d103      	bne.n	8006fe4 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	330c      	adds	r3, #12
 8006fe2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fea:	d050      	beq.n	800708e <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006fec:	f7fc fae2 	bl	80035b4 <HAL_GetTick>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	1ad3      	subs	r3, r2, r3
 8006ff6:	69fa      	ldr	r2, [r7, #28]
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d902      	bls.n	8007002 <SPI_WaitFifoStateUntilTimeout+0x72>
 8006ffc:	69fb      	ldr	r3, [r7, #28]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d13d      	bne.n	800707e <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007010:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800701a:	d111      	bne.n	8007040 <SPI_WaitFifoStateUntilTimeout+0xb0>
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007024:	d004      	beq.n	8007030 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800702e:	d107      	bne.n	8007040 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800703e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007044:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007048:	d10f      	bne.n	800706a <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007058:	601a      	str	r2, [r3, #0]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007068:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2201      	movs	r2, #1
 800706e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2200      	movs	r2, #0
 8007076:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800707a:	2303      	movs	r3, #3
 800707c:	e010      	b.n	80070a0 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d101      	bne.n	8007088 <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 8007084:	2300      	movs	r3, #0
 8007086:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	3b01      	subs	r3, #1
 800708c:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	689a      	ldr	r2, [r3, #8]
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	4013      	ands	r3, r2
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	429a      	cmp	r2, r3
 800709c:	d197      	bne.n	8006fce <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800709e:	2300      	movs	r3, #0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3720      	adds	r7, #32
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	20000034 	.word	0x20000034

080070ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b086      	sub	sp, #24
 80070b0:	af02      	add	r7, sp, #8
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	9300      	str	r3, [sp, #0]
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	2200      	movs	r2, #0
 80070c0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f7ff ff63 	bl	8006f90 <SPI_WaitFifoStateUntilTimeout>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d007      	beq.n	80070e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070d4:	f043 0220 	orr.w	r2, r3, #32
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80070dc:	2303      	movs	r3, #3
 80070de:	e027      	b.n	8007130 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	9300      	str	r3, [sp, #0]
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	2200      	movs	r2, #0
 80070e8:	2180      	movs	r1, #128	; 0x80
 80070ea:	68f8      	ldr	r0, [r7, #12]
 80070ec:	f7ff fec8 	bl	8006e80 <SPI_WaitFlagStateUntilTimeout>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d007      	beq.n	8007106 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070fa:	f043 0220 	orr.w	r2, r3, #32
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	e014      	b.n	8007130 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	9300      	str	r3, [sp, #0]
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	2200      	movs	r2, #0
 800710e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007112:	68f8      	ldr	r0, [r7, #12]
 8007114:	f7ff ff3c 	bl	8006f90 <SPI_WaitFifoStateUntilTimeout>
 8007118:	4603      	mov	r3, r0
 800711a:	2b00      	cmp	r3, #0
 800711c:	d007      	beq.n	800712e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007122:	f043 0220 	orr.w	r2, r3, #32
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800712a:	2303      	movs	r3, #3
 800712c:	e000      	b.n	8007130 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800712e:	2300      	movs	r3, #0
}
 8007130:	4618      	mov	r0, r3
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d101      	bne.n	800714a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007146:	2301      	movs	r3, #1
 8007148:	e049      	b.n	80071de <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007150:	b2db      	uxtb	r3, r3
 8007152:	2b00      	cmp	r3, #0
 8007154:	d106      	bne.n	8007164 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f7fc f918 	bl	8003394 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2202      	movs	r2, #2
 8007168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	3304      	adds	r3, #4
 8007174:	4619      	mov	r1, r3
 8007176:	4610      	mov	r0, r2
 8007178:	f000 fb80 	bl	800787c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3708      	adds	r7, #8
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
	...

080071e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d109      	bne.n	800720c <HAL_TIM_PWM_Start+0x24>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071fe:	b2db      	uxtb	r3, r3
 8007200:	2b01      	cmp	r3, #1
 8007202:	bf14      	ite	ne
 8007204:	2301      	movne	r3, #1
 8007206:	2300      	moveq	r3, #0
 8007208:	b2db      	uxtb	r3, r3
 800720a:	e03c      	b.n	8007286 <HAL_TIM_PWM_Start+0x9e>
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	2b04      	cmp	r3, #4
 8007210:	d109      	bne.n	8007226 <HAL_TIM_PWM_Start+0x3e>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007218:	b2db      	uxtb	r3, r3
 800721a:	2b01      	cmp	r3, #1
 800721c:	bf14      	ite	ne
 800721e:	2301      	movne	r3, #1
 8007220:	2300      	moveq	r3, #0
 8007222:	b2db      	uxtb	r3, r3
 8007224:	e02f      	b.n	8007286 <HAL_TIM_PWM_Start+0x9e>
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	2b08      	cmp	r3, #8
 800722a:	d109      	bne.n	8007240 <HAL_TIM_PWM_Start+0x58>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007232:	b2db      	uxtb	r3, r3
 8007234:	2b01      	cmp	r3, #1
 8007236:	bf14      	ite	ne
 8007238:	2301      	movne	r3, #1
 800723a:	2300      	moveq	r3, #0
 800723c:	b2db      	uxtb	r3, r3
 800723e:	e022      	b.n	8007286 <HAL_TIM_PWM_Start+0x9e>
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	2b0c      	cmp	r3, #12
 8007244:	d109      	bne.n	800725a <HAL_TIM_PWM_Start+0x72>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800724c:	b2db      	uxtb	r3, r3
 800724e:	2b01      	cmp	r3, #1
 8007250:	bf14      	ite	ne
 8007252:	2301      	movne	r3, #1
 8007254:	2300      	moveq	r3, #0
 8007256:	b2db      	uxtb	r3, r3
 8007258:	e015      	b.n	8007286 <HAL_TIM_PWM_Start+0x9e>
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	2b10      	cmp	r3, #16
 800725e:	d109      	bne.n	8007274 <HAL_TIM_PWM_Start+0x8c>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007266:	b2db      	uxtb	r3, r3
 8007268:	2b01      	cmp	r3, #1
 800726a:	bf14      	ite	ne
 800726c:	2301      	movne	r3, #1
 800726e:	2300      	moveq	r3, #0
 8007270:	b2db      	uxtb	r3, r3
 8007272:	e008      	b.n	8007286 <HAL_TIM_PWM_Start+0x9e>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800727a:	b2db      	uxtb	r3, r3
 800727c:	2b01      	cmp	r3, #1
 800727e:	bf14      	ite	ne
 8007280:	2301      	movne	r3, #1
 8007282:	2300      	moveq	r3, #0
 8007284:	b2db      	uxtb	r3, r3
 8007286:	2b00      	cmp	r3, #0
 8007288:	d001      	beq.n	800728e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e09c      	b.n	80073c8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d104      	bne.n	800729e <HAL_TIM_PWM_Start+0xb6>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2202      	movs	r2, #2
 8007298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800729c:	e023      	b.n	80072e6 <HAL_TIM_PWM_Start+0xfe>
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	2b04      	cmp	r3, #4
 80072a2:	d104      	bne.n	80072ae <HAL_TIM_PWM_Start+0xc6>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2202      	movs	r2, #2
 80072a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072ac:	e01b      	b.n	80072e6 <HAL_TIM_PWM_Start+0xfe>
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	2b08      	cmp	r3, #8
 80072b2:	d104      	bne.n	80072be <HAL_TIM_PWM_Start+0xd6>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2202      	movs	r2, #2
 80072b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072bc:	e013      	b.n	80072e6 <HAL_TIM_PWM_Start+0xfe>
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	2b0c      	cmp	r3, #12
 80072c2:	d104      	bne.n	80072ce <HAL_TIM_PWM_Start+0xe6>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2202      	movs	r2, #2
 80072c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80072cc:	e00b      	b.n	80072e6 <HAL_TIM_PWM_Start+0xfe>
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b10      	cmp	r3, #16
 80072d2:	d104      	bne.n	80072de <HAL_TIM_PWM_Start+0xf6>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2202      	movs	r2, #2
 80072d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072dc:	e003      	b.n	80072e6 <HAL_TIM_PWM_Start+0xfe>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2202      	movs	r2, #2
 80072e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2201      	movs	r2, #1
 80072ec:	6839      	ldr	r1, [r7, #0]
 80072ee:	4618      	mov	r0, r3
 80072f0:	f000 fe34 	bl	8007f5c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a35      	ldr	r2, [pc, #212]	; (80073d0 <HAL_TIM_PWM_Start+0x1e8>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d013      	beq.n	8007326 <HAL_TIM_PWM_Start+0x13e>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a34      	ldr	r2, [pc, #208]	; (80073d4 <HAL_TIM_PWM_Start+0x1ec>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d00e      	beq.n	8007326 <HAL_TIM_PWM_Start+0x13e>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a32      	ldr	r2, [pc, #200]	; (80073d8 <HAL_TIM_PWM_Start+0x1f0>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d009      	beq.n	8007326 <HAL_TIM_PWM_Start+0x13e>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a31      	ldr	r2, [pc, #196]	; (80073dc <HAL_TIM_PWM_Start+0x1f4>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d004      	beq.n	8007326 <HAL_TIM_PWM_Start+0x13e>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a2f      	ldr	r2, [pc, #188]	; (80073e0 <HAL_TIM_PWM_Start+0x1f8>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d101      	bne.n	800732a <HAL_TIM_PWM_Start+0x142>
 8007326:	2301      	movs	r3, #1
 8007328:	e000      	b.n	800732c <HAL_TIM_PWM_Start+0x144>
 800732a:	2300      	movs	r3, #0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d007      	beq.n	8007340 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800733e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a22      	ldr	r2, [pc, #136]	; (80073d0 <HAL_TIM_PWM_Start+0x1e8>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d01d      	beq.n	8007386 <HAL_TIM_PWM_Start+0x19e>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007352:	d018      	beq.n	8007386 <HAL_TIM_PWM_Start+0x19e>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a22      	ldr	r2, [pc, #136]	; (80073e4 <HAL_TIM_PWM_Start+0x1fc>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d013      	beq.n	8007386 <HAL_TIM_PWM_Start+0x19e>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a21      	ldr	r2, [pc, #132]	; (80073e8 <HAL_TIM_PWM_Start+0x200>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d00e      	beq.n	8007386 <HAL_TIM_PWM_Start+0x19e>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a1f      	ldr	r2, [pc, #124]	; (80073ec <HAL_TIM_PWM_Start+0x204>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d009      	beq.n	8007386 <HAL_TIM_PWM_Start+0x19e>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a17      	ldr	r2, [pc, #92]	; (80073d4 <HAL_TIM_PWM_Start+0x1ec>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d004      	beq.n	8007386 <HAL_TIM_PWM_Start+0x19e>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a15      	ldr	r2, [pc, #84]	; (80073d8 <HAL_TIM_PWM_Start+0x1f0>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d115      	bne.n	80073b2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	689a      	ldr	r2, [r3, #8]
 800738c:	4b18      	ldr	r3, [pc, #96]	; (80073f0 <HAL_TIM_PWM_Start+0x208>)
 800738e:	4013      	ands	r3, r2
 8007390:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2b06      	cmp	r3, #6
 8007396:	d015      	beq.n	80073c4 <HAL_TIM_PWM_Start+0x1dc>
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800739e:	d011      	beq.n	80073c4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f042 0201 	orr.w	r2, r2, #1
 80073ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073b0:	e008      	b.n	80073c4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f042 0201 	orr.w	r2, r2, #1
 80073c0:	601a      	str	r2, [r3, #0]
 80073c2:	e000      	b.n	80073c6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80073c6:	2300      	movs	r3, #0
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3710      	adds	r7, #16
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	40012c00 	.word	0x40012c00
 80073d4:	40013400 	.word	0x40013400
 80073d8:	40014000 	.word	0x40014000
 80073dc:	40014400 	.word	0x40014400
 80073e0:	40014800 	.word	0x40014800
 80073e4:	40000400 	.word	0x40000400
 80073e8:	40000800 	.word	0x40000800
 80073ec:	40000c00 	.word	0x40000c00
 80073f0:	00010007 	.word	0x00010007

080073f4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b086      	sub	sp, #24
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d101      	bne.n	8007408 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007404:	2301      	movs	r3, #1
 8007406:	e097      	b.n	8007538 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800740e:	b2db      	uxtb	r3, r3
 8007410:	2b00      	cmp	r3, #0
 8007412:	d106      	bne.n	8007422 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2200      	movs	r2, #0
 8007418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f7fb ff75 	bl	800330c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2202      	movs	r2, #2
 8007426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	6812      	ldr	r2, [r2, #0]
 8007434:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8007438:	f023 0307 	bic.w	r3, r3, #7
 800743c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	3304      	adds	r3, #4
 8007446:	4619      	mov	r1, r3
 8007448:	4610      	mov	r0, r2
 800744a:	f000 fa17 	bl	800787c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	699b      	ldr	r3, [r3, #24]
 800745c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	6a1b      	ldr	r3, [r3, #32]
 8007464:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	4313      	orrs	r3, r2
 800746e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007476:	f023 0303 	bic.w	r3, r3, #3
 800747a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	689a      	ldr	r2, [r3, #8]
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	699b      	ldr	r3, [r3, #24]
 8007484:	021b      	lsls	r3, r3, #8
 8007486:	4313      	orrs	r3, r2
 8007488:	693a      	ldr	r2, [r7, #16]
 800748a:	4313      	orrs	r3, r2
 800748c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007494:	f023 030c 	bic.w	r3, r3, #12
 8007498:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80074a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	68da      	ldr	r2, [r3, #12]
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	69db      	ldr	r3, [r3, #28]
 80074ae:	021b      	lsls	r3, r3, #8
 80074b0:	4313      	orrs	r3, r2
 80074b2:	693a      	ldr	r2, [r7, #16]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	691b      	ldr	r3, [r3, #16]
 80074bc:	011a      	lsls	r2, r3, #4
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	6a1b      	ldr	r3, [r3, #32]
 80074c2:	031b      	lsls	r3, r3, #12
 80074c4:	4313      	orrs	r3, r2
 80074c6:	693a      	ldr	r2, [r7, #16]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80074d2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80074da:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	685a      	ldr	r2, [r3, #4]
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	695b      	ldr	r3, [r3, #20]
 80074e4:	011b      	lsls	r3, r3, #4
 80074e6:	4313      	orrs	r3, r2
 80074e8:	68fa      	ldr	r2, [r7, #12]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	697a      	ldr	r2, [r7, #20]
 80074f4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2201      	movs	r2, #1
 800750a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2201      	movs	r2, #1
 8007512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2201      	movs	r2, #1
 8007522:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2201      	movs	r2, #1
 8007532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	3718      	adds	r7, #24
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007550:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007558:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007560:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007568:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d110      	bne.n	8007592 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007570:	7bfb      	ldrb	r3, [r7, #15]
 8007572:	2b01      	cmp	r3, #1
 8007574:	d102      	bne.n	800757c <HAL_TIM_Encoder_Start+0x3c>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007576:	7b7b      	ldrb	r3, [r7, #13]
 8007578:	2b01      	cmp	r3, #1
 800757a:	d001      	beq.n	8007580 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e068      	b.n	8007652 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2202      	movs	r2, #2
 8007584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2202      	movs	r2, #2
 800758c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007590:	e031      	b.n	80075f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	2b04      	cmp	r3, #4
 8007596:	d110      	bne.n	80075ba <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007598:	7bbb      	ldrb	r3, [r7, #14]
 800759a:	2b01      	cmp	r3, #1
 800759c:	d102      	bne.n	80075a4 <HAL_TIM_Encoder_Start+0x64>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800759e:	7b3b      	ldrb	r3, [r7, #12]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d001      	beq.n	80075a8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80075a4:	2301      	movs	r3, #1
 80075a6:	e054      	b.n	8007652 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2202      	movs	r2, #2
 80075ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2202      	movs	r2, #2
 80075b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80075b8:	e01d      	b.n	80075f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80075ba:	7bfb      	ldrb	r3, [r7, #15]
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d108      	bne.n	80075d2 <HAL_TIM_Encoder_Start+0x92>
     || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80075c0:	7bbb      	ldrb	r3, [r7, #14]
 80075c2:	2b01      	cmp	r3, #1
 80075c4:	d105      	bne.n	80075d2 <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80075c6:	7b7b      	ldrb	r3, [r7, #13]
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d102      	bne.n	80075d2 <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80075cc:	7b3b      	ldrb	r3, [r7, #12]
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d001      	beq.n	80075d6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e03d      	b.n	8007652 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2202      	movs	r2, #2
 80075da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2202      	movs	r2, #2
 80075e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2202      	movs	r2, #2
 80075ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2202      	movs	r2, #2
 80075f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d002      	beq.n	8007602 <HAL_TIM_Encoder_Start+0xc2>
 80075fc:	2b04      	cmp	r3, #4
 80075fe:	d008      	beq.n	8007612 <HAL_TIM_Encoder_Start+0xd2>
 8007600:	e00f      	b.n	8007622 <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	2201      	movs	r2, #1
 8007608:	2100      	movs	r1, #0
 800760a:	4618      	mov	r0, r3
 800760c:	f000 fca6 	bl	8007f5c <TIM_CCxChannelCmd>
      break;
 8007610:	e016      	b.n	8007640 <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	2201      	movs	r2, #1
 8007618:	2104      	movs	r1, #4
 800761a:	4618      	mov	r0, r3
 800761c:	f000 fc9e 	bl	8007f5c <TIM_CCxChannelCmd>
      break;
 8007620:	e00e      	b.n	8007640 <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2201      	movs	r2, #1
 8007628:	2100      	movs	r1, #0
 800762a:	4618      	mov	r0, r3
 800762c:	f000 fc96 	bl	8007f5c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	2201      	movs	r2, #1
 8007636:	2104      	movs	r1, #4
 8007638:	4618      	mov	r0, r3
 800763a:	f000 fc8f 	bl	8007f5c <TIM_CCxChannelCmd>
      break;
 800763e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f042 0201 	orr.w	r2, r2, #1
 800764e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007650:	2300      	movs	r3, #0
}
 8007652:	4618      	mov	r0, r3
 8007654:	3710      	adds	r7, #16
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
	...

0800765c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800766e:	2b01      	cmp	r3, #1
 8007670:	d101      	bne.n	8007676 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007672:	2302      	movs	r3, #2
 8007674:	e0fd      	b.n	8007872 <HAL_TIM_PWM_ConfigChannel+0x216>
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2201      	movs	r2, #1
 800767a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2b14      	cmp	r3, #20
 8007682:	f200 80f0 	bhi.w	8007866 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8007686:	a201      	add	r2, pc, #4	; (adr r2, 800768c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800768c:	080076e1 	.word	0x080076e1
 8007690:	08007867 	.word	0x08007867
 8007694:	08007867 	.word	0x08007867
 8007698:	08007867 	.word	0x08007867
 800769c:	08007721 	.word	0x08007721
 80076a0:	08007867 	.word	0x08007867
 80076a4:	08007867 	.word	0x08007867
 80076a8:	08007867 	.word	0x08007867
 80076ac:	08007763 	.word	0x08007763
 80076b0:	08007867 	.word	0x08007867
 80076b4:	08007867 	.word	0x08007867
 80076b8:	08007867 	.word	0x08007867
 80076bc:	080077a3 	.word	0x080077a3
 80076c0:	08007867 	.word	0x08007867
 80076c4:	08007867 	.word	0x08007867
 80076c8:	08007867 	.word	0x08007867
 80076cc:	080077e5 	.word	0x080077e5
 80076d0:	08007867 	.word	0x08007867
 80076d4:	08007867 	.word	0x08007867
 80076d8:	08007867 	.word	0x08007867
 80076dc:	08007825 	.word	0x08007825
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	68b9      	ldr	r1, [r7, #8]
 80076e6:	4618      	mov	r0, r3
 80076e8:	f000 f962 	bl	80079b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	699a      	ldr	r2, [r3, #24]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f042 0208 	orr.w	r2, r2, #8
 80076fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	699a      	ldr	r2, [r3, #24]
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f022 0204 	bic.w	r2, r2, #4
 800770a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	6999      	ldr	r1, [r3, #24]
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	691a      	ldr	r2, [r3, #16]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	430a      	orrs	r2, r1
 800771c:	619a      	str	r2, [r3, #24]
      break;
 800771e:	e0a3      	b.n	8007868 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	68b9      	ldr	r1, [r7, #8]
 8007726:	4618      	mov	r0, r3
 8007728:	f000 f9d2 	bl	8007ad0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	699a      	ldr	r2, [r3, #24]
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800773a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	699a      	ldr	r2, [r3, #24]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800774a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	6999      	ldr	r1, [r3, #24]
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	691b      	ldr	r3, [r3, #16]
 8007756:	021a      	lsls	r2, r3, #8
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	430a      	orrs	r2, r1
 800775e:	619a      	str	r2, [r3, #24]
      break;
 8007760:	e082      	b.n	8007868 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68b9      	ldr	r1, [r7, #8]
 8007768:	4618      	mov	r0, r3
 800776a:	f000 fa3b 	bl	8007be4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	69da      	ldr	r2, [r3, #28]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f042 0208 	orr.w	r2, r2, #8
 800777c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	69da      	ldr	r2, [r3, #28]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f022 0204 	bic.w	r2, r2, #4
 800778c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	69d9      	ldr	r1, [r3, #28]
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	691a      	ldr	r2, [r3, #16]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	430a      	orrs	r2, r1
 800779e:	61da      	str	r2, [r3, #28]
      break;
 80077a0:	e062      	b.n	8007868 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	68b9      	ldr	r1, [r7, #8]
 80077a8:	4618      	mov	r0, r3
 80077aa:	f000 faa3 	bl	8007cf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	69da      	ldr	r2, [r3, #28]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	69da      	ldr	r2, [r3, #28]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	69d9      	ldr	r1, [r3, #28]
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	691b      	ldr	r3, [r3, #16]
 80077d8:	021a      	lsls	r2, r3, #8
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	430a      	orrs	r2, r1
 80077e0:	61da      	str	r2, [r3, #28]
      break;
 80077e2:	e041      	b.n	8007868 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	68b9      	ldr	r1, [r7, #8]
 80077ea:	4618      	mov	r0, r3
 80077ec:	f000 faec 	bl	8007dc8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f042 0208 	orr.w	r2, r2, #8
 80077fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f022 0204 	bic.w	r2, r2, #4
 800780e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	691a      	ldr	r2, [r3, #16]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	430a      	orrs	r2, r1
 8007820:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007822:	e021      	b.n	8007868 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	68b9      	ldr	r1, [r7, #8]
 800782a:	4618      	mov	r0, r3
 800782c:	f000 fb30 	bl	8007e90 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800783e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800784e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	691b      	ldr	r3, [r3, #16]
 800785a:	021a      	lsls	r2, r3, #8
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	430a      	orrs	r2, r1
 8007862:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007864:	e000      	b.n	8007868 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8007866:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2200      	movs	r2, #0
 800786c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007870:	2300      	movs	r3, #0
}
 8007872:	4618      	mov	r0, r3
 8007874:	3710      	adds	r7, #16
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop

0800787c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800787c:	b480      	push	{r7}
 800787e:	b085      	sub	sp, #20
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a40      	ldr	r2, [pc, #256]	; (8007990 <TIM_Base_SetConfig+0x114>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d013      	beq.n	80078bc <TIM_Base_SetConfig+0x40>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800789a:	d00f      	beq.n	80078bc <TIM_Base_SetConfig+0x40>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4a3d      	ldr	r2, [pc, #244]	; (8007994 <TIM_Base_SetConfig+0x118>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d00b      	beq.n	80078bc <TIM_Base_SetConfig+0x40>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	4a3c      	ldr	r2, [pc, #240]	; (8007998 <TIM_Base_SetConfig+0x11c>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d007      	beq.n	80078bc <TIM_Base_SetConfig+0x40>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4a3b      	ldr	r2, [pc, #236]	; (800799c <TIM_Base_SetConfig+0x120>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d003      	beq.n	80078bc <TIM_Base_SetConfig+0x40>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a3a      	ldr	r2, [pc, #232]	; (80079a0 <TIM_Base_SetConfig+0x124>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d108      	bne.n	80078ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	68fa      	ldr	r2, [r7, #12]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a2f      	ldr	r2, [pc, #188]	; (8007990 <TIM_Base_SetConfig+0x114>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d01f      	beq.n	8007916 <TIM_Base_SetConfig+0x9a>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078dc:	d01b      	beq.n	8007916 <TIM_Base_SetConfig+0x9a>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a2c      	ldr	r2, [pc, #176]	; (8007994 <TIM_Base_SetConfig+0x118>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d017      	beq.n	8007916 <TIM_Base_SetConfig+0x9a>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	4a2b      	ldr	r2, [pc, #172]	; (8007998 <TIM_Base_SetConfig+0x11c>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d013      	beq.n	8007916 <TIM_Base_SetConfig+0x9a>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a2a      	ldr	r2, [pc, #168]	; (800799c <TIM_Base_SetConfig+0x120>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d00f      	beq.n	8007916 <TIM_Base_SetConfig+0x9a>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a29      	ldr	r2, [pc, #164]	; (80079a0 <TIM_Base_SetConfig+0x124>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d00b      	beq.n	8007916 <TIM_Base_SetConfig+0x9a>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a28      	ldr	r2, [pc, #160]	; (80079a4 <TIM_Base_SetConfig+0x128>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d007      	beq.n	8007916 <TIM_Base_SetConfig+0x9a>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a27      	ldr	r2, [pc, #156]	; (80079a8 <TIM_Base_SetConfig+0x12c>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d003      	beq.n	8007916 <TIM_Base_SetConfig+0x9a>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a26      	ldr	r2, [pc, #152]	; (80079ac <TIM_Base_SetConfig+0x130>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d108      	bne.n	8007928 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800791c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	68db      	ldr	r3, [r3, #12]
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	4313      	orrs	r3, r2
 8007926:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	695b      	ldr	r3, [r3, #20]
 8007932:	4313      	orrs	r3, r2
 8007934:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	689a      	ldr	r2, [r3, #8]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	4a10      	ldr	r2, [pc, #64]	; (8007990 <TIM_Base_SetConfig+0x114>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d00f      	beq.n	8007974 <TIM_Base_SetConfig+0xf8>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a12      	ldr	r2, [pc, #72]	; (80079a0 <TIM_Base_SetConfig+0x124>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d00b      	beq.n	8007974 <TIM_Base_SetConfig+0xf8>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a11      	ldr	r2, [pc, #68]	; (80079a4 <TIM_Base_SetConfig+0x128>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d007      	beq.n	8007974 <TIM_Base_SetConfig+0xf8>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a10      	ldr	r2, [pc, #64]	; (80079a8 <TIM_Base_SetConfig+0x12c>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d003      	beq.n	8007974 <TIM_Base_SetConfig+0xf8>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4a0f      	ldr	r2, [pc, #60]	; (80079ac <TIM_Base_SetConfig+0x130>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d103      	bne.n	800797c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	691a      	ldr	r2, [r3, #16]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2201      	movs	r2, #1
 8007980:	615a      	str	r2, [r3, #20]
}
 8007982:	bf00      	nop
 8007984:	3714      	adds	r7, #20
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	40012c00 	.word	0x40012c00
 8007994:	40000400 	.word	0x40000400
 8007998:	40000800 	.word	0x40000800
 800799c:	40000c00 	.word	0x40000c00
 80079a0:	40013400 	.word	0x40013400
 80079a4:	40014000 	.word	0x40014000
 80079a8:	40014400 	.word	0x40014400
 80079ac:	40014800 	.word	0x40014800

080079b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b087      	sub	sp, #28
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
 80079b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6a1b      	ldr	r3, [r3, #32]
 80079be:	f023 0201 	bic.w	r2, r3, #1
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	699b      	ldr	r3, [r3, #24]
 80079d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80079de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f023 0303 	bic.w	r3, r3, #3
 80079ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68fa      	ldr	r2, [r7, #12]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	f023 0302 	bic.w	r3, r3, #2
 80079fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	697a      	ldr	r2, [r7, #20]
 8007a04:	4313      	orrs	r3, r2
 8007a06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4a2c      	ldr	r2, [pc, #176]	; (8007abc <TIM_OC1_SetConfig+0x10c>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d00f      	beq.n	8007a30 <TIM_OC1_SetConfig+0x80>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	4a2b      	ldr	r2, [pc, #172]	; (8007ac0 <TIM_OC1_SetConfig+0x110>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d00b      	beq.n	8007a30 <TIM_OC1_SetConfig+0x80>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	4a2a      	ldr	r2, [pc, #168]	; (8007ac4 <TIM_OC1_SetConfig+0x114>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d007      	beq.n	8007a30 <TIM_OC1_SetConfig+0x80>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	4a29      	ldr	r2, [pc, #164]	; (8007ac8 <TIM_OC1_SetConfig+0x118>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d003      	beq.n	8007a30 <TIM_OC1_SetConfig+0x80>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	4a28      	ldr	r2, [pc, #160]	; (8007acc <TIM_OC1_SetConfig+0x11c>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d10c      	bne.n	8007a4a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	f023 0308 	bic.w	r3, r3, #8
 8007a36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	68db      	ldr	r3, [r3, #12]
 8007a3c:	697a      	ldr	r2, [r7, #20]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	f023 0304 	bic.w	r3, r3, #4
 8007a48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a1b      	ldr	r2, [pc, #108]	; (8007abc <TIM_OC1_SetConfig+0x10c>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d00f      	beq.n	8007a72 <TIM_OC1_SetConfig+0xc2>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a1a      	ldr	r2, [pc, #104]	; (8007ac0 <TIM_OC1_SetConfig+0x110>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d00b      	beq.n	8007a72 <TIM_OC1_SetConfig+0xc2>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4a19      	ldr	r2, [pc, #100]	; (8007ac4 <TIM_OC1_SetConfig+0x114>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d007      	beq.n	8007a72 <TIM_OC1_SetConfig+0xc2>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4a18      	ldr	r2, [pc, #96]	; (8007ac8 <TIM_OC1_SetConfig+0x118>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d003      	beq.n	8007a72 <TIM_OC1_SetConfig+0xc2>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4a17      	ldr	r2, [pc, #92]	; (8007acc <TIM_OC1_SetConfig+0x11c>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d111      	bne.n	8007a96 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	695b      	ldr	r3, [r3, #20]
 8007a86:	693a      	ldr	r2, [r7, #16]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	699b      	ldr	r3, [r3, #24]
 8007a90:	693a      	ldr	r2, [r7, #16]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	693a      	ldr	r2, [r7, #16]
 8007a9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	68fa      	ldr	r2, [r7, #12]
 8007aa0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	685a      	ldr	r2, [r3, #4]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	697a      	ldr	r2, [r7, #20]
 8007aae:	621a      	str	r2, [r3, #32]
}
 8007ab0:	bf00      	nop
 8007ab2:	371c      	adds	r7, #28
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr
 8007abc:	40012c00 	.word	0x40012c00
 8007ac0:	40013400 	.word	0x40013400
 8007ac4:	40014000 	.word	0x40014000
 8007ac8:	40014400 	.word	0x40014400
 8007acc:	40014800 	.word	0x40014800

08007ad0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b087      	sub	sp, #28
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6a1b      	ldr	r3, [r3, #32]
 8007ade:	f023 0210 	bic.w	r2, r3, #16
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	699b      	ldr	r3, [r3, #24]
 8007af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007afe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	021b      	lsls	r3, r3, #8
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	f023 0320 	bic.w	r3, r3, #32
 8007b1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	011b      	lsls	r3, r3, #4
 8007b26:	697a      	ldr	r2, [r7, #20]
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a28      	ldr	r2, [pc, #160]	; (8007bd0 <TIM_OC2_SetConfig+0x100>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d003      	beq.n	8007b3c <TIM_OC2_SetConfig+0x6c>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a27      	ldr	r2, [pc, #156]	; (8007bd4 <TIM_OC2_SetConfig+0x104>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d10d      	bne.n	8007b58 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	68db      	ldr	r3, [r3, #12]
 8007b48:	011b      	lsls	r3, r3, #4
 8007b4a:	697a      	ldr	r2, [r7, #20]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b56:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a1d      	ldr	r2, [pc, #116]	; (8007bd0 <TIM_OC2_SetConfig+0x100>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d00f      	beq.n	8007b80 <TIM_OC2_SetConfig+0xb0>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a1c      	ldr	r2, [pc, #112]	; (8007bd4 <TIM_OC2_SetConfig+0x104>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d00b      	beq.n	8007b80 <TIM_OC2_SetConfig+0xb0>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a1b      	ldr	r2, [pc, #108]	; (8007bd8 <TIM_OC2_SetConfig+0x108>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d007      	beq.n	8007b80 <TIM_OC2_SetConfig+0xb0>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a1a      	ldr	r2, [pc, #104]	; (8007bdc <TIM_OC2_SetConfig+0x10c>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d003      	beq.n	8007b80 <TIM_OC2_SetConfig+0xb0>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a19      	ldr	r2, [pc, #100]	; (8007be0 <TIM_OC2_SetConfig+0x110>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d113      	bne.n	8007ba8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	695b      	ldr	r3, [r3, #20]
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	693a      	ldr	r2, [r7, #16]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	699b      	ldr	r3, [r3, #24]
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	693a      	ldr	r2, [r7, #16]
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	693a      	ldr	r2, [r7, #16]
 8007bac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	68fa      	ldr	r2, [r7, #12]
 8007bb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	685a      	ldr	r2, [r3, #4]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	697a      	ldr	r2, [r7, #20]
 8007bc0:	621a      	str	r2, [r3, #32]
}
 8007bc2:	bf00      	nop
 8007bc4:	371c      	adds	r7, #28
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	40012c00 	.word	0x40012c00
 8007bd4:	40013400 	.word	0x40013400
 8007bd8:	40014000 	.word	0x40014000
 8007bdc:	40014400 	.word	0x40014400
 8007be0:	40014800 	.word	0x40014800

08007be4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b087      	sub	sp, #28
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6a1b      	ldr	r3, [r3, #32]
 8007bf2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6a1b      	ldr	r3, [r3, #32]
 8007bfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	69db      	ldr	r3, [r3, #28]
 8007c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f023 0303 	bic.w	r3, r3, #3
 8007c1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	68fa      	ldr	r2, [r7, #12]
 8007c26:	4313      	orrs	r3, r2
 8007c28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	021b      	lsls	r3, r3, #8
 8007c38:	697a      	ldr	r2, [r7, #20]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	4a27      	ldr	r2, [pc, #156]	; (8007ce0 <TIM_OC3_SetConfig+0xfc>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d003      	beq.n	8007c4e <TIM_OC3_SetConfig+0x6a>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	4a26      	ldr	r2, [pc, #152]	; (8007ce4 <TIM_OC3_SetConfig+0x100>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d10d      	bne.n	8007c6a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	021b      	lsls	r3, r3, #8
 8007c5c:	697a      	ldr	r2, [r7, #20]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	4a1c      	ldr	r2, [pc, #112]	; (8007ce0 <TIM_OC3_SetConfig+0xfc>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d00f      	beq.n	8007c92 <TIM_OC3_SetConfig+0xae>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4a1b      	ldr	r2, [pc, #108]	; (8007ce4 <TIM_OC3_SetConfig+0x100>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d00b      	beq.n	8007c92 <TIM_OC3_SetConfig+0xae>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a1a      	ldr	r2, [pc, #104]	; (8007ce8 <TIM_OC3_SetConfig+0x104>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d007      	beq.n	8007c92 <TIM_OC3_SetConfig+0xae>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a19      	ldr	r2, [pc, #100]	; (8007cec <TIM_OC3_SetConfig+0x108>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d003      	beq.n	8007c92 <TIM_OC3_SetConfig+0xae>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a18      	ldr	r2, [pc, #96]	; (8007cf0 <TIM_OC3_SetConfig+0x10c>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d113      	bne.n	8007cba <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ca0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	695b      	ldr	r3, [r3, #20]
 8007ca6:	011b      	lsls	r3, r3, #4
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	699b      	ldr	r3, [r3, #24]
 8007cb2:	011b      	lsls	r3, r3, #4
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	693a      	ldr	r2, [r7, #16]
 8007cbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	685a      	ldr	r2, [r3, #4]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	697a      	ldr	r2, [r7, #20]
 8007cd2:	621a      	str	r2, [r3, #32]
}
 8007cd4:	bf00      	nop
 8007cd6:	371c      	adds	r7, #28
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr
 8007ce0:	40012c00 	.word	0x40012c00
 8007ce4:	40013400 	.word	0x40013400
 8007ce8:	40014000 	.word	0x40014000
 8007cec:	40014400 	.word	0x40014400
 8007cf0:	40014800 	.word	0x40014800

08007cf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b087      	sub	sp, #28
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a1b      	ldr	r3, [r3, #32]
 8007d0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	69db      	ldr	r3, [r3, #28]
 8007d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	021b      	lsls	r3, r3, #8
 8007d36:	68fa      	ldr	r2, [r7, #12]
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	031b      	lsls	r3, r3, #12
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	4a18      	ldr	r2, [pc, #96]	; (8007db4 <TIM_OC4_SetConfig+0xc0>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d00f      	beq.n	8007d78 <TIM_OC4_SetConfig+0x84>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	4a17      	ldr	r2, [pc, #92]	; (8007db8 <TIM_OC4_SetConfig+0xc4>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d00b      	beq.n	8007d78 <TIM_OC4_SetConfig+0x84>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	4a16      	ldr	r2, [pc, #88]	; (8007dbc <TIM_OC4_SetConfig+0xc8>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d007      	beq.n	8007d78 <TIM_OC4_SetConfig+0x84>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	4a15      	ldr	r2, [pc, #84]	; (8007dc0 <TIM_OC4_SetConfig+0xcc>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d003      	beq.n	8007d78 <TIM_OC4_SetConfig+0x84>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	4a14      	ldr	r2, [pc, #80]	; (8007dc4 <TIM_OC4_SetConfig+0xd0>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d109      	bne.n	8007d8c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	695b      	ldr	r3, [r3, #20]
 8007d84:	019b      	lsls	r3, r3, #6
 8007d86:	697a      	ldr	r2, [r7, #20]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	697a      	ldr	r2, [r7, #20]
 8007d90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	68fa      	ldr	r2, [r7, #12]
 8007d96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	685a      	ldr	r2, [r3, #4]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	693a      	ldr	r2, [r7, #16]
 8007da4:	621a      	str	r2, [r3, #32]
}
 8007da6:	bf00      	nop
 8007da8:	371c      	adds	r7, #28
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	40012c00 	.word	0x40012c00
 8007db8:	40013400 	.word	0x40013400
 8007dbc:	40014000 	.word	0x40014000
 8007dc0:	40014400 	.word	0x40014400
 8007dc4:	40014800 	.word	0x40014800

08007dc8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b087      	sub	sp, #28
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6a1b      	ldr	r3, [r3, #32]
 8007dd6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6a1b      	ldr	r3, [r3, #32]
 8007de2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007e0c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	041b      	lsls	r3, r3, #16
 8007e14:	693a      	ldr	r2, [r7, #16]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4a17      	ldr	r2, [pc, #92]	; (8007e7c <TIM_OC5_SetConfig+0xb4>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d00f      	beq.n	8007e42 <TIM_OC5_SetConfig+0x7a>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a16      	ldr	r2, [pc, #88]	; (8007e80 <TIM_OC5_SetConfig+0xb8>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d00b      	beq.n	8007e42 <TIM_OC5_SetConfig+0x7a>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a15      	ldr	r2, [pc, #84]	; (8007e84 <TIM_OC5_SetConfig+0xbc>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d007      	beq.n	8007e42 <TIM_OC5_SetConfig+0x7a>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4a14      	ldr	r2, [pc, #80]	; (8007e88 <TIM_OC5_SetConfig+0xc0>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d003      	beq.n	8007e42 <TIM_OC5_SetConfig+0x7a>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	4a13      	ldr	r2, [pc, #76]	; (8007e8c <TIM_OC5_SetConfig+0xc4>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d109      	bne.n	8007e56 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e48:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	695b      	ldr	r3, [r3, #20]
 8007e4e:	021b      	lsls	r3, r3, #8
 8007e50:	697a      	ldr	r2, [r7, #20]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	697a      	ldr	r2, [r7, #20]
 8007e5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	685a      	ldr	r2, [r3, #4]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	693a      	ldr	r2, [r7, #16]
 8007e6e:	621a      	str	r2, [r3, #32]
}
 8007e70:	bf00      	nop
 8007e72:	371c      	adds	r7, #28
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr
 8007e7c:	40012c00 	.word	0x40012c00
 8007e80:	40013400 	.word	0x40013400
 8007e84:	40014000 	.word	0x40014000
 8007e88:	40014400 	.word	0x40014400
 8007e8c:	40014800 	.word	0x40014800

08007e90 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b087      	sub	sp, #28
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6a1b      	ldr	r3, [r3, #32]
 8007e9e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6a1b      	ldr	r3, [r3, #32]
 8007eaa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007ebe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ec2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	021b      	lsls	r3, r3, #8
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007ed6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	051b      	lsls	r3, r3, #20
 8007ede:	693a      	ldr	r2, [r7, #16]
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	4a18      	ldr	r2, [pc, #96]	; (8007f48 <TIM_OC6_SetConfig+0xb8>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d00f      	beq.n	8007f0c <TIM_OC6_SetConfig+0x7c>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	4a17      	ldr	r2, [pc, #92]	; (8007f4c <TIM_OC6_SetConfig+0xbc>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d00b      	beq.n	8007f0c <TIM_OC6_SetConfig+0x7c>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	4a16      	ldr	r2, [pc, #88]	; (8007f50 <TIM_OC6_SetConfig+0xc0>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d007      	beq.n	8007f0c <TIM_OC6_SetConfig+0x7c>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	4a15      	ldr	r2, [pc, #84]	; (8007f54 <TIM_OC6_SetConfig+0xc4>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d003      	beq.n	8007f0c <TIM_OC6_SetConfig+0x7c>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	4a14      	ldr	r2, [pc, #80]	; (8007f58 <TIM_OC6_SetConfig+0xc8>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d109      	bne.n	8007f20 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007f12:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	695b      	ldr	r3, [r3, #20]
 8007f18:	029b      	lsls	r3, r3, #10
 8007f1a:	697a      	ldr	r2, [r7, #20]
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	697a      	ldr	r2, [r7, #20]
 8007f24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	68fa      	ldr	r2, [r7, #12]
 8007f2a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	685a      	ldr	r2, [r3, #4]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	693a      	ldr	r2, [r7, #16]
 8007f38:	621a      	str	r2, [r3, #32]
}
 8007f3a:	bf00      	nop
 8007f3c:	371c      	adds	r7, #28
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr
 8007f46:	bf00      	nop
 8007f48:	40012c00 	.word	0x40012c00
 8007f4c:	40013400 	.word	0x40013400
 8007f50:	40014000 	.word	0x40014000
 8007f54:	40014400 	.word	0x40014400
 8007f58:	40014800 	.word	0x40014800

08007f5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b087      	sub	sp, #28
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	60b9      	str	r1, [r7, #8]
 8007f66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	f003 031f 	and.w	r3, r3, #31
 8007f6e:	2201      	movs	r2, #1
 8007f70:	fa02 f303 	lsl.w	r3, r2, r3
 8007f74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	6a1a      	ldr	r2, [r3, #32]
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	43db      	mvns	r3, r3
 8007f7e:	401a      	ands	r2, r3
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6a1a      	ldr	r2, [r3, #32]
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	f003 031f 	and.w	r3, r3, #31
 8007f8e:	6879      	ldr	r1, [r7, #4]
 8007f90:	fa01 f303 	lsl.w	r3, r1, r3
 8007f94:	431a      	orrs	r2, r3
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	621a      	str	r2, [r3, #32]
}
 8007f9a:	bf00      	nop
 8007f9c:	371c      	adds	r7, #28
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr
	...

08007fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b085      	sub	sp, #20
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d101      	bne.n	8007fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fbc:	2302      	movs	r3, #2
 8007fbe:	e068      	b.n	8008092 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2202      	movs	r2, #2
 8007fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	689b      	ldr	r3, [r3, #8]
 8007fde:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a2e      	ldr	r2, [pc, #184]	; (80080a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d004      	beq.n	8007ff4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a2d      	ldr	r2, [pc, #180]	; (80080a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d108      	bne.n	8008006 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007ffa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	68fa      	ldr	r2, [r7, #12]
 8008002:	4313      	orrs	r3, r2
 8008004:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800800c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68fa      	ldr	r2, [r7, #12]
 8008014:	4313      	orrs	r3, r2
 8008016:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	68fa      	ldr	r2, [r7, #12]
 800801e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a1e      	ldr	r2, [pc, #120]	; (80080a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d01d      	beq.n	8008066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008032:	d018      	beq.n	8008066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a1b      	ldr	r2, [pc, #108]	; (80080a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d013      	beq.n	8008066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a1a      	ldr	r2, [pc, #104]	; (80080ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d00e      	beq.n	8008066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a18      	ldr	r2, [pc, #96]	; (80080b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d009      	beq.n	8008066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a13      	ldr	r2, [pc, #76]	; (80080a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d004      	beq.n	8008066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a14      	ldr	r2, [pc, #80]	; (80080b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d10c      	bne.n	8008080 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800806c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	68ba      	ldr	r2, [r7, #8]
 8008074:	4313      	orrs	r3, r2
 8008076:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	68ba      	ldr	r2, [r7, #8]
 800807e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2201      	movs	r2, #1
 8008084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008090:	2300      	movs	r3, #0
}
 8008092:	4618      	mov	r0, r3
 8008094:	3714      	adds	r7, #20
 8008096:	46bd      	mov	sp, r7
 8008098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809c:	4770      	bx	lr
 800809e:	bf00      	nop
 80080a0:	40012c00 	.word	0x40012c00
 80080a4:	40013400 	.word	0x40013400
 80080a8:	40000400 	.word	0x40000400
 80080ac:	40000800 	.word	0x40000800
 80080b0:	40000c00 	.word	0x40000c00
 80080b4:	40014000 	.word	0x40014000

080080b8 <__errno>:
 80080b8:	4b01      	ldr	r3, [pc, #4]	; (80080c0 <__errno+0x8>)
 80080ba:	6818      	ldr	r0, [r3, #0]
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop
 80080c0:	20000040 	.word	0x20000040

080080c4 <__libc_init_array>:
 80080c4:	b570      	push	{r4, r5, r6, lr}
 80080c6:	4e0d      	ldr	r6, [pc, #52]	; (80080fc <__libc_init_array+0x38>)
 80080c8:	4c0d      	ldr	r4, [pc, #52]	; (8008100 <__libc_init_array+0x3c>)
 80080ca:	1ba4      	subs	r4, r4, r6
 80080cc:	10a4      	asrs	r4, r4, #2
 80080ce:	2500      	movs	r5, #0
 80080d0:	42a5      	cmp	r5, r4
 80080d2:	d109      	bne.n	80080e8 <__libc_init_array+0x24>
 80080d4:	4e0b      	ldr	r6, [pc, #44]	; (8008104 <__libc_init_array+0x40>)
 80080d6:	4c0c      	ldr	r4, [pc, #48]	; (8008108 <__libc_init_array+0x44>)
 80080d8:	f001 fa80 	bl	80095dc <_init>
 80080dc:	1ba4      	subs	r4, r4, r6
 80080de:	10a4      	asrs	r4, r4, #2
 80080e0:	2500      	movs	r5, #0
 80080e2:	42a5      	cmp	r5, r4
 80080e4:	d105      	bne.n	80080f2 <__libc_init_array+0x2e>
 80080e6:	bd70      	pop	{r4, r5, r6, pc}
 80080e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80080ec:	4798      	blx	r3
 80080ee:	3501      	adds	r5, #1
 80080f0:	e7ee      	b.n	80080d0 <__libc_init_array+0xc>
 80080f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80080f6:	4798      	blx	r3
 80080f8:	3501      	adds	r5, #1
 80080fa:	e7f2      	b.n	80080e2 <__libc_init_array+0x1e>
 80080fc:	0800a670 	.word	0x0800a670
 8008100:	0800a670 	.word	0x0800a670
 8008104:	0800a670 	.word	0x0800a670
 8008108:	0800a674 	.word	0x0800a674

0800810c <memcpy>:
 800810c:	b510      	push	{r4, lr}
 800810e:	1e43      	subs	r3, r0, #1
 8008110:	440a      	add	r2, r1
 8008112:	4291      	cmp	r1, r2
 8008114:	d100      	bne.n	8008118 <memcpy+0xc>
 8008116:	bd10      	pop	{r4, pc}
 8008118:	f811 4b01 	ldrb.w	r4, [r1], #1
 800811c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008120:	e7f7      	b.n	8008112 <memcpy+0x6>

08008122 <memset>:
 8008122:	4402      	add	r2, r0
 8008124:	4603      	mov	r3, r0
 8008126:	4293      	cmp	r3, r2
 8008128:	d100      	bne.n	800812c <memset+0xa>
 800812a:	4770      	bx	lr
 800812c:	f803 1b01 	strb.w	r1, [r3], #1
 8008130:	e7f9      	b.n	8008126 <memset+0x4>
	...

08008134 <siprintf>:
 8008134:	b40e      	push	{r1, r2, r3}
 8008136:	b500      	push	{lr}
 8008138:	b09c      	sub	sp, #112	; 0x70
 800813a:	ab1d      	add	r3, sp, #116	; 0x74
 800813c:	9002      	str	r0, [sp, #8]
 800813e:	9006      	str	r0, [sp, #24]
 8008140:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008144:	4809      	ldr	r0, [pc, #36]	; (800816c <siprintf+0x38>)
 8008146:	9107      	str	r1, [sp, #28]
 8008148:	9104      	str	r1, [sp, #16]
 800814a:	4909      	ldr	r1, [pc, #36]	; (8008170 <siprintf+0x3c>)
 800814c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008150:	9105      	str	r1, [sp, #20]
 8008152:	6800      	ldr	r0, [r0, #0]
 8008154:	9301      	str	r3, [sp, #4]
 8008156:	a902      	add	r1, sp, #8
 8008158:	f000 f866 	bl	8008228 <_svfiprintf_r>
 800815c:	9b02      	ldr	r3, [sp, #8]
 800815e:	2200      	movs	r2, #0
 8008160:	701a      	strb	r2, [r3, #0]
 8008162:	b01c      	add	sp, #112	; 0x70
 8008164:	f85d eb04 	ldr.w	lr, [sp], #4
 8008168:	b003      	add	sp, #12
 800816a:	4770      	bx	lr
 800816c:	20000040 	.word	0x20000040
 8008170:	ffff0208 	.word	0xffff0208

08008174 <__ssputs_r>:
 8008174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008178:	688e      	ldr	r6, [r1, #8]
 800817a:	429e      	cmp	r6, r3
 800817c:	4682      	mov	sl, r0
 800817e:	460c      	mov	r4, r1
 8008180:	4690      	mov	r8, r2
 8008182:	4699      	mov	r9, r3
 8008184:	d837      	bhi.n	80081f6 <__ssputs_r+0x82>
 8008186:	898a      	ldrh	r2, [r1, #12]
 8008188:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800818c:	d031      	beq.n	80081f2 <__ssputs_r+0x7e>
 800818e:	6825      	ldr	r5, [r4, #0]
 8008190:	6909      	ldr	r1, [r1, #16]
 8008192:	1a6f      	subs	r7, r5, r1
 8008194:	6965      	ldr	r5, [r4, #20]
 8008196:	2302      	movs	r3, #2
 8008198:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800819c:	fb95 f5f3 	sdiv	r5, r5, r3
 80081a0:	f109 0301 	add.w	r3, r9, #1
 80081a4:	443b      	add	r3, r7
 80081a6:	429d      	cmp	r5, r3
 80081a8:	bf38      	it	cc
 80081aa:	461d      	movcc	r5, r3
 80081ac:	0553      	lsls	r3, r2, #21
 80081ae:	d530      	bpl.n	8008212 <__ssputs_r+0x9e>
 80081b0:	4629      	mov	r1, r5
 80081b2:	f000 fb21 	bl	80087f8 <_malloc_r>
 80081b6:	4606      	mov	r6, r0
 80081b8:	b950      	cbnz	r0, 80081d0 <__ssputs_r+0x5c>
 80081ba:	230c      	movs	r3, #12
 80081bc:	f8ca 3000 	str.w	r3, [sl]
 80081c0:	89a3      	ldrh	r3, [r4, #12]
 80081c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081c6:	81a3      	strh	r3, [r4, #12]
 80081c8:	f04f 30ff 	mov.w	r0, #4294967295
 80081cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081d0:	463a      	mov	r2, r7
 80081d2:	6921      	ldr	r1, [r4, #16]
 80081d4:	f7ff ff9a 	bl	800810c <memcpy>
 80081d8:	89a3      	ldrh	r3, [r4, #12]
 80081da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80081de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081e2:	81a3      	strh	r3, [r4, #12]
 80081e4:	6126      	str	r6, [r4, #16]
 80081e6:	6165      	str	r5, [r4, #20]
 80081e8:	443e      	add	r6, r7
 80081ea:	1bed      	subs	r5, r5, r7
 80081ec:	6026      	str	r6, [r4, #0]
 80081ee:	60a5      	str	r5, [r4, #8]
 80081f0:	464e      	mov	r6, r9
 80081f2:	454e      	cmp	r6, r9
 80081f4:	d900      	bls.n	80081f8 <__ssputs_r+0x84>
 80081f6:	464e      	mov	r6, r9
 80081f8:	4632      	mov	r2, r6
 80081fa:	4641      	mov	r1, r8
 80081fc:	6820      	ldr	r0, [r4, #0]
 80081fe:	f000 fa93 	bl	8008728 <memmove>
 8008202:	68a3      	ldr	r3, [r4, #8]
 8008204:	1b9b      	subs	r3, r3, r6
 8008206:	60a3      	str	r3, [r4, #8]
 8008208:	6823      	ldr	r3, [r4, #0]
 800820a:	441e      	add	r6, r3
 800820c:	6026      	str	r6, [r4, #0]
 800820e:	2000      	movs	r0, #0
 8008210:	e7dc      	b.n	80081cc <__ssputs_r+0x58>
 8008212:	462a      	mov	r2, r5
 8008214:	f000 fb4a 	bl	80088ac <_realloc_r>
 8008218:	4606      	mov	r6, r0
 800821a:	2800      	cmp	r0, #0
 800821c:	d1e2      	bne.n	80081e4 <__ssputs_r+0x70>
 800821e:	6921      	ldr	r1, [r4, #16]
 8008220:	4650      	mov	r0, sl
 8008222:	f000 fa9b 	bl	800875c <_free_r>
 8008226:	e7c8      	b.n	80081ba <__ssputs_r+0x46>

08008228 <_svfiprintf_r>:
 8008228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800822c:	461d      	mov	r5, r3
 800822e:	898b      	ldrh	r3, [r1, #12]
 8008230:	061f      	lsls	r7, r3, #24
 8008232:	b09d      	sub	sp, #116	; 0x74
 8008234:	4680      	mov	r8, r0
 8008236:	460c      	mov	r4, r1
 8008238:	4616      	mov	r6, r2
 800823a:	d50f      	bpl.n	800825c <_svfiprintf_r+0x34>
 800823c:	690b      	ldr	r3, [r1, #16]
 800823e:	b96b      	cbnz	r3, 800825c <_svfiprintf_r+0x34>
 8008240:	2140      	movs	r1, #64	; 0x40
 8008242:	f000 fad9 	bl	80087f8 <_malloc_r>
 8008246:	6020      	str	r0, [r4, #0]
 8008248:	6120      	str	r0, [r4, #16]
 800824a:	b928      	cbnz	r0, 8008258 <_svfiprintf_r+0x30>
 800824c:	230c      	movs	r3, #12
 800824e:	f8c8 3000 	str.w	r3, [r8]
 8008252:	f04f 30ff 	mov.w	r0, #4294967295
 8008256:	e0c8      	b.n	80083ea <_svfiprintf_r+0x1c2>
 8008258:	2340      	movs	r3, #64	; 0x40
 800825a:	6163      	str	r3, [r4, #20]
 800825c:	2300      	movs	r3, #0
 800825e:	9309      	str	r3, [sp, #36]	; 0x24
 8008260:	2320      	movs	r3, #32
 8008262:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008266:	2330      	movs	r3, #48	; 0x30
 8008268:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800826c:	9503      	str	r5, [sp, #12]
 800826e:	f04f 0b01 	mov.w	fp, #1
 8008272:	4637      	mov	r7, r6
 8008274:	463d      	mov	r5, r7
 8008276:	f815 3b01 	ldrb.w	r3, [r5], #1
 800827a:	b10b      	cbz	r3, 8008280 <_svfiprintf_r+0x58>
 800827c:	2b25      	cmp	r3, #37	; 0x25
 800827e:	d13e      	bne.n	80082fe <_svfiprintf_r+0xd6>
 8008280:	ebb7 0a06 	subs.w	sl, r7, r6
 8008284:	d00b      	beq.n	800829e <_svfiprintf_r+0x76>
 8008286:	4653      	mov	r3, sl
 8008288:	4632      	mov	r2, r6
 800828a:	4621      	mov	r1, r4
 800828c:	4640      	mov	r0, r8
 800828e:	f7ff ff71 	bl	8008174 <__ssputs_r>
 8008292:	3001      	adds	r0, #1
 8008294:	f000 80a4 	beq.w	80083e0 <_svfiprintf_r+0x1b8>
 8008298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800829a:	4453      	add	r3, sl
 800829c:	9309      	str	r3, [sp, #36]	; 0x24
 800829e:	783b      	ldrb	r3, [r7, #0]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f000 809d 	beq.w	80083e0 <_svfiprintf_r+0x1b8>
 80082a6:	2300      	movs	r3, #0
 80082a8:	f04f 32ff 	mov.w	r2, #4294967295
 80082ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082b0:	9304      	str	r3, [sp, #16]
 80082b2:	9307      	str	r3, [sp, #28]
 80082b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80082b8:	931a      	str	r3, [sp, #104]	; 0x68
 80082ba:	462f      	mov	r7, r5
 80082bc:	2205      	movs	r2, #5
 80082be:	f817 1b01 	ldrb.w	r1, [r7], #1
 80082c2:	4850      	ldr	r0, [pc, #320]	; (8008404 <_svfiprintf_r+0x1dc>)
 80082c4:	f7f7 ff8c 	bl	80001e0 <memchr>
 80082c8:	9b04      	ldr	r3, [sp, #16]
 80082ca:	b9d0      	cbnz	r0, 8008302 <_svfiprintf_r+0xda>
 80082cc:	06d9      	lsls	r1, r3, #27
 80082ce:	bf44      	itt	mi
 80082d0:	2220      	movmi	r2, #32
 80082d2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80082d6:	071a      	lsls	r2, r3, #28
 80082d8:	bf44      	itt	mi
 80082da:	222b      	movmi	r2, #43	; 0x2b
 80082dc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80082e0:	782a      	ldrb	r2, [r5, #0]
 80082e2:	2a2a      	cmp	r2, #42	; 0x2a
 80082e4:	d015      	beq.n	8008312 <_svfiprintf_r+0xea>
 80082e6:	9a07      	ldr	r2, [sp, #28]
 80082e8:	462f      	mov	r7, r5
 80082ea:	2000      	movs	r0, #0
 80082ec:	250a      	movs	r5, #10
 80082ee:	4639      	mov	r1, r7
 80082f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082f4:	3b30      	subs	r3, #48	; 0x30
 80082f6:	2b09      	cmp	r3, #9
 80082f8:	d94d      	bls.n	8008396 <_svfiprintf_r+0x16e>
 80082fa:	b1b8      	cbz	r0, 800832c <_svfiprintf_r+0x104>
 80082fc:	e00f      	b.n	800831e <_svfiprintf_r+0xf6>
 80082fe:	462f      	mov	r7, r5
 8008300:	e7b8      	b.n	8008274 <_svfiprintf_r+0x4c>
 8008302:	4a40      	ldr	r2, [pc, #256]	; (8008404 <_svfiprintf_r+0x1dc>)
 8008304:	1a80      	subs	r0, r0, r2
 8008306:	fa0b f000 	lsl.w	r0, fp, r0
 800830a:	4318      	orrs	r0, r3
 800830c:	9004      	str	r0, [sp, #16]
 800830e:	463d      	mov	r5, r7
 8008310:	e7d3      	b.n	80082ba <_svfiprintf_r+0x92>
 8008312:	9a03      	ldr	r2, [sp, #12]
 8008314:	1d11      	adds	r1, r2, #4
 8008316:	6812      	ldr	r2, [r2, #0]
 8008318:	9103      	str	r1, [sp, #12]
 800831a:	2a00      	cmp	r2, #0
 800831c:	db01      	blt.n	8008322 <_svfiprintf_r+0xfa>
 800831e:	9207      	str	r2, [sp, #28]
 8008320:	e004      	b.n	800832c <_svfiprintf_r+0x104>
 8008322:	4252      	negs	r2, r2
 8008324:	f043 0302 	orr.w	r3, r3, #2
 8008328:	9207      	str	r2, [sp, #28]
 800832a:	9304      	str	r3, [sp, #16]
 800832c:	783b      	ldrb	r3, [r7, #0]
 800832e:	2b2e      	cmp	r3, #46	; 0x2e
 8008330:	d10c      	bne.n	800834c <_svfiprintf_r+0x124>
 8008332:	787b      	ldrb	r3, [r7, #1]
 8008334:	2b2a      	cmp	r3, #42	; 0x2a
 8008336:	d133      	bne.n	80083a0 <_svfiprintf_r+0x178>
 8008338:	9b03      	ldr	r3, [sp, #12]
 800833a:	1d1a      	adds	r2, r3, #4
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	9203      	str	r2, [sp, #12]
 8008340:	2b00      	cmp	r3, #0
 8008342:	bfb8      	it	lt
 8008344:	f04f 33ff 	movlt.w	r3, #4294967295
 8008348:	3702      	adds	r7, #2
 800834a:	9305      	str	r3, [sp, #20]
 800834c:	4d2e      	ldr	r5, [pc, #184]	; (8008408 <_svfiprintf_r+0x1e0>)
 800834e:	7839      	ldrb	r1, [r7, #0]
 8008350:	2203      	movs	r2, #3
 8008352:	4628      	mov	r0, r5
 8008354:	f7f7 ff44 	bl	80001e0 <memchr>
 8008358:	b138      	cbz	r0, 800836a <_svfiprintf_r+0x142>
 800835a:	2340      	movs	r3, #64	; 0x40
 800835c:	1b40      	subs	r0, r0, r5
 800835e:	fa03 f000 	lsl.w	r0, r3, r0
 8008362:	9b04      	ldr	r3, [sp, #16]
 8008364:	4303      	orrs	r3, r0
 8008366:	3701      	adds	r7, #1
 8008368:	9304      	str	r3, [sp, #16]
 800836a:	7839      	ldrb	r1, [r7, #0]
 800836c:	4827      	ldr	r0, [pc, #156]	; (800840c <_svfiprintf_r+0x1e4>)
 800836e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008372:	2206      	movs	r2, #6
 8008374:	1c7e      	adds	r6, r7, #1
 8008376:	f7f7 ff33 	bl	80001e0 <memchr>
 800837a:	2800      	cmp	r0, #0
 800837c:	d038      	beq.n	80083f0 <_svfiprintf_r+0x1c8>
 800837e:	4b24      	ldr	r3, [pc, #144]	; (8008410 <_svfiprintf_r+0x1e8>)
 8008380:	bb13      	cbnz	r3, 80083c8 <_svfiprintf_r+0x1a0>
 8008382:	9b03      	ldr	r3, [sp, #12]
 8008384:	3307      	adds	r3, #7
 8008386:	f023 0307 	bic.w	r3, r3, #7
 800838a:	3308      	adds	r3, #8
 800838c:	9303      	str	r3, [sp, #12]
 800838e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008390:	444b      	add	r3, r9
 8008392:	9309      	str	r3, [sp, #36]	; 0x24
 8008394:	e76d      	b.n	8008272 <_svfiprintf_r+0x4a>
 8008396:	fb05 3202 	mla	r2, r5, r2, r3
 800839a:	2001      	movs	r0, #1
 800839c:	460f      	mov	r7, r1
 800839e:	e7a6      	b.n	80082ee <_svfiprintf_r+0xc6>
 80083a0:	2300      	movs	r3, #0
 80083a2:	3701      	adds	r7, #1
 80083a4:	9305      	str	r3, [sp, #20]
 80083a6:	4619      	mov	r1, r3
 80083a8:	250a      	movs	r5, #10
 80083aa:	4638      	mov	r0, r7
 80083ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083b0:	3a30      	subs	r2, #48	; 0x30
 80083b2:	2a09      	cmp	r2, #9
 80083b4:	d903      	bls.n	80083be <_svfiprintf_r+0x196>
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d0c8      	beq.n	800834c <_svfiprintf_r+0x124>
 80083ba:	9105      	str	r1, [sp, #20]
 80083bc:	e7c6      	b.n	800834c <_svfiprintf_r+0x124>
 80083be:	fb05 2101 	mla	r1, r5, r1, r2
 80083c2:	2301      	movs	r3, #1
 80083c4:	4607      	mov	r7, r0
 80083c6:	e7f0      	b.n	80083aa <_svfiprintf_r+0x182>
 80083c8:	ab03      	add	r3, sp, #12
 80083ca:	9300      	str	r3, [sp, #0]
 80083cc:	4622      	mov	r2, r4
 80083ce:	4b11      	ldr	r3, [pc, #68]	; (8008414 <_svfiprintf_r+0x1ec>)
 80083d0:	a904      	add	r1, sp, #16
 80083d2:	4640      	mov	r0, r8
 80083d4:	f3af 8000 	nop.w
 80083d8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80083dc:	4681      	mov	r9, r0
 80083de:	d1d6      	bne.n	800838e <_svfiprintf_r+0x166>
 80083e0:	89a3      	ldrh	r3, [r4, #12]
 80083e2:	065b      	lsls	r3, r3, #25
 80083e4:	f53f af35 	bmi.w	8008252 <_svfiprintf_r+0x2a>
 80083e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083ea:	b01d      	add	sp, #116	; 0x74
 80083ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083f0:	ab03      	add	r3, sp, #12
 80083f2:	9300      	str	r3, [sp, #0]
 80083f4:	4622      	mov	r2, r4
 80083f6:	4b07      	ldr	r3, [pc, #28]	; (8008414 <_svfiprintf_r+0x1ec>)
 80083f8:	a904      	add	r1, sp, #16
 80083fa:	4640      	mov	r0, r8
 80083fc:	f000 f882 	bl	8008504 <_printf_i>
 8008400:	e7ea      	b.n	80083d8 <_svfiprintf_r+0x1b0>
 8008402:	bf00      	nop
 8008404:	0800a268 	.word	0x0800a268
 8008408:	0800a26e 	.word	0x0800a26e
 800840c:	0800a272 	.word	0x0800a272
 8008410:	00000000 	.word	0x00000000
 8008414:	08008175 	.word	0x08008175

08008418 <_printf_common>:
 8008418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800841c:	4691      	mov	r9, r2
 800841e:	461f      	mov	r7, r3
 8008420:	688a      	ldr	r2, [r1, #8]
 8008422:	690b      	ldr	r3, [r1, #16]
 8008424:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008428:	4293      	cmp	r3, r2
 800842a:	bfb8      	it	lt
 800842c:	4613      	movlt	r3, r2
 800842e:	f8c9 3000 	str.w	r3, [r9]
 8008432:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008436:	4606      	mov	r6, r0
 8008438:	460c      	mov	r4, r1
 800843a:	b112      	cbz	r2, 8008442 <_printf_common+0x2a>
 800843c:	3301      	adds	r3, #1
 800843e:	f8c9 3000 	str.w	r3, [r9]
 8008442:	6823      	ldr	r3, [r4, #0]
 8008444:	0699      	lsls	r1, r3, #26
 8008446:	bf42      	ittt	mi
 8008448:	f8d9 3000 	ldrmi.w	r3, [r9]
 800844c:	3302      	addmi	r3, #2
 800844e:	f8c9 3000 	strmi.w	r3, [r9]
 8008452:	6825      	ldr	r5, [r4, #0]
 8008454:	f015 0506 	ands.w	r5, r5, #6
 8008458:	d107      	bne.n	800846a <_printf_common+0x52>
 800845a:	f104 0a19 	add.w	sl, r4, #25
 800845e:	68e3      	ldr	r3, [r4, #12]
 8008460:	f8d9 2000 	ldr.w	r2, [r9]
 8008464:	1a9b      	subs	r3, r3, r2
 8008466:	42ab      	cmp	r3, r5
 8008468:	dc28      	bgt.n	80084bc <_printf_common+0xa4>
 800846a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800846e:	6822      	ldr	r2, [r4, #0]
 8008470:	3300      	adds	r3, #0
 8008472:	bf18      	it	ne
 8008474:	2301      	movne	r3, #1
 8008476:	0692      	lsls	r2, r2, #26
 8008478:	d42d      	bmi.n	80084d6 <_printf_common+0xbe>
 800847a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800847e:	4639      	mov	r1, r7
 8008480:	4630      	mov	r0, r6
 8008482:	47c0      	blx	r8
 8008484:	3001      	adds	r0, #1
 8008486:	d020      	beq.n	80084ca <_printf_common+0xb2>
 8008488:	6823      	ldr	r3, [r4, #0]
 800848a:	68e5      	ldr	r5, [r4, #12]
 800848c:	f8d9 2000 	ldr.w	r2, [r9]
 8008490:	f003 0306 	and.w	r3, r3, #6
 8008494:	2b04      	cmp	r3, #4
 8008496:	bf08      	it	eq
 8008498:	1aad      	subeq	r5, r5, r2
 800849a:	68a3      	ldr	r3, [r4, #8]
 800849c:	6922      	ldr	r2, [r4, #16]
 800849e:	bf0c      	ite	eq
 80084a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80084a4:	2500      	movne	r5, #0
 80084a6:	4293      	cmp	r3, r2
 80084a8:	bfc4      	itt	gt
 80084aa:	1a9b      	subgt	r3, r3, r2
 80084ac:	18ed      	addgt	r5, r5, r3
 80084ae:	f04f 0900 	mov.w	r9, #0
 80084b2:	341a      	adds	r4, #26
 80084b4:	454d      	cmp	r5, r9
 80084b6:	d11a      	bne.n	80084ee <_printf_common+0xd6>
 80084b8:	2000      	movs	r0, #0
 80084ba:	e008      	b.n	80084ce <_printf_common+0xb6>
 80084bc:	2301      	movs	r3, #1
 80084be:	4652      	mov	r2, sl
 80084c0:	4639      	mov	r1, r7
 80084c2:	4630      	mov	r0, r6
 80084c4:	47c0      	blx	r8
 80084c6:	3001      	adds	r0, #1
 80084c8:	d103      	bne.n	80084d2 <_printf_common+0xba>
 80084ca:	f04f 30ff 	mov.w	r0, #4294967295
 80084ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084d2:	3501      	adds	r5, #1
 80084d4:	e7c3      	b.n	800845e <_printf_common+0x46>
 80084d6:	18e1      	adds	r1, r4, r3
 80084d8:	1c5a      	adds	r2, r3, #1
 80084da:	2030      	movs	r0, #48	; 0x30
 80084dc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80084e0:	4422      	add	r2, r4
 80084e2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80084e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80084ea:	3302      	adds	r3, #2
 80084ec:	e7c5      	b.n	800847a <_printf_common+0x62>
 80084ee:	2301      	movs	r3, #1
 80084f0:	4622      	mov	r2, r4
 80084f2:	4639      	mov	r1, r7
 80084f4:	4630      	mov	r0, r6
 80084f6:	47c0      	blx	r8
 80084f8:	3001      	adds	r0, #1
 80084fa:	d0e6      	beq.n	80084ca <_printf_common+0xb2>
 80084fc:	f109 0901 	add.w	r9, r9, #1
 8008500:	e7d8      	b.n	80084b4 <_printf_common+0x9c>
	...

08008504 <_printf_i>:
 8008504:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008508:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800850c:	460c      	mov	r4, r1
 800850e:	7e09      	ldrb	r1, [r1, #24]
 8008510:	b085      	sub	sp, #20
 8008512:	296e      	cmp	r1, #110	; 0x6e
 8008514:	4617      	mov	r7, r2
 8008516:	4606      	mov	r6, r0
 8008518:	4698      	mov	r8, r3
 800851a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800851c:	f000 80b3 	beq.w	8008686 <_printf_i+0x182>
 8008520:	d822      	bhi.n	8008568 <_printf_i+0x64>
 8008522:	2963      	cmp	r1, #99	; 0x63
 8008524:	d036      	beq.n	8008594 <_printf_i+0x90>
 8008526:	d80a      	bhi.n	800853e <_printf_i+0x3a>
 8008528:	2900      	cmp	r1, #0
 800852a:	f000 80b9 	beq.w	80086a0 <_printf_i+0x19c>
 800852e:	2958      	cmp	r1, #88	; 0x58
 8008530:	f000 8083 	beq.w	800863a <_printf_i+0x136>
 8008534:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008538:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800853c:	e032      	b.n	80085a4 <_printf_i+0xa0>
 800853e:	2964      	cmp	r1, #100	; 0x64
 8008540:	d001      	beq.n	8008546 <_printf_i+0x42>
 8008542:	2969      	cmp	r1, #105	; 0x69
 8008544:	d1f6      	bne.n	8008534 <_printf_i+0x30>
 8008546:	6820      	ldr	r0, [r4, #0]
 8008548:	6813      	ldr	r3, [r2, #0]
 800854a:	0605      	lsls	r5, r0, #24
 800854c:	f103 0104 	add.w	r1, r3, #4
 8008550:	d52a      	bpl.n	80085a8 <_printf_i+0xa4>
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	6011      	str	r1, [r2, #0]
 8008556:	2b00      	cmp	r3, #0
 8008558:	da03      	bge.n	8008562 <_printf_i+0x5e>
 800855a:	222d      	movs	r2, #45	; 0x2d
 800855c:	425b      	negs	r3, r3
 800855e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008562:	486f      	ldr	r0, [pc, #444]	; (8008720 <_printf_i+0x21c>)
 8008564:	220a      	movs	r2, #10
 8008566:	e039      	b.n	80085dc <_printf_i+0xd8>
 8008568:	2973      	cmp	r1, #115	; 0x73
 800856a:	f000 809d 	beq.w	80086a8 <_printf_i+0x1a4>
 800856e:	d808      	bhi.n	8008582 <_printf_i+0x7e>
 8008570:	296f      	cmp	r1, #111	; 0x6f
 8008572:	d020      	beq.n	80085b6 <_printf_i+0xb2>
 8008574:	2970      	cmp	r1, #112	; 0x70
 8008576:	d1dd      	bne.n	8008534 <_printf_i+0x30>
 8008578:	6823      	ldr	r3, [r4, #0]
 800857a:	f043 0320 	orr.w	r3, r3, #32
 800857e:	6023      	str	r3, [r4, #0]
 8008580:	e003      	b.n	800858a <_printf_i+0x86>
 8008582:	2975      	cmp	r1, #117	; 0x75
 8008584:	d017      	beq.n	80085b6 <_printf_i+0xb2>
 8008586:	2978      	cmp	r1, #120	; 0x78
 8008588:	d1d4      	bne.n	8008534 <_printf_i+0x30>
 800858a:	2378      	movs	r3, #120	; 0x78
 800858c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008590:	4864      	ldr	r0, [pc, #400]	; (8008724 <_printf_i+0x220>)
 8008592:	e055      	b.n	8008640 <_printf_i+0x13c>
 8008594:	6813      	ldr	r3, [r2, #0]
 8008596:	1d19      	adds	r1, r3, #4
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	6011      	str	r1, [r2, #0]
 800859c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80085a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80085a4:	2301      	movs	r3, #1
 80085a6:	e08c      	b.n	80086c2 <_printf_i+0x1be>
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	6011      	str	r1, [r2, #0]
 80085ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80085b0:	bf18      	it	ne
 80085b2:	b21b      	sxthne	r3, r3
 80085b4:	e7cf      	b.n	8008556 <_printf_i+0x52>
 80085b6:	6813      	ldr	r3, [r2, #0]
 80085b8:	6825      	ldr	r5, [r4, #0]
 80085ba:	1d18      	adds	r0, r3, #4
 80085bc:	6010      	str	r0, [r2, #0]
 80085be:	0628      	lsls	r0, r5, #24
 80085c0:	d501      	bpl.n	80085c6 <_printf_i+0xc2>
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	e002      	b.n	80085cc <_printf_i+0xc8>
 80085c6:	0668      	lsls	r0, r5, #25
 80085c8:	d5fb      	bpl.n	80085c2 <_printf_i+0xbe>
 80085ca:	881b      	ldrh	r3, [r3, #0]
 80085cc:	4854      	ldr	r0, [pc, #336]	; (8008720 <_printf_i+0x21c>)
 80085ce:	296f      	cmp	r1, #111	; 0x6f
 80085d0:	bf14      	ite	ne
 80085d2:	220a      	movne	r2, #10
 80085d4:	2208      	moveq	r2, #8
 80085d6:	2100      	movs	r1, #0
 80085d8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80085dc:	6865      	ldr	r5, [r4, #4]
 80085de:	60a5      	str	r5, [r4, #8]
 80085e0:	2d00      	cmp	r5, #0
 80085e2:	f2c0 8095 	blt.w	8008710 <_printf_i+0x20c>
 80085e6:	6821      	ldr	r1, [r4, #0]
 80085e8:	f021 0104 	bic.w	r1, r1, #4
 80085ec:	6021      	str	r1, [r4, #0]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d13d      	bne.n	800866e <_printf_i+0x16a>
 80085f2:	2d00      	cmp	r5, #0
 80085f4:	f040 808e 	bne.w	8008714 <_printf_i+0x210>
 80085f8:	4665      	mov	r5, ip
 80085fa:	2a08      	cmp	r2, #8
 80085fc:	d10b      	bne.n	8008616 <_printf_i+0x112>
 80085fe:	6823      	ldr	r3, [r4, #0]
 8008600:	07db      	lsls	r3, r3, #31
 8008602:	d508      	bpl.n	8008616 <_printf_i+0x112>
 8008604:	6923      	ldr	r3, [r4, #16]
 8008606:	6862      	ldr	r2, [r4, #4]
 8008608:	429a      	cmp	r2, r3
 800860a:	bfde      	ittt	le
 800860c:	2330      	movle	r3, #48	; 0x30
 800860e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008612:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008616:	ebac 0305 	sub.w	r3, ip, r5
 800861a:	6123      	str	r3, [r4, #16]
 800861c:	f8cd 8000 	str.w	r8, [sp]
 8008620:	463b      	mov	r3, r7
 8008622:	aa03      	add	r2, sp, #12
 8008624:	4621      	mov	r1, r4
 8008626:	4630      	mov	r0, r6
 8008628:	f7ff fef6 	bl	8008418 <_printf_common>
 800862c:	3001      	adds	r0, #1
 800862e:	d14d      	bne.n	80086cc <_printf_i+0x1c8>
 8008630:	f04f 30ff 	mov.w	r0, #4294967295
 8008634:	b005      	add	sp, #20
 8008636:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800863a:	4839      	ldr	r0, [pc, #228]	; (8008720 <_printf_i+0x21c>)
 800863c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008640:	6813      	ldr	r3, [r2, #0]
 8008642:	6821      	ldr	r1, [r4, #0]
 8008644:	1d1d      	adds	r5, r3, #4
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	6015      	str	r5, [r2, #0]
 800864a:	060a      	lsls	r2, r1, #24
 800864c:	d50b      	bpl.n	8008666 <_printf_i+0x162>
 800864e:	07ca      	lsls	r2, r1, #31
 8008650:	bf44      	itt	mi
 8008652:	f041 0120 	orrmi.w	r1, r1, #32
 8008656:	6021      	strmi	r1, [r4, #0]
 8008658:	b91b      	cbnz	r3, 8008662 <_printf_i+0x15e>
 800865a:	6822      	ldr	r2, [r4, #0]
 800865c:	f022 0220 	bic.w	r2, r2, #32
 8008660:	6022      	str	r2, [r4, #0]
 8008662:	2210      	movs	r2, #16
 8008664:	e7b7      	b.n	80085d6 <_printf_i+0xd2>
 8008666:	064d      	lsls	r5, r1, #25
 8008668:	bf48      	it	mi
 800866a:	b29b      	uxthmi	r3, r3
 800866c:	e7ef      	b.n	800864e <_printf_i+0x14a>
 800866e:	4665      	mov	r5, ip
 8008670:	fbb3 f1f2 	udiv	r1, r3, r2
 8008674:	fb02 3311 	mls	r3, r2, r1, r3
 8008678:	5cc3      	ldrb	r3, [r0, r3]
 800867a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800867e:	460b      	mov	r3, r1
 8008680:	2900      	cmp	r1, #0
 8008682:	d1f5      	bne.n	8008670 <_printf_i+0x16c>
 8008684:	e7b9      	b.n	80085fa <_printf_i+0xf6>
 8008686:	6813      	ldr	r3, [r2, #0]
 8008688:	6825      	ldr	r5, [r4, #0]
 800868a:	6961      	ldr	r1, [r4, #20]
 800868c:	1d18      	adds	r0, r3, #4
 800868e:	6010      	str	r0, [r2, #0]
 8008690:	0628      	lsls	r0, r5, #24
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	d501      	bpl.n	800869a <_printf_i+0x196>
 8008696:	6019      	str	r1, [r3, #0]
 8008698:	e002      	b.n	80086a0 <_printf_i+0x19c>
 800869a:	066a      	lsls	r2, r5, #25
 800869c:	d5fb      	bpl.n	8008696 <_printf_i+0x192>
 800869e:	8019      	strh	r1, [r3, #0]
 80086a0:	2300      	movs	r3, #0
 80086a2:	6123      	str	r3, [r4, #16]
 80086a4:	4665      	mov	r5, ip
 80086a6:	e7b9      	b.n	800861c <_printf_i+0x118>
 80086a8:	6813      	ldr	r3, [r2, #0]
 80086aa:	1d19      	adds	r1, r3, #4
 80086ac:	6011      	str	r1, [r2, #0]
 80086ae:	681d      	ldr	r5, [r3, #0]
 80086b0:	6862      	ldr	r2, [r4, #4]
 80086b2:	2100      	movs	r1, #0
 80086b4:	4628      	mov	r0, r5
 80086b6:	f7f7 fd93 	bl	80001e0 <memchr>
 80086ba:	b108      	cbz	r0, 80086c0 <_printf_i+0x1bc>
 80086bc:	1b40      	subs	r0, r0, r5
 80086be:	6060      	str	r0, [r4, #4]
 80086c0:	6863      	ldr	r3, [r4, #4]
 80086c2:	6123      	str	r3, [r4, #16]
 80086c4:	2300      	movs	r3, #0
 80086c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086ca:	e7a7      	b.n	800861c <_printf_i+0x118>
 80086cc:	6923      	ldr	r3, [r4, #16]
 80086ce:	462a      	mov	r2, r5
 80086d0:	4639      	mov	r1, r7
 80086d2:	4630      	mov	r0, r6
 80086d4:	47c0      	blx	r8
 80086d6:	3001      	adds	r0, #1
 80086d8:	d0aa      	beq.n	8008630 <_printf_i+0x12c>
 80086da:	6823      	ldr	r3, [r4, #0]
 80086dc:	079b      	lsls	r3, r3, #30
 80086de:	d413      	bmi.n	8008708 <_printf_i+0x204>
 80086e0:	68e0      	ldr	r0, [r4, #12]
 80086e2:	9b03      	ldr	r3, [sp, #12]
 80086e4:	4298      	cmp	r0, r3
 80086e6:	bfb8      	it	lt
 80086e8:	4618      	movlt	r0, r3
 80086ea:	e7a3      	b.n	8008634 <_printf_i+0x130>
 80086ec:	2301      	movs	r3, #1
 80086ee:	464a      	mov	r2, r9
 80086f0:	4639      	mov	r1, r7
 80086f2:	4630      	mov	r0, r6
 80086f4:	47c0      	blx	r8
 80086f6:	3001      	adds	r0, #1
 80086f8:	d09a      	beq.n	8008630 <_printf_i+0x12c>
 80086fa:	3501      	adds	r5, #1
 80086fc:	68e3      	ldr	r3, [r4, #12]
 80086fe:	9a03      	ldr	r2, [sp, #12]
 8008700:	1a9b      	subs	r3, r3, r2
 8008702:	42ab      	cmp	r3, r5
 8008704:	dcf2      	bgt.n	80086ec <_printf_i+0x1e8>
 8008706:	e7eb      	b.n	80086e0 <_printf_i+0x1dc>
 8008708:	2500      	movs	r5, #0
 800870a:	f104 0919 	add.w	r9, r4, #25
 800870e:	e7f5      	b.n	80086fc <_printf_i+0x1f8>
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1ac      	bne.n	800866e <_printf_i+0x16a>
 8008714:	7803      	ldrb	r3, [r0, #0]
 8008716:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800871a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800871e:	e76c      	b.n	80085fa <_printf_i+0xf6>
 8008720:	0800a279 	.word	0x0800a279
 8008724:	0800a28a 	.word	0x0800a28a

08008728 <memmove>:
 8008728:	4288      	cmp	r0, r1
 800872a:	b510      	push	{r4, lr}
 800872c:	eb01 0302 	add.w	r3, r1, r2
 8008730:	d807      	bhi.n	8008742 <memmove+0x1a>
 8008732:	1e42      	subs	r2, r0, #1
 8008734:	4299      	cmp	r1, r3
 8008736:	d00a      	beq.n	800874e <memmove+0x26>
 8008738:	f811 4b01 	ldrb.w	r4, [r1], #1
 800873c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008740:	e7f8      	b.n	8008734 <memmove+0xc>
 8008742:	4283      	cmp	r3, r0
 8008744:	d9f5      	bls.n	8008732 <memmove+0xa>
 8008746:	1881      	adds	r1, r0, r2
 8008748:	1ad2      	subs	r2, r2, r3
 800874a:	42d3      	cmn	r3, r2
 800874c:	d100      	bne.n	8008750 <memmove+0x28>
 800874e:	bd10      	pop	{r4, pc}
 8008750:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008754:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008758:	e7f7      	b.n	800874a <memmove+0x22>
	...

0800875c <_free_r>:
 800875c:	b538      	push	{r3, r4, r5, lr}
 800875e:	4605      	mov	r5, r0
 8008760:	2900      	cmp	r1, #0
 8008762:	d045      	beq.n	80087f0 <_free_r+0x94>
 8008764:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008768:	1f0c      	subs	r4, r1, #4
 800876a:	2b00      	cmp	r3, #0
 800876c:	bfb8      	it	lt
 800876e:	18e4      	addlt	r4, r4, r3
 8008770:	f000 f8d2 	bl	8008918 <__malloc_lock>
 8008774:	4a1f      	ldr	r2, [pc, #124]	; (80087f4 <_free_r+0x98>)
 8008776:	6813      	ldr	r3, [r2, #0]
 8008778:	4610      	mov	r0, r2
 800877a:	b933      	cbnz	r3, 800878a <_free_r+0x2e>
 800877c:	6063      	str	r3, [r4, #4]
 800877e:	6014      	str	r4, [r2, #0]
 8008780:	4628      	mov	r0, r5
 8008782:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008786:	f000 b8c8 	b.w	800891a <__malloc_unlock>
 800878a:	42a3      	cmp	r3, r4
 800878c:	d90c      	bls.n	80087a8 <_free_r+0x4c>
 800878e:	6821      	ldr	r1, [r4, #0]
 8008790:	1862      	adds	r2, r4, r1
 8008792:	4293      	cmp	r3, r2
 8008794:	bf04      	itt	eq
 8008796:	681a      	ldreq	r2, [r3, #0]
 8008798:	685b      	ldreq	r3, [r3, #4]
 800879a:	6063      	str	r3, [r4, #4]
 800879c:	bf04      	itt	eq
 800879e:	1852      	addeq	r2, r2, r1
 80087a0:	6022      	streq	r2, [r4, #0]
 80087a2:	6004      	str	r4, [r0, #0]
 80087a4:	e7ec      	b.n	8008780 <_free_r+0x24>
 80087a6:	4613      	mov	r3, r2
 80087a8:	685a      	ldr	r2, [r3, #4]
 80087aa:	b10a      	cbz	r2, 80087b0 <_free_r+0x54>
 80087ac:	42a2      	cmp	r2, r4
 80087ae:	d9fa      	bls.n	80087a6 <_free_r+0x4a>
 80087b0:	6819      	ldr	r1, [r3, #0]
 80087b2:	1858      	adds	r0, r3, r1
 80087b4:	42a0      	cmp	r0, r4
 80087b6:	d10b      	bne.n	80087d0 <_free_r+0x74>
 80087b8:	6820      	ldr	r0, [r4, #0]
 80087ba:	4401      	add	r1, r0
 80087bc:	1858      	adds	r0, r3, r1
 80087be:	4282      	cmp	r2, r0
 80087c0:	6019      	str	r1, [r3, #0]
 80087c2:	d1dd      	bne.n	8008780 <_free_r+0x24>
 80087c4:	6810      	ldr	r0, [r2, #0]
 80087c6:	6852      	ldr	r2, [r2, #4]
 80087c8:	605a      	str	r2, [r3, #4]
 80087ca:	4401      	add	r1, r0
 80087cc:	6019      	str	r1, [r3, #0]
 80087ce:	e7d7      	b.n	8008780 <_free_r+0x24>
 80087d0:	d902      	bls.n	80087d8 <_free_r+0x7c>
 80087d2:	230c      	movs	r3, #12
 80087d4:	602b      	str	r3, [r5, #0]
 80087d6:	e7d3      	b.n	8008780 <_free_r+0x24>
 80087d8:	6820      	ldr	r0, [r4, #0]
 80087da:	1821      	adds	r1, r4, r0
 80087dc:	428a      	cmp	r2, r1
 80087de:	bf04      	itt	eq
 80087e0:	6811      	ldreq	r1, [r2, #0]
 80087e2:	6852      	ldreq	r2, [r2, #4]
 80087e4:	6062      	str	r2, [r4, #4]
 80087e6:	bf04      	itt	eq
 80087e8:	1809      	addeq	r1, r1, r0
 80087ea:	6021      	streq	r1, [r4, #0]
 80087ec:	605c      	str	r4, [r3, #4]
 80087ee:	e7c7      	b.n	8008780 <_free_r+0x24>
 80087f0:	bd38      	pop	{r3, r4, r5, pc}
 80087f2:	bf00      	nop
 80087f4:	20012cc8 	.word	0x20012cc8

080087f8 <_malloc_r>:
 80087f8:	b570      	push	{r4, r5, r6, lr}
 80087fa:	1ccd      	adds	r5, r1, #3
 80087fc:	f025 0503 	bic.w	r5, r5, #3
 8008800:	3508      	adds	r5, #8
 8008802:	2d0c      	cmp	r5, #12
 8008804:	bf38      	it	cc
 8008806:	250c      	movcc	r5, #12
 8008808:	2d00      	cmp	r5, #0
 800880a:	4606      	mov	r6, r0
 800880c:	db01      	blt.n	8008812 <_malloc_r+0x1a>
 800880e:	42a9      	cmp	r1, r5
 8008810:	d903      	bls.n	800881a <_malloc_r+0x22>
 8008812:	230c      	movs	r3, #12
 8008814:	6033      	str	r3, [r6, #0]
 8008816:	2000      	movs	r0, #0
 8008818:	bd70      	pop	{r4, r5, r6, pc}
 800881a:	f000 f87d 	bl	8008918 <__malloc_lock>
 800881e:	4a21      	ldr	r2, [pc, #132]	; (80088a4 <_malloc_r+0xac>)
 8008820:	6814      	ldr	r4, [r2, #0]
 8008822:	4621      	mov	r1, r4
 8008824:	b991      	cbnz	r1, 800884c <_malloc_r+0x54>
 8008826:	4c20      	ldr	r4, [pc, #128]	; (80088a8 <_malloc_r+0xb0>)
 8008828:	6823      	ldr	r3, [r4, #0]
 800882a:	b91b      	cbnz	r3, 8008834 <_malloc_r+0x3c>
 800882c:	4630      	mov	r0, r6
 800882e:	f000 f863 	bl	80088f8 <_sbrk_r>
 8008832:	6020      	str	r0, [r4, #0]
 8008834:	4629      	mov	r1, r5
 8008836:	4630      	mov	r0, r6
 8008838:	f000 f85e 	bl	80088f8 <_sbrk_r>
 800883c:	1c43      	adds	r3, r0, #1
 800883e:	d124      	bne.n	800888a <_malloc_r+0x92>
 8008840:	230c      	movs	r3, #12
 8008842:	6033      	str	r3, [r6, #0]
 8008844:	4630      	mov	r0, r6
 8008846:	f000 f868 	bl	800891a <__malloc_unlock>
 800884a:	e7e4      	b.n	8008816 <_malloc_r+0x1e>
 800884c:	680b      	ldr	r3, [r1, #0]
 800884e:	1b5b      	subs	r3, r3, r5
 8008850:	d418      	bmi.n	8008884 <_malloc_r+0x8c>
 8008852:	2b0b      	cmp	r3, #11
 8008854:	d90f      	bls.n	8008876 <_malloc_r+0x7e>
 8008856:	600b      	str	r3, [r1, #0]
 8008858:	50cd      	str	r5, [r1, r3]
 800885a:	18cc      	adds	r4, r1, r3
 800885c:	4630      	mov	r0, r6
 800885e:	f000 f85c 	bl	800891a <__malloc_unlock>
 8008862:	f104 000b 	add.w	r0, r4, #11
 8008866:	1d23      	adds	r3, r4, #4
 8008868:	f020 0007 	bic.w	r0, r0, #7
 800886c:	1ac3      	subs	r3, r0, r3
 800886e:	d0d3      	beq.n	8008818 <_malloc_r+0x20>
 8008870:	425a      	negs	r2, r3
 8008872:	50e2      	str	r2, [r4, r3]
 8008874:	e7d0      	b.n	8008818 <_malloc_r+0x20>
 8008876:	428c      	cmp	r4, r1
 8008878:	684b      	ldr	r3, [r1, #4]
 800887a:	bf16      	itet	ne
 800887c:	6063      	strne	r3, [r4, #4]
 800887e:	6013      	streq	r3, [r2, #0]
 8008880:	460c      	movne	r4, r1
 8008882:	e7eb      	b.n	800885c <_malloc_r+0x64>
 8008884:	460c      	mov	r4, r1
 8008886:	6849      	ldr	r1, [r1, #4]
 8008888:	e7cc      	b.n	8008824 <_malloc_r+0x2c>
 800888a:	1cc4      	adds	r4, r0, #3
 800888c:	f024 0403 	bic.w	r4, r4, #3
 8008890:	42a0      	cmp	r0, r4
 8008892:	d005      	beq.n	80088a0 <_malloc_r+0xa8>
 8008894:	1a21      	subs	r1, r4, r0
 8008896:	4630      	mov	r0, r6
 8008898:	f000 f82e 	bl	80088f8 <_sbrk_r>
 800889c:	3001      	adds	r0, #1
 800889e:	d0cf      	beq.n	8008840 <_malloc_r+0x48>
 80088a0:	6025      	str	r5, [r4, #0]
 80088a2:	e7db      	b.n	800885c <_malloc_r+0x64>
 80088a4:	20012cc8 	.word	0x20012cc8
 80088a8:	20012ccc 	.word	0x20012ccc

080088ac <_realloc_r>:
 80088ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ae:	4607      	mov	r7, r0
 80088b0:	4614      	mov	r4, r2
 80088b2:	460e      	mov	r6, r1
 80088b4:	b921      	cbnz	r1, 80088c0 <_realloc_r+0x14>
 80088b6:	4611      	mov	r1, r2
 80088b8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80088bc:	f7ff bf9c 	b.w	80087f8 <_malloc_r>
 80088c0:	b922      	cbnz	r2, 80088cc <_realloc_r+0x20>
 80088c2:	f7ff ff4b 	bl	800875c <_free_r>
 80088c6:	4625      	mov	r5, r4
 80088c8:	4628      	mov	r0, r5
 80088ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088cc:	f000 f826 	bl	800891c <_malloc_usable_size_r>
 80088d0:	42a0      	cmp	r0, r4
 80088d2:	d20f      	bcs.n	80088f4 <_realloc_r+0x48>
 80088d4:	4621      	mov	r1, r4
 80088d6:	4638      	mov	r0, r7
 80088d8:	f7ff ff8e 	bl	80087f8 <_malloc_r>
 80088dc:	4605      	mov	r5, r0
 80088de:	2800      	cmp	r0, #0
 80088e0:	d0f2      	beq.n	80088c8 <_realloc_r+0x1c>
 80088e2:	4631      	mov	r1, r6
 80088e4:	4622      	mov	r2, r4
 80088e6:	f7ff fc11 	bl	800810c <memcpy>
 80088ea:	4631      	mov	r1, r6
 80088ec:	4638      	mov	r0, r7
 80088ee:	f7ff ff35 	bl	800875c <_free_r>
 80088f2:	e7e9      	b.n	80088c8 <_realloc_r+0x1c>
 80088f4:	4635      	mov	r5, r6
 80088f6:	e7e7      	b.n	80088c8 <_realloc_r+0x1c>

080088f8 <_sbrk_r>:
 80088f8:	b538      	push	{r3, r4, r5, lr}
 80088fa:	4c06      	ldr	r4, [pc, #24]	; (8008914 <_sbrk_r+0x1c>)
 80088fc:	2300      	movs	r3, #0
 80088fe:	4605      	mov	r5, r0
 8008900:	4608      	mov	r0, r1
 8008902:	6023      	str	r3, [r4, #0]
 8008904:	f7fa fbd6 	bl	80030b4 <_sbrk>
 8008908:	1c43      	adds	r3, r0, #1
 800890a:	d102      	bne.n	8008912 <_sbrk_r+0x1a>
 800890c:	6823      	ldr	r3, [r4, #0]
 800890e:	b103      	cbz	r3, 8008912 <_sbrk_r+0x1a>
 8008910:	602b      	str	r3, [r5, #0]
 8008912:	bd38      	pop	{r3, r4, r5, pc}
 8008914:	20012f40 	.word	0x20012f40

08008918 <__malloc_lock>:
 8008918:	4770      	bx	lr

0800891a <__malloc_unlock>:
 800891a:	4770      	bx	lr

0800891c <_malloc_usable_size_r>:
 800891c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008920:	1f18      	subs	r0, r3, #4
 8008922:	2b00      	cmp	r3, #0
 8008924:	bfbc      	itt	lt
 8008926:	580b      	ldrlt	r3, [r1, r0]
 8008928:	18c0      	addlt	r0, r0, r3
 800892a:	4770      	bx	lr

0800892c <sinf>:
 800892c:	ee10 3a10 	vmov	r3, s0
 8008930:	b507      	push	{r0, r1, r2, lr}
 8008932:	4a1d      	ldr	r2, [pc, #116]	; (80089a8 <sinf+0x7c>)
 8008934:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008938:	4293      	cmp	r3, r2
 800893a:	dc05      	bgt.n	8008948 <sinf+0x1c>
 800893c:	eddf 0a1b 	vldr	s1, [pc, #108]	; 80089ac <sinf+0x80>
 8008940:	2000      	movs	r0, #0
 8008942:	f000 fd4b 	bl	80093dc <__kernel_sinf>
 8008946:	e004      	b.n	8008952 <sinf+0x26>
 8008948:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800894c:	db04      	blt.n	8008958 <sinf+0x2c>
 800894e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008952:	b003      	add	sp, #12
 8008954:	f85d fb04 	ldr.w	pc, [sp], #4
 8008958:	4668      	mov	r0, sp
 800895a:	f000 f933 	bl	8008bc4 <__ieee754_rem_pio2f>
 800895e:	f000 0003 	and.w	r0, r0, #3
 8008962:	2801      	cmp	r0, #1
 8008964:	d008      	beq.n	8008978 <sinf+0x4c>
 8008966:	2802      	cmp	r0, #2
 8008968:	d00d      	beq.n	8008986 <sinf+0x5a>
 800896a:	b9b0      	cbnz	r0, 800899a <sinf+0x6e>
 800896c:	2001      	movs	r0, #1
 800896e:	eddd 0a01 	vldr	s1, [sp, #4]
 8008972:	ed9d 0a00 	vldr	s0, [sp]
 8008976:	e7e4      	b.n	8008942 <sinf+0x16>
 8008978:	eddd 0a01 	vldr	s1, [sp, #4]
 800897c:	ed9d 0a00 	vldr	s0, [sp]
 8008980:	f000 fa4c 	bl	8008e1c <__kernel_cosf>
 8008984:	e7e5      	b.n	8008952 <sinf+0x26>
 8008986:	2001      	movs	r0, #1
 8008988:	eddd 0a01 	vldr	s1, [sp, #4]
 800898c:	ed9d 0a00 	vldr	s0, [sp]
 8008990:	f000 fd24 	bl	80093dc <__kernel_sinf>
 8008994:	eeb1 0a40 	vneg.f32	s0, s0
 8008998:	e7db      	b.n	8008952 <sinf+0x26>
 800899a:	eddd 0a01 	vldr	s1, [sp, #4]
 800899e:	ed9d 0a00 	vldr	s0, [sp]
 80089a2:	f000 fa3b 	bl	8008e1c <__kernel_cosf>
 80089a6:	e7f5      	b.n	8008994 <sinf+0x68>
 80089a8:	3f490fd8 	.word	0x3f490fd8
 80089ac:	00000000 	.word	0x00000000

080089b0 <sqrt>:
 80089b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089b4:	ed2d 8b02 	vpush	{d8}
 80089b8:	b08b      	sub	sp, #44	; 0x2c
 80089ba:	ec55 4b10 	vmov	r4, r5, d0
 80089be:	f000 f851 	bl	8008a64 <__ieee754_sqrt>
 80089c2:	4b26      	ldr	r3, [pc, #152]	; (8008a5c <sqrt+0xac>)
 80089c4:	eeb0 8a40 	vmov.f32	s16, s0
 80089c8:	eef0 8a60 	vmov.f32	s17, s1
 80089cc:	f993 6000 	ldrsb.w	r6, [r3]
 80089d0:	1c73      	adds	r3, r6, #1
 80089d2:	d02a      	beq.n	8008a2a <sqrt+0x7a>
 80089d4:	4622      	mov	r2, r4
 80089d6:	462b      	mov	r3, r5
 80089d8:	4620      	mov	r0, r4
 80089da:	4629      	mov	r1, r5
 80089dc:	f7f8 f8a6 	bl	8000b2c <__aeabi_dcmpun>
 80089e0:	4607      	mov	r7, r0
 80089e2:	bb10      	cbnz	r0, 8008a2a <sqrt+0x7a>
 80089e4:	f04f 0800 	mov.w	r8, #0
 80089e8:	f04f 0900 	mov.w	r9, #0
 80089ec:	4642      	mov	r2, r8
 80089ee:	464b      	mov	r3, r9
 80089f0:	4620      	mov	r0, r4
 80089f2:	4629      	mov	r1, r5
 80089f4:	f7f8 f872 	bl	8000adc <__aeabi_dcmplt>
 80089f8:	b1b8      	cbz	r0, 8008a2a <sqrt+0x7a>
 80089fa:	2301      	movs	r3, #1
 80089fc:	9300      	str	r3, [sp, #0]
 80089fe:	4b18      	ldr	r3, [pc, #96]	; (8008a60 <sqrt+0xb0>)
 8008a00:	9301      	str	r3, [sp, #4]
 8008a02:	9708      	str	r7, [sp, #32]
 8008a04:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8008a08:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8008a0c:	b9b6      	cbnz	r6, 8008a3c <sqrt+0x8c>
 8008a0e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008a12:	4668      	mov	r0, sp
 8008a14:	f000 fd2a 	bl	800946c <matherr>
 8008a18:	b1d0      	cbz	r0, 8008a50 <sqrt+0xa0>
 8008a1a:	9b08      	ldr	r3, [sp, #32]
 8008a1c:	b11b      	cbz	r3, 8008a26 <sqrt+0x76>
 8008a1e:	f7ff fb4b 	bl	80080b8 <__errno>
 8008a22:	9b08      	ldr	r3, [sp, #32]
 8008a24:	6003      	str	r3, [r0, #0]
 8008a26:	ed9d 8b06 	vldr	d8, [sp, #24]
 8008a2a:	eeb0 0a48 	vmov.f32	s0, s16
 8008a2e:	eef0 0a68 	vmov.f32	s1, s17
 8008a32:	b00b      	add	sp, #44	; 0x2c
 8008a34:	ecbd 8b02 	vpop	{d8}
 8008a38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a3c:	4642      	mov	r2, r8
 8008a3e:	464b      	mov	r3, r9
 8008a40:	4640      	mov	r0, r8
 8008a42:	4649      	mov	r1, r9
 8008a44:	f7f7 ff02 	bl	800084c <__aeabi_ddiv>
 8008a48:	2e02      	cmp	r6, #2
 8008a4a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008a4e:	d1e0      	bne.n	8008a12 <sqrt+0x62>
 8008a50:	f7ff fb32 	bl	80080b8 <__errno>
 8008a54:	2321      	movs	r3, #33	; 0x21
 8008a56:	6003      	str	r3, [r0, #0]
 8008a58:	e7df      	b.n	8008a1a <sqrt+0x6a>
 8008a5a:	bf00      	nop
 8008a5c:	200000a4 	.word	0x200000a4
 8008a60:	0800a29b 	.word	0x0800a29b

08008a64 <__ieee754_sqrt>:
 8008a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a68:	4955      	ldr	r1, [pc, #340]	; (8008bc0 <__ieee754_sqrt+0x15c>)
 8008a6a:	ec55 4b10 	vmov	r4, r5, d0
 8008a6e:	43a9      	bics	r1, r5
 8008a70:	462b      	mov	r3, r5
 8008a72:	462a      	mov	r2, r5
 8008a74:	d112      	bne.n	8008a9c <__ieee754_sqrt+0x38>
 8008a76:	ee10 2a10 	vmov	r2, s0
 8008a7a:	ee10 0a10 	vmov	r0, s0
 8008a7e:	4629      	mov	r1, r5
 8008a80:	f7f7 fdba 	bl	80005f8 <__aeabi_dmul>
 8008a84:	4602      	mov	r2, r0
 8008a86:	460b      	mov	r3, r1
 8008a88:	4620      	mov	r0, r4
 8008a8a:	4629      	mov	r1, r5
 8008a8c:	f7f7 fbfe 	bl	800028c <__adddf3>
 8008a90:	4604      	mov	r4, r0
 8008a92:	460d      	mov	r5, r1
 8008a94:	ec45 4b10 	vmov	d0, r4, r5
 8008a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a9c:	2d00      	cmp	r5, #0
 8008a9e:	ee10 0a10 	vmov	r0, s0
 8008aa2:	4621      	mov	r1, r4
 8008aa4:	dc0f      	bgt.n	8008ac6 <__ieee754_sqrt+0x62>
 8008aa6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008aaa:	4330      	orrs	r0, r6
 8008aac:	d0f2      	beq.n	8008a94 <__ieee754_sqrt+0x30>
 8008aae:	b155      	cbz	r5, 8008ac6 <__ieee754_sqrt+0x62>
 8008ab0:	ee10 2a10 	vmov	r2, s0
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	4629      	mov	r1, r5
 8008ab8:	f7f7 fbe6 	bl	8000288 <__aeabi_dsub>
 8008abc:	4602      	mov	r2, r0
 8008abe:	460b      	mov	r3, r1
 8008ac0:	f7f7 fec4 	bl	800084c <__aeabi_ddiv>
 8008ac4:	e7e4      	b.n	8008a90 <__ieee754_sqrt+0x2c>
 8008ac6:	151b      	asrs	r3, r3, #20
 8008ac8:	d073      	beq.n	8008bb2 <__ieee754_sqrt+0x14e>
 8008aca:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008ace:	07dd      	lsls	r5, r3, #31
 8008ad0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008ad4:	bf48      	it	mi
 8008ad6:	0fc8      	lsrmi	r0, r1, #31
 8008ad8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008adc:	bf44      	itt	mi
 8008ade:	0049      	lslmi	r1, r1, #1
 8008ae0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8008ae4:	2500      	movs	r5, #0
 8008ae6:	1058      	asrs	r0, r3, #1
 8008ae8:	0fcb      	lsrs	r3, r1, #31
 8008aea:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8008aee:	0049      	lsls	r1, r1, #1
 8008af0:	2316      	movs	r3, #22
 8008af2:	462c      	mov	r4, r5
 8008af4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8008af8:	19a7      	adds	r7, r4, r6
 8008afa:	4297      	cmp	r7, r2
 8008afc:	bfde      	ittt	le
 8008afe:	19bc      	addle	r4, r7, r6
 8008b00:	1bd2      	suble	r2, r2, r7
 8008b02:	19ad      	addle	r5, r5, r6
 8008b04:	0fcf      	lsrs	r7, r1, #31
 8008b06:	3b01      	subs	r3, #1
 8008b08:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8008b0c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008b10:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008b14:	d1f0      	bne.n	8008af8 <__ieee754_sqrt+0x94>
 8008b16:	f04f 0c20 	mov.w	ip, #32
 8008b1a:	469e      	mov	lr, r3
 8008b1c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008b20:	42a2      	cmp	r2, r4
 8008b22:	eb06 070e 	add.w	r7, r6, lr
 8008b26:	dc02      	bgt.n	8008b2e <__ieee754_sqrt+0xca>
 8008b28:	d112      	bne.n	8008b50 <__ieee754_sqrt+0xec>
 8008b2a:	428f      	cmp	r7, r1
 8008b2c:	d810      	bhi.n	8008b50 <__ieee754_sqrt+0xec>
 8008b2e:	2f00      	cmp	r7, #0
 8008b30:	eb07 0e06 	add.w	lr, r7, r6
 8008b34:	da42      	bge.n	8008bbc <__ieee754_sqrt+0x158>
 8008b36:	f1be 0f00 	cmp.w	lr, #0
 8008b3a:	db3f      	blt.n	8008bbc <__ieee754_sqrt+0x158>
 8008b3c:	f104 0801 	add.w	r8, r4, #1
 8008b40:	1b12      	subs	r2, r2, r4
 8008b42:	428f      	cmp	r7, r1
 8008b44:	bf88      	it	hi
 8008b46:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8008b4a:	1bc9      	subs	r1, r1, r7
 8008b4c:	4433      	add	r3, r6
 8008b4e:	4644      	mov	r4, r8
 8008b50:	0052      	lsls	r2, r2, #1
 8008b52:	f1bc 0c01 	subs.w	ip, ip, #1
 8008b56:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8008b5a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008b5e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008b62:	d1dd      	bne.n	8008b20 <__ieee754_sqrt+0xbc>
 8008b64:	430a      	orrs	r2, r1
 8008b66:	d006      	beq.n	8008b76 <__ieee754_sqrt+0x112>
 8008b68:	1c5c      	adds	r4, r3, #1
 8008b6a:	bf13      	iteet	ne
 8008b6c:	3301      	addne	r3, #1
 8008b6e:	3501      	addeq	r5, #1
 8008b70:	4663      	moveq	r3, ip
 8008b72:	f023 0301 	bicne.w	r3, r3, #1
 8008b76:	106a      	asrs	r2, r5, #1
 8008b78:	085b      	lsrs	r3, r3, #1
 8008b7a:	07e9      	lsls	r1, r5, #31
 8008b7c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8008b80:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8008b84:	bf48      	it	mi
 8008b86:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8008b8a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8008b8e:	461c      	mov	r4, r3
 8008b90:	e780      	b.n	8008a94 <__ieee754_sqrt+0x30>
 8008b92:	0aca      	lsrs	r2, r1, #11
 8008b94:	3815      	subs	r0, #21
 8008b96:	0549      	lsls	r1, r1, #21
 8008b98:	2a00      	cmp	r2, #0
 8008b9a:	d0fa      	beq.n	8008b92 <__ieee754_sqrt+0x12e>
 8008b9c:	02d6      	lsls	r6, r2, #11
 8008b9e:	d50a      	bpl.n	8008bb6 <__ieee754_sqrt+0x152>
 8008ba0:	f1c3 0420 	rsb	r4, r3, #32
 8008ba4:	fa21 f404 	lsr.w	r4, r1, r4
 8008ba8:	1e5d      	subs	r5, r3, #1
 8008baa:	4099      	lsls	r1, r3
 8008bac:	4322      	orrs	r2, r4
 8008bae:	1b43      	subs	r3, r0, r5
 8008bb0:	e78b      	b.n	8008aca <__ieee754_sqrt+0x66>
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	e7f0      	b.n	8008b98 <__ieee754_sqrt+0x134>
 8008bb6:	0052      	lsls	r2, r2, #1
 8008bb8:	3301      	adds	r3, #1
 8008bba:	e7ef      	b.n	8008b9c <__ieee754_sqrt+0x138>
 8008bbc:	46a0      	mov	r8, r4
 8008bbe:	e7bf      	b.n	8008b40 <__ieee754_sqrt+0xdc>
 8008bc0:	7ff00000 	.word	0x7ff00000

08008bc4 <__ieee754_rem_pio2f>:
 8008bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bc6:	ee10 6a10 	vmov	r6, s0
 8008bca:	4b86      	ldr	r3, [pc, #536]	; (8008de4 <__ieee754_rem_pio2f+0x220>)
 8008bcc:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 8008bd0:	429c      	cmp	r4, r3
 8008bd2:	b087      	sub	sp, #28
 8008bd4:	4605      	mov	r5, r0
 8008bd6:	dc05      	bgt.n	8008be4 <__ieee754_rem_pio2f+0x20>
 8008bd8:	2300      	movs	r3, #0
 8008bda:	ed85 0a00 	vstr	s0, [r5]
 8008bde:	6043      	str	r3, [r0, #4]
 8008be0:	2000      	movs	r0, #0
 8008be2:	e020      	b.n	8008c26 <__ieee754_rem_pio2f+0x62>
 8008be4:	4b80      	ldr	r3, [pc, #512]	; (8008de8 <__ieee754_rem_pio2f+0x224>)
 8008be6:	429c      	cmp	r4, r3
 8008be8:	dc38      	bgt.n	8008c5c <__ieee754_rem_pio2f+0x98>
 8008bea:	2e00      	cmp	r6, #0
 8008bec:	f024 040f 	bic.w	r4, r4, #15
 8008bf0:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8008dec <__ieee754_rem_pio2f+0x228>
 8008bf4:	4b7e      	ldr	r3, [pc, #504]	; (8008df0 <__ieee754_rem_pio2f+0x22c>)
 8008bf6:	dd18      	ble.n	8008c2a <__ieee754_rem_pio2f+0x66>
 8008bf8:	429c      	cmp	r4, r3
 8008bfa:	ee70 7a47 	vsub.f32	s15, s0, s14
 8008bfe:	bf09      	itett	eq
 8008c00:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 8008df4 <__ieee754_rem_pio2f+0x230>
 8008c04:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8008df8 <__ieee754_rem_pio2f+0x234>
 8008c08:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8008c0c:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 8008dfc <__ieee754_rem_pio2f+0x238>
 8008c10:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8008c14:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008c18:	edc0 6a00 	vstr	s13, [r0]
 8008c1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c20:	edc0 7a01 	vstr	s15, [r0, #4]
 8008c24:	2001      	movs	r0, #1
 8008c26:	b007      	add	sp, #28
 8008c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c2a:	429c      	cmp	r4, r3
 8008c2c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8008c30:	bf09      	itett	eq
 8008c32:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 8008df4 <__ieee754_rem_pio2f+0x230>
 8008c36:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8008df8 <__ieee754_rem_pio2f+0x234>
 8008c3a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8008c3e:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 8008dfc <__ieee754_rem_pio2f+0x238>
 8008c42:	ee77 6a87 	vadd.f32	s13, s15, s14
 8008c46:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008c4a:	edc0 6a00 	vstr	s13, [r0]
 8008c4e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008c52:	edc0 7a01 	vstr	s15, [r0, #4]
 8008c56:	f04f 30ff 	mov.w	r0, #4294967295
 8008c5a:	e7e4      	b.n	8008c26 <__ieee754_rem_pio2f+0x62>
 8008c5c:	4b68      	ldr	r3, [pc, #416]	; (8008e00 <__ieee754_rem_pio2f+0x23c>)
 8008c5e:	429c      	cmp	r4, r3
 8008c60:	dc71      	bgt.n	8008d46 <__ieee754_rem_pio2f+0x182>
 8008c62:	f000 fc05 	bl	8009470 <fabsf>
 8008c66:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8008e04 <__ieee754_rem_pio2f+0x240>
 8008c6a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8008c6e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8008c72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c76:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8008c7a:	ee17 0a90 	vmov	r0, s15
 8008c7e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8008dec <__ieee754_rem_pio2f+0x228>
 8008c82:	eeb1 7a46 	vneg.f32	s14, s12
 8008c86:	eea7 0a27 	vfma.f32	s0, s14, s15
 8008c8a:	281f      	cmp	r0, #31
 8008c8c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8008df8 <__ieee754_rem_pio2f+0x234>
 8008c90:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008c94:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008c98:	ee16 3a90 	vmov	r3, s13
 8008c9c:	dc1c      	bgt.n	8008cd8 <__ieee754_rem_pio2f+0x114>
 8008c9e:	1e47      	subs	r7, r0, #1
 8008ca0:	4959      	ldr	r1, [pc, #356]	; (8008e08 <__ieee754_rem_pio2f+0x244>)
 8008ca2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8008ca6:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8008caa:	428a      	cmp	r2, r1
 8008cac:	d014      	beq.n	8008cd8 <__ieee754_rem_pio2f+0x114>
 8008cae:	602b      	str	r3, [r5, #0]
 8008cb0:	ed95 7a00 	vldr	s14, [r5]
 8008cb4:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008cb8:	2e00      	cmp	r6, #0
 8008cba:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008cbe:	ed85 0a01 	vstr	s0, [r5, #4]
 8008cc2:	dab0      	bge.n	8008c26 <__ieee754_rem_pio2f+0x62>
 8008cc4:	eeb1 7a47 	vneg.f32	s14, s14
 8008cc8:	eeb1 0a40 	vneg.f32	s0, s0
 8008ccc:	ed85 7a00 	vstr	s14, [r5]
 8008cd0:	ed85 0a01 	vstr	s0, [r5, #4]
 8008cd4:	4240      	negs	r0, r0
 8008cd6:	e7a6      	b.n	8008c26 <__ieee754_rem_pio2f+0x62>
 8008cd8:	15e4      	asrs	r4, r4, #23
 8008cda:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008cde:	1aa2      	subs	r2, r4, r2
 8008ce0:	2a08      	cmp	r2, #8
 8008ce2:	dde4      	ble.n	8008cae <__ieee754_rem_pio2f+0xea>
 8008ce4:	eddf 7a43 	vldr	s15, [pc, #268]	; 8008df4 <__ieee754_rem_pio2f+0x230>
 8008ce8:	eef0 6a40 	vmov.f32	s13, s0
 8008cec:	eee7 6a27 	vfma.f32	s13, s14, s15
 8008cf0:	ee30 0a66 	vsub.f32	s0, s0, s13
 8008cf4:	eea7 0a27 	vfma.f32	s0, s14, s15
 8008cf8:	eddf 7a40 	vldr	s15, [pc, #256]	; 8008dfc <__ieee754_rem_pio2f+0x238>
 8008cfc:	ee96 0a27 	vfnms.f32	s0, s12, s15
 8008d00:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8008d04:	eef0 7a40 	vmov.f32	s15, s0
 8008d08:	ee15 3a90 	vmov	r3, s11
 8008d0c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008d10:	1aa4      	subs	r4, r4, r2
 8008d12:	2c19      	cmp	r4, #25
 8008d14:	dc04      	bgt.n	8008d20 <__ieee754_rem_pio2f+0x15c>
 8008d16:	edc5 5a00 	vstr	s11, [r5]
 8008d1a:	eeb0 0a66 	vmov.f32	s0, s13
 8008d1e:	e7c7      	b.n	8008cb0 <__ieee754_rem_pio2f+0xec>
 8008d20:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8008e0c <__ieee754_rem_pio2f+0x248>
 8008d24:	eeb0 0a66 	vmov.f32	s0, s13
 8008d28:	eea7 0a25 	vfma.f32	s0, s14, s11
 8008d2c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8008d30:	eee7 7a25 	vfma.f32	s15, s14, s11
 8008d34:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8008e10 <__ieee754_rem_pio2f+0x24c>
 8008d38:	eed6 7a07 	vfnms.f32	s15, s12, s14
 8008d3c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008d40:	ed85 7a00 	vstr	s14, [r5]
 8008d44:	e7b4      	b.n	8008cb0 <__ieee754_rem_pio2f+0xec>
 8008d46:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8008d4a:	db06      	blt.n	8008d5a <__ieee754_rem_pio2f+0x196>
 8008d4c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008d50:	edc0 7a01 	vstr	s15, [r0, #4]
 8008d54:	edc0 7a00 	vstr	s15, [r0]
 8008d58:	e742      	b.n	8008be0 <__ieee754_rem_pio2f+0x1c>
 8008d5a:	15e2      	asrs	r2, r4, #23
 8008d5c:	3a86      	subs	r2, #134	; 0x86
 8008d5e:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8008d62:	ee07 3a90 	vmov	s15, r3
 8008d66:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008d6a:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8008e14 <__ieee754_rem_pio2f+0x250>
 8008d6e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008d72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008d76:	ed8d 7a03 	vstr	s14, [sp, #12]
 8008d7a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008d7e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008d82:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008d86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008d8a:	ed8d 7a04 	vstr	s14, [sp, #16]
 8008d8e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008d92:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d9a:	edcd 7a05 	vstr	s15, [sp, #20]
 8008d9e:	d11e      	bne.n	8008dde <__ieee754_rem_pio2f+0x21a>
 8008da0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8008da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008da8:	bf0c      	ite	eq
 8008daa:	2301      	moveq	r3, #1
 8008dac:	2302      	movne	r3, #2
 8008dae:	491a      	ldr	r1, [pc, #104]	; (8008e18 <__ieee754_rem_pio2f+0x254>)
 8008db0:	9101      	str	r1, [sp, #4]
 8008db2:	2102      	movs	r1, #2
 8008db4:	9100      	str	r1, [sp, #0]
 8008db6:	a803      	add	r0, sp, #12
 8008db8:	4629      	mov	r1, r5
 8008dba:	f000 f88d 	bl	8008ed8 <__kernel_rem_pio2f>
 8008dbe:	2e00      	cmp	r6, #0
 8008dc0:	f6bf af31 	bge.w	8008c26 <__ieee754_rem_pio2f+0x62>
 8008dc4:	edd5 7a00 	vldr	s15, [r5]
 8008dc8:	eef1 7a67 	vneg.f32	s15, s15
 8008dcc:	edc5 7a00 	vstr	s15, [r5]
 8008dd0:	edd5 7a01 	vldr	s15, [r5, #4]
 8008dd4:	eef1 7a67 	vneg.f32	s15, s15
 8008dd8:	edc5 7a01 	vstr	s15, [r5, #4]
 8008ddc:	e77a      	b.n	8008cd4 <__ieee754_rem_pio2f+0x110>
 8008dde:	2303      	movs	r3, #3
 8008de0:	e7e5      	b.n	8008dae <__ieee754_rem_pio2f+0x1ea>
 8008de2:	bf00      	nop
 8008de4:	3f490fd8 	.word	0x3f490fd8
 8008de8:	4016cbe3 	.word	0x4016cbe3
 8008dec:	3fc90f80 	.word	0x3fc90f80
 8008df0:	3fc90fd0 	.word	0x3fc90fd0
 8008df4:	37354400 	.word	0x37354400
 8008df8:	37354443 	.word	0x37354443
 8008dfc:	2e85a308 	.word	0x2e85a308
 8008e00:	43490f80 	.word	0x43490f80
 8008e04:	3f22f984 	.word	0x3f22f984
 8008e08:	0800a2a0 	.word	0x0800a2a0
 8008e0c:	2e85a300 	.word	0x2e85a300
 8008e10:	248d3132 	.word	0x248d3132
 8008e14:	43800000 	.word	0x43800000
 8008e18:	0800a320 	.word	0x0800a320

08008e1c <__kernel_cosf>:
 8008e1c:	ee10 3a10 	vmov	r3, s0
 8008e20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008e24:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8008e28:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008e2c:	da05      	bge.n	8008e3a <__kernel_cosf+0x1e>
 8008e2e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008e32:	ee17 2a90 	vmov	r2, s15
 8008e36:	2a00      	cmp	r2, #0
 8008e38:	d03b      	beq.n	8008eb2 <__kernel_cosf+0x96>
 8008e3a:	ee20 6a00 	vmul.f32	s12, s0, s0
 8008e3e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008e42:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8008eb8 <__kernel_cosf+0x9c>
 8008e46:	4a1d      	ldr	r2, [pc, #116]	; (8008ebc <__kernel_cosf+0xa0>)
 8008e48:	ee66 7a07 	vmul.f32	s15, s12, s14
 8008e4c:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8008ec0 <__kernel_cosf+0xa4>
 8008e50:	eea6 7a25 	vfma.f32	s14, s12, s11
 8008e54:	4293      	cmp	r3, r2
 8008e56:	eddf 5a1b 	vldr	s11, [pc, #108]	; 8008ec4 <__kernel_cosf+0xa8>
 8008e5a:	eee7 5a06 	vfma.f32	s11, s14, s12
 8008e5e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8008ec8 <__kernel_cosf+0xac>
 8008e62:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008e66:	eddf 5a19 	vldr	s11, [pc, #100]	; 8008ecc <__kernel_cosf+0xb0>
 8008e6a:	eee7 5a06 	vfma.f32	s11, s14, s12
 8008e6e:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8008ed0 <__kernel_cosf+0xb4>
 8008e72:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008e76:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8008e7a:	ee27 7a06 	vmul.f32	s14, s14, s12
 8008e7e:	eee6 0a07 	vfma.f32	s1, s12, s14
 8008e82:	dc04      	bgt.n	8008e8e <__kernel_cosf+0x72>
 8008e84:	ee77 0ae0 	vsub.f32	s1, s15, s1
 8008e88:	ee36 0ae0 	vsub.f32	s0, s13, s1
 8008e8c:	4770      	bx	lr
 8008e8e:	4a11      	ldr	r2, [pc, #68]	; (8008ed4 <__kernel_cosf+0xb8>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	bfda      	itte	le
 8008e94:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8008e98:	ee07 3a10 	vmovle	s14, r3
 8008e9c:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 8008ea0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008ea4:	ee36 0ac7 	vsub.f32	s0, s13, s14
 8008ea8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8008eac:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008eb0:	4770      	bx	lr
 8008eb2:	eeb0 0a66 	vmov.f32	s0, s13
 8008eb6:	4770      	bx	lr
 8008eb8:	ad47d74e 	.word	0xad47d74e
 8008ebc:	3e999999 	.word	0x3e999999
 8008ec0:	310f74f6 	.word	0x310f74f6
 8008ec4:	b493f27c 	.word	0xb493f27c
 8008ec8:	37d00d01 	.word	0x37d00d01
 8008ecc:	bab60b61 	.word	0xbab60b61
 8008ed0:	3d2aaaab 	.word	0x3d2aaaab
 8008ed4:	3f480000 	.word	0x3f480000

08008ed8 <__kernel_rem_pio2f>:
 8008ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008edc:	ed2d 8b04 	vpush	{d8-d9}
 8008ee0:	b0d7      	sub	sp, #348	; 0x15c
 8008ee2:	469b      	mov	fp, r3
 8008ee4:	460e      	mov	r6, r1
 8008ee6:	4bbe      	ldr	r3, [pc, #760]	; (80091e0 <__kernel_rem_pio2f+0x308>)
 8008ee8:	9964      	ldr	r1, [sp, #400]	; 0x190
 8008eea:	9002      	str	r0, [sp, #8]
 8008eec:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8008ef0:	9865      	ldr	r0, [sp, #404]	; 0x194
 8008ef2:	ed9f 7abf 	vldr	s14, [pc, #764]	; 80091f0 <__kernel_rem_pio2f+0x318>
 8008ef6:	1ed1      	subs	r1, r2, #3
 8008ef8:	2308      	movs	r3, #8
 8008efa:	fb91 f1f3 	sdiv	r1, r1, r3
 8008efe:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8008f02:	f10b 3aff 	add.w	sl, fp, #4294967295
 8008f06:	1c4c      	adds	r4, r1, #1
 8008f08:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 8008f0c:	eba1 050a 	sub.w	r5, r1, sl
 8008f10:	aa1a      	add	r2, sp, #104	; 0x68
 8008f12:	eb09 070a 	add.w	r7, r9, sl
 8008f16:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 8008f1a:	4696      	mov	lr, r2
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	42bb      	cmp	r3, r7
 8008f20:	dd0f      	ble.n	8008f42 <__kernel_rem_pio2f+0x6a>
 8008f22:	af42      	add	r7, sp, #264	; 0x108
 8008f24:	2200      	movs	r2, #0
 8008f26:	454a      	cmp	r2, r9
 8008f28:	dc27      	bgt.n	8008f7a <__kernel_rem_pio2f+0xa2>
 8008f2a:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 8008f2e:	eb0b 0302 	add.w	r3, fp, r2
 8008f32:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 8008f36:	9d02      	ldr	r5, [sp, #8]
 8008f38:	eddf 7aad 	vldr	s15, [pc, #692]	; 80091f0 <__kernel_rem_pio2f+0x318>
 8008f3c:	f04f 0c00 	mov.w	ip, #0
 8008f40:	e015      	b.n	8008f6e <__kernel_rem_pio2f+0x96>
 8008f42:	42dd      	cmn	r5, r3
 8008f44:	bf5d      	ittte	pl
 8008f46:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 8008f4a:	ee07 2a90 	vmovpl	s15, r2
 8008f4e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8008f52:	eef0 7a47 	vmovmi.f32	s15, s14
 8008f56:	ecee 7a01 	vstmia	lr!, {s15}
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	e7df      	b.n	8008f1e <__kernel_rem_pio2f+0x46>
 8008f5e:	ecf5 6a01 	vldmia	r5!, {s13}
 8008f62:	ed33 7a01 	vldmdb	r3!, {s14}
 8008f66:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008f6a:	f10c 0c01 	add.w	ip, ip, #1
 8008f6e:	45d4      	cmp	ip, sl
 8008f70:	ddf5      	ble.n	8008f5e <__kernel_rem_pio2f+0x86>
 8008f72:	ece7 7a01 	vstmia	r7!, {s15}
 8008f76:	3201      	adds	r2, #1
 8008f78:	e7d5      	b.n	8008f26 <__kernel_rem_pio2f+0x4e>
 8008f7a:	ab06      	add	r3, sp, #24
 8008f7c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8008f80:	9304      	str	r3, [sp, #16]
 8008f82:	eddf 8a9a 	vldr	s17, [pc, #616]	; 80091ec <__kernel_rem_pio2f+0x314>
 8008f86:	ed9f 9a98 	vldr	s18, [pc, #608]	; 80091e8 <__kernel_rem_pio2f+0x310>
 8008f8a:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8008f8e:	9303      	str	r3, [sp, #12]
 8008f90:	464d      	mov	r5, r9
 8008f92:	ab56      	add	r3, sp, #344	; 0x158
 8008f94:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 8008f98:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8008f9c:	3f01      	subs	r7, #1
 8008f9e:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8008fa2:	00bf      	lsls	r7, r7, #2
 8008fa4:	ab56      	add	r3, sp, #344	; 0x158
 8008fa6:	19da      	adds	r2, r3, r7
 8008fa8:	3a4c      	subs	r2, #76	; 0x4c
 8008faa:	2300      	movs	r3, #0
 8008fac:	1ae9      	subs	r1, r5, r3
 8008fae:	2900      	cmp	r1, #0
 8008fb0:	dc4c      	bgt.n	800904c <__kernel_rem_pio2f+0x174>
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	f000 faa6 	bl	8009504 <scalbnf>
 8008fb8:	eeb0 8a40 	vmov.f32	s16, s0
 8008fbc:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8008fc0:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008fc4:	f000 fa5c 	bl	8009480 <floorf>
 8008fc8:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8008fcc:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008fd0:	2c00      	cmp	r4, #0
 8008fd2:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8008fd6:	edcd 7a01 	vstr	s15, [sp, #4]
 8008fda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008fde:	ee38 8a67 	vsub.f32	s16, s16, s15
 8008fe2:	dd48      	ble.n	8009076 <__kernel_rem_pio2f+0x19e>
 8008fe4:	1e69      	subs	r1, r5, #1
 8008fe6:	ab06      	add	r3, sp, #24
 8008fe8:	f1c4 0008 	rsb	r0, r4, #8
 8008fec:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 8008ff0:	9a01      	ldr	r2, [sp, #4]
 8008ff2:	fa4c f300 	asr.w	r3, ip, r0
 8008ff6:	441a      	add	r2, r3
 8008ff8:	4083      	lsls	r3, r0
 8008ffa:	9201      	str	r2, [sp, #4]
 8008ffc:	ebac 0203 	sub.w	r2, ip, r3
 8009000:	ab06      	add	r3, sp, #24
 8009002:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8009006:	f1c4 0307 	rsb	r3, r4, #7
 800900a:	fa42 f803 	asr.w	r8, r2, r3
 800900e:	f1b8 0f00 	cmp.w	r8, #0
 8009012:	dd41      	ble.n	8009098 <__kernel_rem_pio2f+0x1c0>
 8009014:	9b01      	ldr	r3, [sp, #4]
 8009016:	2000      	movs	r0, #0
 8009018:	3301      	adds	r3, #1
 800901a:	9301      	str	r3, [sp, #4]
 800901c:	4601      	mov	r1, r0
 800901e:	4285      	cmp	r5, r0
 8009020:	dc6d      	bgt.n	80090fe <__kernel_rem_pio2f+0x226>
 8009022:	2c00      	cmp	r4, #0
 8009024:	dd04      	ble.n	8009030 <__kernel_rem_pio2f+0x158>
 8009026:	2c01      	cmp	r4, #1
 8009028:	d07e      	beq.n	8009128 <__kernel_rem_pio2f+0x250>
 800902a:	2c02      	cmp	r4, #2
 800902c:	f000 8086 	beq.w	800913c <__kernel_rem_pio2f+0x264>
 8009030:	f1b8 0f02 	cmp.w	r8, #2
 8009034:	d130      	bne.n	8009098 <__kernel_rem_pio2f+0x1c0>
 8009036:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800903a:	ee30 8a48 	vsub.f32	s16, s0, s16
 800903e:	b359      	cbz	r1, 8009098 <__kernel_rem_pio2f+0x1c0>
 8009040:	4620      	mov	r0, r4
 8009042:	f000 fa5f 	bl	8009504 <scalbnf>
 8009046:	ee38 8a40 	vsub.f32	s16, s16, s0
 800904a:	e025      	b.n	8009098 <__kernel_rem_pio2f+0x1c0>
 800904c:	ee60 7a28 	vmul.f32	s15, s0, s17
 8009050:	a806      	add	r0, sp, #24
 8009052:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009056:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800905a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800905e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009062:	ee10 1a10 	vmov	r1, s0
 8009066:	ed32 0a01 	vldmdb	r2!, {s0}
 800906a:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800906e:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009072:	3301      	adds	r3, #1
 8009074:	e79a      	b.n	8008fac <__kernel_rem_pio2f+0xd4>
 8009076:	d106      	bne.n	8009086 <__kernel_rem_pio2f+0x1ae>
 8009078:	1e6b      	subs	r3, r5, #1
 800907a:	aa06      	add	r2, sp, #24
 800907c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009080:	ea4f 2822 	mov.w	r8, r2, asr #8
 8009084:	e7c3      	b.n	800900e <__kernel_rem_pio2f+0x136>
 8009086:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800908a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800908e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009092:	da31      	bge.n	80090f8 <__kernel_rem_pio2f+0x220>
 8009094:	f04f 0800 	mov.w	r8, #0
 8009098:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800909c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090a0:	f040 80a8 	bne.w	80091f4 <__kernel_rem_pio2f+0x31c>
 80090a4:	1e6b      	subs	r3, r5, #1
 80090a6:	4618      	mov	r0, r3
 80090a8:	2200      	movs	r2, #0
 80090aa:	4548      	cmp	r0, r9
 80090ac:	da4d      	bge.n	800914a <__kernel_rem_pio2f+0x272>
 80090ae:	2a00      	cmp	r2, #0
 80090b0:	f000 8087 	beq.w	80091c2 <__kernel_rem_pio2f+0x2ea>
 80090b4:	aa06      	add	r2, sp, #24
 80090b6:	3c08      	subs	r4, #8
 80090b8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80090bc:	2900      	cmp	r1, #0
 80090be:	f000 808d 	beq.w	80091dc <__kernel_rem_pio2f+0x304>
 80090c2:	4620      	mov	r0, r4
 80090c4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80090c8:	9302      	str	r3, [sp, #8]
 80090ca:	f000 fa1b 	bl	8009504 <scalbnf>
 80090ce:	9b02      	ldr	r3, [sp, #8]
 80090d0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80091ec <__kernel_rem_pio2f+0x314>
 80090d4:	0099      	lsls	r1, r3, #2
 80090d6:	aa42      	add	r2, sp, #264	; 0x108
 80090d8:	1850      	adds	r0, r2, r1
 80090da:	1d05      	adds	r5, r0, #4
 80090dc:	461c      	mov	r4, r3
 80090de:	2c00      	cmp	r4, #0
 80090e0:	f280 80b8 	bge.w	8009254 <__kernel_rem_pio2f+0x37c>
 80090e4:	2500      	movs	r5, #0
 80090e6:	1b5c      	subs	r4, r3, r5
 80090e8:	2c00      	cmp	r4, #0
 80090ea:	f2c0 80d8 	blt.w	800929e <__kernel_rem_pio2f+0x3c6>
 80090ee:	4f3d      	ldr	r7, [pc, #244]	; (80091e4 <__kernel_rem_pio2f+0x30c>)
 80090f0:	eddf 7a3f 	vldr	s15, [pc, #252]	; 80091f0 <__kernel_rem_pio2f+0x318>
 80090f4:	2400      	movs	r4, #0
 80090f6:	e0c6      	b.n	8009286 <__kernel_rem_pio2f+0x3ae>
 80090f8:	f04f 0802 	mov.w	r8, #2
 80090fc:	e78a      	b.n	8009014 <__kernel_rem_pio2f+0x13c>
 80090fe:	ab06      	add	r3, sp, #24
 8009100:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8009104:	b949      	cbnz	r1, 800911a <__kernel_rem_pio2f+0x242>
 8009106:	b12b      	cbz	r3, 8009114 <__kernel_rem_pio2f+0x23c>
 8009108:	aa06      	add	r2, sp, #24
 800910a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800910e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8009112:	2301      	movs	r3, #1
 8009114:	3001      	adds	r0, #1
 8009116:	4619      	mov	r1, r3
 8009118:	e781      	b.n	800901e <__kernel_rem_pio2f+0x146>
 800911a:	aa06      	add	r2, sp, #24
 800911c:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8009120:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8009124:	460b      	mov	r3, r1
 8009126:	e7f5      	b.n	8009114 <__kernel_rem_pio2f+0x23c>
 8009128:	1e68      	subs	r0, r5, #1
 800912a:	ab06      	add	r3, sp, #24
 800912c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8009130:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009134:	aa06      	add	r2, sp, #24
 8009136:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800913a:	e779      	b.n	8009030 <__kernel_rem_pio2f+0x158>
 800913c:	1e68      	subs	r0, r5, #1
 800913e:	ab06      	add	r3, sp, #24
 8009140:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8009144:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009148:	e7f4      	b.n	8009134 <__kernel_rem_pio2f+0x25c>
 800914a:	a906      	add	r1, sp, #24
 800914c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8009150:	3801      	subs	r0, #1
 8009152:	430a      	orrs	r2, r1
 8009154:	e7a9      	b.n	80090aa <__kernel_rem_pio2f+0x1d2>
 8009156:	f10c 0c01 	add.w	ip, ip, #1
 800915a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800915e:	2a00      	cmp	r2, #0
 8009160:	d0f9      	beq.n	8009156 <__kernel_rem_pio2f+0x27e>
 8009162:	eb0b 0305 	add.w	r3, fp, r5
 8009166:	aa1a      	add	r2, sp, #104	; 0x68
 8009168:	009b      	lsls	r3, r3, #2
 800916a:	1898      	adds	r0, r3, r2
 800916c:	3004      	adds	r0, #4
 800916e:	1c69      	adds	r1, r5, #1
 8009170:	3704      	adds	r7, #4
 8009172:	2200      	movs	r2, #0
 8009174:	4465      	add	r5, ip
 8009176:	9005      	str	r0, [sp, #20]
 8009178:	428d      	cmp	r5, r1
 800917a:	f6ff af0a 	blt.w	8008f92 <__kernel_rem_pio2f+0xba>
 800917e:	a81a      	add	r0, sp, #104	; 0x68
 8009180:	eb02 0c03 	add.w	ip, r2, r3
 8009184:	4484      	add	ip, r0
 8009186:	9803      	ldr	r0, [sp, #12]
 8009188:	f8dd e008 	ldr.w	lr, [sp, #8]
 800918c:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8009190:	9001      	str	r0, [sp, #4]
 8009192:	ee07 0a90 	vmov	s15, r0
 8009196:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800919a:	9805      	ldr	r0, [sp, #20]
 800919c:	edcc 7a00 	vstr	s15, [ip]
 80091a0:	eddf 7a13 	vldr	s15, [pc, #76]	; 80091f0 <__kernel_rem_pio2f+0x318>
 80091a4:	eb00 0802 	add.w	r8, r0, r2
 80091a8:	f04f 0c00 	mov.w	ip, #0
 80091ac:	45d4      	cmp	ip, sl
 80091ae:	dd0c      	ble.n	80091ca <__kernel_rem_pio2f+0x2f2>
 80091b0:	eb02 0c07 	add.w	ip, r2, r7
 80091b4:	a842      	add	r0, sp, #264	; 0x108
 80091b6:	4484      	add	ip, r0
 80091b8:	edcc 7a01 	vstr	s15, [ip, #4]
 80091bc:	3101      	adds	r1, #1
 80091be:	3204      	adds	r2, #4
 80091c0:	e7da      	b.n	8009178 <__kernel_rem_pio2f+0x2a0>
 80091c2:	9b04      	ldr	r3, [sp, #16]
 80091c4:	f04f 0c01 	mov.w	ip, #1
 80091c8:	e7c7      	b.n	800915a <__kernel_rem_pio2f+0x282>
 80091ca:	ecfe 6a01 	vldmia	lr!, {s13}
 80091ce:	ed38 7a01 	vldmdb	r8!, {s14}
 80091d2:	f10c 0c01 	add.w	ip, ip, #1
 80091d6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80091da:	e7e7      	b.n	80091ac <__kernel_rem_pio2f+0x2d4>
 80091dc:	3b01      	subs	r3, #1
 80091de:	e769      	b.n	80090b4 <__kernel_rem_pio2f+0x1dc>
 80091e0:	0800a664 	.word	0x0800a664
 80091e4:	0800a638 	.word	0x0800a638
 80091e8:	43800000 	.word	0x43800000
 80091ec:	3b800000 	.word	0x3b800000
 80091f0:	00000000 	.word	0x00000000
 80091f4:	4260      	negs	r0, r4
 80091f6:	eeb0 0a48 	vmov.f32	s0, s16
 80091fa:	f000 f983 	bl	8009504 <scalbnf>
 80091fe:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 80091e8 <__kernel_rem_pio2f+0x310>
 8009202:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8009206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800920a:	db1a      	blt.n	8009242 <__kernel_rem_pio2f+0x36a>
 800920c:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 80091ec <__kernel_rem_pio2f+0x314>
 8009210:	ee60 7a27 	vmul.f32	s15, s0, s15
 8009214:	aa06      	add	r2, sp, #24
 8009216:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800921a:	a906      	add	r1, sp, #24
 800921c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009220:	3408      	adds	r4, #8
 8009222:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8009226:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800922a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800922e:	ee10 3a10 	vmov	r3, s0
 8009232:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8009236:	1c6b      	adds	r3, r5, #1
 8009238:	ee17 2a90 	vmov	r2, s15
 800923c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009240:	e73f      	b.n	80090c2 <__kernel_rem_pio2f+0x1ea>
 8009242:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009246:	aa06      	add	r2, sp, #24
 8009248:	ee10 3a10 	vmov	r3, s0
 800924c:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8009250:	462b      	mov	r3, r5
 8009252:	e736      	b.n	80090c2 <__kernel_rem_pio2f+0x1ea>
 8009254:	aa06      	add	r2, sp, #24
 8009256:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800925a:	9202      	str	r2, [sp, #8]
 800925c:	ee07 2a90 	vmov	s15, r2
 8009260:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009264:	3c01      	subs	r4, #1
 8009266:	ee67 7a80 	vmul.f32	s15, s15, s0
 800926a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800926e:	ed65 7a01 	vstmdb	r5!, {s15}
 8009272:	e734      	b.n	80090de <__kernel_rem_pio2f+0x206>
 8009274:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 8009278:	ecf7 6a01 	vldmia	r7!, {s13}
 800927c:	ed9c 7a00 	vldr	s14, [ip]
 8009280:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009284:	3401      	adds	r4, #1
 8009286:	454c      	cmp	r4, r9
 8009288:	dc01      	bgt.n	800928e <__kernel_rem_pio2f+0x3b6>
 800928a:	42a5      	cmp	r5, r4
 800928c:	daf2      	bge.n	8009274 <__kernel_rem_pio2f+0x39c>
 800928e:	aa56      	add	r2, sp, #344	; 0x158
 8009290:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 8009294:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 8009298:	3501      	adds	r5, #1
 800929a:	3804      	subs	r0, #4
 800929c:	e723      	b.n	80090e6 <__kernel_rem_pio2f+0x20e>
 800929e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80092a0:	2a03      	cmp	r2, #3
 80092a2:	d84d      	bhi.n	8009340 <__kernel_rem_pio2f+0x468>
 80092a4:	e8df f002 	tbb	[pc, r2]
 80092a8:	021f1f3e 	.word	0x021f1f3e
 80092ac:	aa56      	add	r2, sp, #344	; 0x158
 80092ae:	4411      	add	r1, r2
 80092b0:	399c      	subs	r1, #156	; 0x9c
 80092b2:	4608      	mov	r0, r1
 80092b4:	461c      	mov	r4, r3
 80092b6:	2c00      	cmp	r4, #0
 80092b8:	dc5f      	bgt.n	800937a <__kernel_rem_pio2f+0x4a2>
 80092ba:	4608      	mov	r0, r1
 80092bc:	461c      	mov	r4, r3
 80092be:	2c01      	cmp	r4, #1
 80092c0:	dc6b      	bgt.n	800939a <__kernel_rem_pio2f+0x4c2>
 80092c2:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 80091f0 <__kernel_rem_pio2f+0x318>
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	dc77      	bgt.n	80093ba <__kernel_rem_pio2f+0x4e2>
 80092ca:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 80092ce:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 80092d2:	f1b8 0f00 	cmp.w	r8, #0
 80092d6:	d176      	bne.n	80093c6 <__kernel_rem_pio2f+0x4ee>
 80092d8:	edc6 6a00 	vstr	s13, [r6]
 80092dc:	ed86 7a01 	vstr	s14, [r6, #4]
 80092e0:	edc6 7a02 	vstr	s15, [r6, #8]
 80092e4:	e02c      	b.n	8009340 <__kernel_rem_pio2f+0x468>
 80092e6:	aa56      	add	r2, sp, #344	; 0x158
 80092e8:	4411      	add	r1, r2
 80092ea:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 80091f0 <__kernel_rem_pio2f+0x318>
 80092ee:	399c      	subs	r1, #156	; 0x9c
 80092f0:	4618      	mov	r0, r3
 80092f2:	2800      	cmp	r0, #0
 80092f4:	da32      	bge.n	800935c <__kernel_rem_pio2f+0x484>
 80092f6:	f1b8 0f00 	cmp.w	r8, #0
 80092fa:	d035      	beq.n	8009368 <__kernel_rem_pio2f+0x490>
 80092fc:	eef1 7a47 	vneg.f32	s15, s14
 8009300:	edc6 7a00 	vstr	s15, [r6]
 8009304:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8009308:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800930c:	a82f      	add	r0, sp, #188	; 0xbc
 800930e:	2101      	movs	r1, #1
 8009310:	428b      	cmp	r3, r1
 8009312:	da2c      	bge.n	800936e <__kernel_rem_pio2f+0x496>
 8009314:	f1b8 0f00 	cmp.w	r8, #0
 8009318:	d001      	beq.n	800931e <__kernel_rem_pio2f+0x446>
 800931a:	eef1 7a67 	vneg.f32	s15, s15
 800931e:	edc6 7a01 	vstr	s15, [r6, #4]
 8009322:	e00d      	b.n	8009340 <__kernel_rem_pio2f+0x468>
 8009324:	aa56      	add	r2, sp, #344	; 0x158
 8009326:	4411      	add	r1, r2
 8009328:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 80091f0 <__kernel_rem_pio2f+0x318>
 800932c:	399c      	subs	r1, #156	; 0x9c
 800932e:	2b00      	cmp	r3, #0
 8009330:	da0e      	bge.n	8009350 <__kernel_rem_pio2f+0x478>
 8009332:	f1b8 0f00 	cmp.w	r8, #0
 8009336:	d001      	beq.n	800933c <__kernel_rem_pio2f+0x464>
 8009338:	eef1 7a67 	vneg.f32	s15, s15
 800933c:	edc6 7a00 	vstr	s15, [r6]
 8009340:	9b01      	ldr	r3, [sp, #4]
 8009342:	f003 0007 	and.w	r0, r3, #7
 8009346:	b057      	add	sp, #348	; 0x15c
 8009348:	ecbd 8b04 	vpop	{d8-d9}
 800934c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009350:	ed31 7a01 	vldmdb	r1!, {s14}
 8009354:	3b01      	subs	r3, #1
 8009356:	ee77 7a87 	vadd.f32	s15, s15, s14
 800935a:	e7e8      	b.n	800932e <__kernel_rem_pio2f+0x456>
 800935c:	ed71 7a01 	vldmdb	r1!, {s15}
 8009360:	3801      	subs	r0, #1
 8009362:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009366:	e7c4      	b.n	80092f2 <__kernel_rem_pio2f+0x41a>
 8009368:	eef0 7a47 	vmov.f32	s15, s14
 800936c:	e7c8      	b.n	8009300 <__kernel_rem_pio2f+0x428>
 800936e:	ecb0 7a01 	vldmia	r0!, {s14}
 8009372:	3101      	adds	r1, #1
 8009374:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009378:	e7ca      	b.n	8009310 <__kernel_rem_pio2f+0x438>
 800937a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800937e:	ed70 6a01 	vldmdb	r0!, {s13}
 8009382:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009386:	3c01      	subs	r4, #1
 8009388:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800938c:	ed00 7a01 	vstr	s14, [r0, #-4]
 8009390:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009394:	edc0 7a00 	vstr	s15, [r0]
 8009398:	e78d      	b.n	80092b6 <__kernel_rem_pio2f+0x3de>
 800939a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800939e:	ed70 6a01 	vldmdb	r0!, {s13}
 80093a2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80093a6:	3c01      	subs	r4, #1
 80093a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80093ac:	ed00 7a01 	vstr	s14, [r0, #-4]
 80093b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093b4:	edc0 7a00 	vstr	s15, [r0]
 80093b8:	e781      	b.n	80092be <__kernel_rem_pio2f+0x3e6>
 80093ba:	ed31 7a01 	vldmdb	r1!, {s14}
 80093be:	3b01      	subs	r3, #1
 80093c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80093c4:	e77f      	b.n	80092c6 <__kernel_rem_pio2f+0x3ee>
 80093c6:	eef1 6a66 	vneg.f32	s13, s13
 80093ca:	eeb1 7a47 	vneg.f32	s14, s14
 80093ce:	edc6 6a00 	vstr	s13, [r6]
 80093d2:	ed86 7a01 	vstr	s14, [r6, #4]
 80093d6:	eef1 7a67 	vneg.f32	s15, s15
 80093da:	e781      	b.n	80092e0 <__kernel_rem_pio2f+0x408>

080093dc <__kernel_sinf>:
 80093dc:	ee10 3a10 	vmov	r3, s0
 80093e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80093e4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80093e8:	da04      	bge.n	80093f4 <__kernel_sinf+0x18>
 80093ea:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80093ee:	ee17 3a90 	vmov	r3, s15
 80093f2:	b35b      	cbz	r3, 800944c <__kernel_sinf+0x70>
 80093f4:	ee20 7a00 	vmul.f32	s14, s0, s0
 80093f8:	eddf 7a15 	vldr	s15, [pc, #84]	; 8009450 <__kernel_sinf+0x74>
 80093fc:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8009454 <__kernel_sinf+0x78>
 8009400:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009404:	eddf 7a14 	vldr	s15, [pc, #80]	; 8009458 <__kernel_sinf+0x7c>
 8009408:	eee6 7a07 	vfma.f32	s15, s12, s14
 800940c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800945c <__kernel_sinf+0x80>
 8009410:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009414:	eddf 7a12 	vldr	s15, [pc, #72]	; 8009460 <__kernel_sinf+0x84>
 8009418:	ee60 6a07 	vmul.f32	s13, s0, s14
 800941c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009420:	b930      	cbnz	r0, 8009430 <__kernel_sinf+0x54>
 8009422:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8009464 <__kernel_sinf+0x88>
 8009426:	eea7 6a27 	vfma.f32	s12, s14, s15
 800942a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800942e:	4770      	bx	lr
 8009430:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8009434:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8009438:	eee0 7a86 	vfma.f32	s15, s1, s12
 800943c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8009440:	eddf 7a09 	vldr	s15, [pc, #36]	; 8009468 <__kernel_sinf+0x8c>
 8009444:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8009448:	ee30 0a60 	vsub.f32	s0, s0, s1
 800944c:	4770      	bx	lr
 800944e:	bf00      	nop
 8009450:	2f2ec9d3 	.word	0x2f2ec9d3
 8009454:	b2d72f34 	.word	0xb2d72f34
 8009458:	3638ef1b 	.word	0x3638ef1b
 800945c:	b9500d01 	.word	0xb9500d01
 8009460:	3c088889 	.word	0x3c088889
 8009464:	be2aaaab 	.word	0xbe2aaaab
 8009468:	3e2aaaab 	.word	0x3e2aaaab

0800946c <matherr>:
 800946c:	2000      	movs	r0, #0
 800946e:	4770      	bx	lr

08009470 <fabsf>:
 8009470:	ee10 3a10 	vmov	r3, s0
 8009474:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009478:	ee00 3a10 	vmov	s0, r3
 800947c:	4770      	bx	lr
	...

08009480 <floorf>:
 8009480:	ee10 3a10 	vmov	r3, s0
 8009484:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009488:	0dca      	lsrs	r2, r1, #23
 800948a:	3a7f      	subs	r2, #127	; 0x7f
 800948c:	2a16      	cmp	r2, #22
 800948e:	dc2a      	bgt.n	80094e6 <floorf+0x66>
 8009490:	2a00      	cmp	r2, #0
 8009492:	da11      	bge.n	80094b8 <floorf+0x38>
 8009494:	eddf 7a18 	vldr	s15, [pc, #96]	; 80094f8 <floorf+0x78>
 8009498:	ee30 0a27 	vadd.f32	s0, s0, s15
 800949c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80094a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094a4:	dd05      	ble.n	80094b2 <floorf+0x32>
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	da23      	bge.n	80094f2 <floorf+0x72>
 80094aa:	4a14      	ldr	r2, [pc, #80]	; (80094fc <floorf+0x7c>)
 80094ac:	2900      	cmp	r1, #0
 80094ae:	bf18      	it	ne
 80094b0:	4613      	movne	r3, r2
 80094b2:	ee00 3a10 	vmov	s0, r3
 80094b6:	4770      	bx	lr
 80094b8:	4911      	ldr	r1, [pc, #68]	; (8009500 <floorf+0x80>)
 80094ba:	4111      	asrs	r1, r2
 80094bc:	420b      	tst	r3, r1
 80094be:	d0fa      	beq.n	80094b6 <floorf+0x36>
 80094c0:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80094f8 <floorf+0x78>
 80094c4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80094c8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80094cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094d0:	ddef      	ble.n	80094b2 <floorf+0x32>
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	bfbe      	ittt	lt
 80094d6:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80094da:	fa40 f202 	asrlt.w	r2, r0, r2
 80094de:	189b      	addlt	r3, r3, r2
 80094e0:	ea23 0301 	bic.w	r3, r3, r1
 80094e4:	e7e5      	b.n	80094b2 <floorf+0x32>
 80094e6:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80094ea:	d3e4      	bcc.n	80094b6 <floorf+0x36>
 80094ec:	ee30 0a00 	vadd.f32	s0, s0, s0
 80094f0:	4770      	bx	lr
 80094f2:	2300      	movs	r3, #0
 80094f4:	e7dd      	b.n	80094b2 <floorf+0x32>
 80094f6:	bf00      	nop
 80094f8:	7149f2ca 	.word	0x7149f2ca
 80094fc:	bf800000 	.word	0xbf800000
 8009500:	007fffff 	.word	0x007fffff

08009504 <scalbnf>:
 8009504:	b508      	push	{r3, lr}
 8009506:	ee10 2a10 	vmov	r2, s0
 800950a:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800950e:	ed2d 8b02 	vpush	{d8}
 8009512:	eef0 0a40 	vmov.f32	s1, s0
 8009516:	d004      	beq.n	8009522 <scalbnf+0x1e>
 8009518:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800951c:	d306      	bcc.n	800952c <scalbnf+0x28>
 800951e:	ee70 0a00 	vadd.f32	s1, s0, s0
 8009522:	ecbd 8b02 	vpop	{d8}
 8009526:	eeb0 0a60 	vmov.f32	s0, s1
 800952a:	bd08      	pop	{r3, pc}
 800952c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009530:	d21c      	bcs.n	800956c <scalbnf+0x68>
 8009532:	4b1f      	ldr	r3, [pc, #124]	; (80095b0 <scalbnf+0xac>)
 8009534:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80095b4 <scalbnf+0xb0>
 8009538:	4298      	cmp	r0, r3
 800953a:	ee60 0a27 	vmul.f32	s1, s0, s15
 800953e:	db10      	blt.n	8009562 <scalbnf+0x5e>
 8009540:	ee10 2a90 	vmov	r2, s1
 8009544:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8009548:	3b19      	subs	r3, #25
 800954a:	4403      	add	r3, r0
 800954c:	2bfe      	cmp	r3, #254	; 0xfe
 800954e:	dd0f      	ble.n	8009570 <scalbnf+0x6c>
 8009550:	ed9f 8a19 	vldr	s16, [pc, #100]	; 80095b8 <scalbnf+0xb4>
 8009554:	eeb0 0a48 	vmov.f32	s0, s16
 8009558:	f000 f834 	bl	80095c4 <copysignf>
 800955c:	ee60 0a08 	vmul.f32	s1, s0, s16
 8009560:	e7df      	b.n	8009522 <scalbnf+0x1e>
 8009562:	eddf 7a16 	vldr	s15, [pc, #88]	; 80095bc <scalbnf+0xb8>
 8009566:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800956a:	e7da      	b.n	8009522 <scalbnf+0x1e>
 800956c:	0ddb      	lsrs	r3, r3, #23
 800956e:	e7ec      	b.n	800954a <scalbnf+0x46>
 8009570:	2b00      	cmp	r3, #0
 8009572:	dd06      	ble.n	8009582 <scalbnf+0x7e>
 8009574:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8009578:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800957c:	ee00 3a90 	vmov	s1, r3
 8009580:	e7cf      	b.n	8009522 <scalbnf+0x1e>
 8009582:	f113 0f16 	cmn.w	r3, #22
 8009586:	da06      	bge.n	8009596 <scalbnf+0x92>
 8009588:	f24c 3350 	movw	r3, #50000	; 0xc350
 800958c:	4298      	cmp	r0, r3
 800958e:	dcdf      	bgt.n	8009550 <scalbnf+0x4c>
 8009590:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 80095bc <scalbnf+0xb8>
 8009594:	e7de      	b.n	8009554 <scalbnf+0x50>
 8009596:	3319      	adds	r3, #25
 8009598:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800959c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80095a0:	eddf 7a07 	vldr	s15, [pc, #28]	; 80095c0 <scalbnf+0xbc>
 80095a4:	ee07 3a10 	vmov	s14, r3
 80095a8:	ee67 0a27 	vmul.f32	s1, s14, s15
 80095ac:	e7b9      	b.n	8009522 <scalbnf+0x1e>
 80095ae:	bf00      	nop
 80095b0:	ffff3cb0 	.word	0xffff3cb0
 80095b4:	4c000000 	.word	0x4c000000
 80095b8:	7149f2ca 	.word	0x7149f2ca
 80095bc:	0da24260 	.word	0x0da24260
 80095c0:	33000000 	.word	0x33000000

080095c4 <copysignf>:
 80095c4:	ee10 3a10 	vmov	r3, s0
 80095c8:	ee10 2a90 	vmov	r2, s1
 80095cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80095d0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80095d4:	4313      	orrs	r3, r2
 80095d6:	ee00 3a10 	vmov	s0, r3
 80095da:	4770      	bx	lr

080095dc <_init>:
 80095dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095de:	bf00      	nop
 80095e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095e2:	bc08      	pop	{r3}
 80095e4:	469e      	mov	lr, r3
 80095e6:	4770      	bx	lr

080095e8 <_fini>:
 80095e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ea:	bf00      	nop
 80095ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ee:	bc08      	pop	{r3}
 80095f0:	469e      	mov	lr, r3
 80095f2:	4770      	bx	lr
