Hex2Ascii.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/VGA_0/new/Hex2Ascii.v,
VgaController.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/VGA_0/imports/vga/VgaController.v,
VgaDebugger.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/VGA_0/imports/vga/VgaDebugger.v,
VgaDisplay.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/VGA_0/imports/vga/VgaDisplay.v,
VGA.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/VGA_0/new/VGA.v,
VGA_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/VGA_0/sim/VGA_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
