Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Code/Xilinx/UCISW/lab3.2/licznik_3b_rewersyjny/licznik3bit_testbench_isim_beh.exe -prj E:/Code/Xilinx/UCISW/lab3.2/licznik_3b_rewersyjny/licznik3bit_testbench_beh.prj work.licznik3bit_testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Code/Xilinx/UCISW/lab3.2/licznik_3b_rewersyjny/licznik3b_rewers.vhd" into library work
Parsing VHDL file "E:/Code/Xilinx/UCISW/lab3.2/licznik_3b_rewersyjny/licznik3bit_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture fdce_v of entity FDCE [\FDCE('0')\]
Compiling architecture behavioral of entity licznik3b_rewers [licznik3b_rewers_default]
Compiling architecture behavior of entity licznik3bit_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable E:/Code/Xilinx/UCISW/lab3.2/licznik_3b_rewersyjny/licznik3bit_testbench_isim_beh.exe
Fuse Memory Usage: 49616 KB
Fuse CPU Usage: 484 ms
