

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Aug  8 11:41:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        Matrix_Multiplication
* Solution:       Smaller_Clk_Period (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s75-fgga676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  3.308 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       24|       24|  79.380 ns|  79.380 ns|   25|   25|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       22|       22|        14|          3|          1|     4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 3, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.30>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS_files/matrixmul.cpp:56]   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS_files/matrixmul.cpp:54]   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS_files/matrixmul.cpp:48]   --->   Operation 20 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 0, i2 %i" [HLS_files/matrixmul.cpp:54]   --->   Operation 28 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln56 = store i2 0, i2 %j" [HLS_files/matrixmul.cpp:56]   --->   Operation 29 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln54 = br void %Product" [HLS_files/matrixmul.cpp:54]   --->   Operation 30 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [HLS_files/matrixmul.cpp:54]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.72ns)   --->   "%icmp_ln54 = icmp_eq  i3 %indvar_flatten_load, i3 4" [HLS_files/matrixmul.cpp:54]   --->   Operation 32 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.72ns)   --->   "%add_ln54_1 = add i3 %indvar_flatten_load, i3 1" [HLS_files/matrixmul.cpp:54]   --->   Operation 33 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc29, void %for.end31" [HLS_files/matrixmul.cpp:54]   --->   Operation 34 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [HLS_files/matrixmul.cpp:56]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [HLS_files/matrixmul.cpp:54]   --->   Operation 36 'load' 'i_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.61ns)   --->   "%add_ln54 = add i2 %i_load, i2 1" [HLS_files/matrixmul.cpp:54]   --->   Operation 37 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_load, i2 2" [HLS_files/matrixmul.cpp:56]   --->   Operation 38 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.97>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln54 = select i1 %icmp_ln56, i2 0, i2 %j_load" [HLS_files/matrixmul.cpp:54]   --->   Operation 39 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.99ns)   --->   "%select_ln54_1 = select i1 %icmp_ln56, i2 %add_ln54, i2 %i_load" [HLS_files/matrixmul.cpp:54]   --->   Operation 40 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%xor_ln60 = xor i2 %select_ln54, i2 2" [HLS_files/matrixmul.cpp:60]   --->   Operation 41 'xor' 'xor_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln54 = store i3 %add_ln54_1, i3 %indvar_flatten" [HLS_files/matrixmul.cpp:54]   --->   Operation 42 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i2 %select_ln54_1, i2 1" [HLS_files/matrixmul.cpp:60]   --->   Operation 43 'shl' 'shl_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i2 %shl_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 44 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 45 'getelementptr' 'a_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln60 = or i2 %shl_ln60, i2 1" [HLS_files/matrixmul.cpp:60]   --->   Operation 46 'or' 'or_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i2 %or_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 47 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %zext_ln60_5" [HLS_files/matrixmul.cpp:60]   --->   Operation 48 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 49 [4/4] (1.88ns)   --->   "%a_load = load i2 %a_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 49 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 50 [4/4] (1.88ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 50 'load' 'a_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i2 %select_ln54" [HLS_files/matrixmul.cpp:56]   --->   Operation 51 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln56" [HLS_files/matrixmul.cpp:60]   --->   Operation 52 'getelementptr' 'b_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i2 %xor_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 53 'zext' 'zext_ln60_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln60_6" [HLS_files/matrixmul.cpp:60]   --->   Operation 54 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.61ns)   --->   "%add_ln60_1 = add i2 %shl_ln60, i2 %select_ln54" [HLS_files/matrixmul.cpp:60]   --->   Operation 55 'add' 'add_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [4/4] (1.88ns)   --->   "%b_load = load i2 %b_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 56 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 57 [4/4] (1.88ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 57 'load' 'b_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 58 [1/1] (1.61ns)   --->   "%add_ln56 = add i2 %select_ln54, i2 1" [HLS_files/matrixmul.cpp:56]   --->   Operation 58 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 %select_ln54_1, i2 %i" [HLS_files/matrixmul.cpp:54]   --->   Operation 59 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 60 [3/4] (1.88ns)   --->   "%a_load = load i2 %a_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 60 'load' 'a_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 61 [3/4] (1.88ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 61 'load' 'a_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 62 [3/4] (1.88ns)   --->   "%b_load = load i2 %b_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 62 'load' 'b_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 63 [3/4] (1.88ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 63 'load' 'b_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln56 = store i2 %add_ln56, i2 %j" [HLS_files/matrixmul.cpp:56]   --->   Operation 64 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 65 [2/4] (1.88ns)   --->   "%a_load = load i2 %a_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 65 'load' 'a_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 66 [2/4] (1.88ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 66 'load' 'a_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 67 [2/4] (1.88ns)   --->   "%b_load = load i2 %b_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 67 'load' 'b_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 68 [2/4] (1.88ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 68 'load' 'b_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 1.88>
ST_6 : Operation 69 [1/4] (1.88ns)   --->   "%a_load = load i2 %a_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 69 'load' 'a_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 70 [1/4] (1.88ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 70 'load' 'a_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 71 [1/4] (1.88ns)   --->   "%b_load = load i2 %b_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 71 'load' 'b_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 72 [1/4] (1.88ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 72 'load' 'b_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 1.56>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i8 %a_load_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 73 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i8 %b_load_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 74 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [4/4] (1.56ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 75 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.56>
ST_8 : Operation 76 [3/4] (1.56ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 76 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.56>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %a_load" [HLS_files/matrixmul.cpp:60]   --->   Operation 77 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i8 %b_load" [HLS_files/matrixmul.cpp:60]   --->   Operation 78 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [3/3] (1.45ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_2, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 79 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 80 [2/4] (1.56ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 80 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.56>
ST_10 : Operation 81 [2/3] (1.45ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_2, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 81 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 82 [1/4] (1.56ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 82 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_2, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 83 'mul' 'mul_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 84 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [HLS_files/matrixmul.cpp:65]   --->   Operation 94 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.10>
ST_12 : Operation 85 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 85 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.88>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i2 %add_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 86 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln60_7" [HLS_files/matrixmul.cpp:60]   --->   Operation 87 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [2/2] (1.88ns)   --->   "%store_ln60 = store i16 %add_ln60, i2 %res_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 88 'store' 'store_ln60' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 14 <SV = 13> <Delay = 1.88>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_files/matrixmul.cpp:56]   --->   Operation 91 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/2] (1.88ns)   --->   "%store_ln60 = store i16 %add_ln60, i2 %res_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 92 'store' 'store_ln60' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln56 = br void %Product" [HLS_files/matrixmul.cpp:56]   --->   Operation 93 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011110000000000]
i                     (alloca           ) [ 011100000000000]
indvar_flatten        (alloca           ) [ 011000000000000]
spectopmodule_ln48    (spectopmodule    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln54            (store            ) [ 000000000000000]
store_ln56            (store            ) [ 000000000000000]
br_ln54               (br               ) [ 000000000000000]
indvar_flatten_load   (load             ) [ 000000000000000]
icmp_ln54             (icmp             ) [ 011111111111000]
add_ln54_1            (add              ) [ 001000000000000]
br_ln54               (br               ) [ 000000000000000]
j_load                (load             ) [ 001000000000000]
i_load                (load             ) [ 001000000000000]
add_ln54              (add              ) [ 001000000000000]
icmp_ln56             (icmp             ) [ 001000000000000]
select_ln54           (select           ) [ 000100000000000]
select_ln54_1         (select           ) [ 000100000000000]
xor_ln60              (xor              ) [ 000100000000000]
store_ln54            (store            ) [ 000000000000000]
shl_ln60              (shl              ) [ 000000000000000]
zext_ln60_4           (zext             ) [ 000000000000000]
a_addr                (getelementptr    ) [ 011111100000000]
or_ln60               (or               ) [ 000000000000000]
zext_ln60_5           (zext             ) [ 000000000000000]
a_addr_1              (getelementptr    ) [ 011111100000000]
zext_ln56             (zext             ) [ 000000000000000]
b_addr                (getelementptr    ) [ 011111100000000]
zext_ln60_6           (zext             ) [ 000000000000000]
b_addr_1              (getelementptr    ) [ 011111100000000]
add_ln60_1            (add              ) [ 011111111111110]
add_ln56              (add              ) [ 010010000000000]
store_ln54            (store            ) [ 000000000000000]
store_ln56            (store            ) [ 000000000000000]
a_load                (load             ) [ 011100011100000]
a_load_1              (load             ) [ 010000010000000]
b_load                (load             ) [ 011100011100000]
b_load_1              (load             ) [ 010000010000000]
zext_ln60_1           (zext             ) [ 011100001110000]
zext_ln60_3           (zext             ) [ 011100001110000]
zext_ln60             (zext             ) [ 011000000011000]
zext_ln60_2           (zext             ) [ 011000000011000]
mul_ln60_1            (mul              ) [ 001100000001100]
mul_ln60              (mul              ) [ 000100000000100]
add_ln60              (add              ) [ 011000000000011]
zext_ln60_7           (zext             ) [ 000000000000000]
res_addr              (getelementptr    ) [ 001000000000001]
specloopname_ln0      (specloopname     ) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
specpipeline_ln56     (specpipeline     ) [ 000000000000000]
store_ln60            (store            ) [ 000000000000000]
br_ln56               (br               ) [ 000000000000000]
ret_ln65              (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="a_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="2" slack="0"/>
<pin id="64" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="a_addr_1_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="2" slack="0"/>
<pin id="71" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="79" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="80" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="8" slack="1"/>
<pin id="82" dir="1" index="7" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/3 a_load_1/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="b_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="2" slack="0"/>
<pin id="89" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="2" slack="0"/>
<pin id="96" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="8" slack="1"/>
<pin id="107" dir="1" index="7" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 b_load_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="res_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/13 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="1"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/13 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln54_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln56_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln54_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln54_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="j_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln54_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln56_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln54_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="2" slack="1"/>
<pin id="175" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln54_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="2" slack="1"/>
<pin id="180" dir="0" index="2" bw="2" slack="1"/>
<pin id="181" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="xor_ln60_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln60/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln54_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="1"/>
<pin id="190" dir="0" index="1" bw="3" slack="1"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="shl_ln60_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="1"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln60/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln60_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="or_ln60_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln60_5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln56_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln60_6_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_6/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln60_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="1"/>
<pin id="224" dir="1" index="2" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln56_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="1"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln54_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="1"/>
<pin id="233" dir="0" index="1" bw="2" slack="2"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln56_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="1"/>
<pin id="237" dir="0" index="1" bw="2" slack="3"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln60_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln60_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_1/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln60_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="3"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln60_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="3"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/9 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln60_7_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="10"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_7/13 "/>
</bind>
</comp>

<comp id="261" class="1007" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60/9 add_ln60/11 "/>
</bind>
</comp>

<comp id="268" class="1005" name="j_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="282" class="1005" name="indvar_flatten_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln54_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="293" class="1005" name="add_ln54_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="1"/>
<pin id="295" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54_1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="j_load_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="1"/>
<pin id="300" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_load "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_load_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="1"/>
<pin id="305" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_load "/>
</bind>
</comp>

<comp id="308" class="1005" name="add_ln54_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="1"/>
<pin id="310" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="313" class="1005" name="icmp_ln56_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="319" class="1005" name="select_ln54_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="1"/>
<pin id="321" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="326" class="1005" name="select_ln54_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="1"/>
<pin id="328" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54_1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="xor_ln60_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="1"/>
<pin id="334" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln60 "/>
</bind>
</comp>

<comp id="337" class="1005" name="a_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="1"/>
<pin id="339" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="a_addr_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="1"/>
<pin id="344" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="b_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="1"/>
<pin id="349" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="b_addr_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="1"/>
<pin id="354" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="add_ln60_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="10"/>
<pin id="359" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="add_ln60_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="add_ln56_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="1"/>
<pin id="364" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="367" class="1005" name="a_load_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="3"/>
<pin id="369" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="372" class="1005" name="a_load_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="b_load_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="3"/>
<pin id="379" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="382" class="1005" name="b_load_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="zext_ln60_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="zext_ln60_3_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_3 "/>
</bind>
</comp>

<comp id="397" class="1005" name="zext_ln60_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60 "/>
</bind>
</comp>

<comp id="402" class="1005" name="zext_ln60_2_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="1"/>
<pin id="404" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_2 "/>
</bind>
</comp>

<comp id="407" class="1005" name="mul_ln60_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="1"/>
<pin id="409" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="add_ln60_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="1"/>
<pin id="414" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="417" class="1005" name="res_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="1"/>
<pin id="419" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="83"><net_src comp="60" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="84"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="85" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="109"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="153" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="186"><net_src comp="171" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="192" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="206"><net_src comp="192" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="225"><net_src comp="192" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="239" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="266"><net_src comp="254" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="251" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="48" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="278"><net_src comp="52" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="285"><net_src comp="56" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="292"><net_src comp="141" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="147" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="301"><net_src comp="153" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="306"><net_src comp="156" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="311"><net_src comp="159" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="316"><net_src comp="165" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="322"><net_src comp="171" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="329"><net_src comp="177" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="335"><net_src comp="182" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="340"><net_src comp="60" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="345"><net_src comp="67" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="350"><net_src comp="85" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="355"><net_src comp="92" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="360"><net_src comp="221" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="365"><net_src comp="226" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="370"><net_src comp="74" pin="7"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="375"><net_src comp="74" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="380"><net_src comp="99" pin="7"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="385"><net_src comp="99" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="390"><net_src comp="239" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="395"><net_src comp="242" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="400"><net_src comp="251" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="405"><net_src comp="254" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="410"><net_src comp="245" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="415"><net_src comp="261" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="420"><net_src comp="110" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="117" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {13 14 }
 - Input state : 
	Port: matrixmul : a | {3 4 5 6 }
	Port: matrixmul : b | {3 4 5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln54 : 1
		store_ln56 : 1
		indvar_flatten_load : 1
		icmp_ln54 : 2
		add_ln54_1 : 2
		br_ln54 : 3
		j_load : 1
		i_load : 1
		add_ln54 : 2
		icmp_ln56 : 2
	State 2
		xor_ln60 : 1
	State 3
		a_addr : 1
		a_addr_1 : 1
		a_load : 2
		a_load_1 : 2
		b_addr : 1
		b_addr_1 : 1
		b_load : 2
		b_load_1 : 2
	State 4
	State 5
	State 6
	State 7
		mul_ln60_1 : 1
	State 8
	State 9
		mul_ln60 : 1
	State 10
	State 11
		add_ln60 : 1
	State 12
	State 13
		res_addr : 1
		store_ln60 : 2
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln54_1_fu_147  |    0    |    0    |    11   |
|    add   |    add_ln54_fu_159   |    0    |    0    |    10   |
|          |   add_ln60_1_fu_221  |    0    |    0    |    10   |
|          |    add_ln56_fu_226   |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln54_fu_141   |    0    |    0    |    11   |
|          |   icmp_ln56_fu_165   |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln54_fu_171  |    0    |    0    |    2    |
|          | select_ln54_1_fu_177 |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln60_fu_182   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_245      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_261      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln60_fu_192   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln60_4_fu_197  |    0    |    0    |    0    |
|          |  zext_ln60_5_fu_208  |    0    |    0    |    0    |
|          |   zext_ln56_fu_213   |    0    |    0    |    0    |
|          |  zext_ln60_6_fu_217  |    0    |    0    |    0    |
|   zext   |  zext_ln60_1_fu_239  |    0    |    0    |    0    |
|          |  zext_ln60_3_fu_242  |    0    |    0    |    0    |
|          |   zext_ln60_fu_251   |    0    |    0    |    0    |
|          |  zext_ln60_2_fu_254  |    0    |    0    |    0    |
|          |  zext_ln60_7_fu_257  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln60_fu_202    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |    68   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_342   |    2   |
|    a_addr_reg_337    |    2   |
|   a_load_1_reg_372   |    8   |
|    a_load_reg_367    |    8   |
|  add_ln54_1_reg_293  |    3   |
|   add_ln54_reg_308   |    2   |
|   add_ln56_reg_362   |    2   |
|  add_ln60_1_reg_357  |    2   |
|   add_ln60_reg_412   |   16   |
|   b_addr_1_reg_352   |    2   |
|    b_addr_reg_347    |    2   |
|   b_load_1_reg_382   |    8   |
|    b_load_reg_377    |    8   |
|    i_load_reg_303    |    2   |
|       i_reg_275      |    2   |
|   icmp_ln54_reg_289  |    1   |
|   icmp_ln56_reg_313  |    1   |
|indvar_flatten_reg_282|    3   |
|    j_load_reg_298    |    2   |
|       j_reg_268      |    2   |
|  mul_ln60_1_reg_407  |   16   |
|   res_addr_reg_417   |    2   |
| select_ln54_1_reg_326|    2   |
|  select_ln54_reg_319 |    2   |
|   xor_ln60_reg_332   |    2   |
|  zext_ln60_1_reg_387 |   16   |
|  zext_ln60_2_reg_402 |   16   |
|  zext_ln60_3_reg_392 |   16   |
|   zext_ln60_reg_397  |   16   |
+----------------------+--------+
|         Total        |   166  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_74 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_74 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_99 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_117 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_245    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_245    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_261    |  p0  |   3  |   8  |   24   ||    15   |
|     grp_fu_261    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||  14.414 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   68   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   87   |
|  Register |    -   |    -   |   166  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   14   |   166  |   155  |
+-----------+--------+--------+--------+--------+
