
---------- Begin Simulation Statistics ----------
final_tick                               10547789079200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196609                       # Simulator instruction rate (inst/s)
host_mem_usage                               17075044                       # Number of bytes of host memory used
host_op_rate                                   196748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.09                       # Real time elapsed on the host
host_tick_rate                              213344952                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000028                       # Number of instructions simulated
sim_ops                                       1000748                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001085                       # Number of seconds simulated
sim_ticks                                  1085168400                       # Number of ticks simulated
system.cpu.Branches                                 5                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                    9                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            5                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    22                       # Number of integer alu accesses
system.cpu.num_int_insts                           22                       # number of integer instructions
system.cpu.num_int_register_reads                  30                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 20                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     60.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::MemRead                       10     40.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        68304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        144905                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            373587                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           373821                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.712888                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.712888                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    2890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         2400                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           196420                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   167                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.460562                       # Inst execution rate
system.switch_cpus.iew.exec_refs               645534                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               1218                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           51755                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        519774                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         3105                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1189409                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        644316                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3196                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1249458                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           2305                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             3                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1220563                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1070623                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.591611                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            722098                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.394642                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1071942                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1452912                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          874616                       # number of integer regfile writes
system.switch_cpus.ipc                       0.368611                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.368611                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        604436     48.25%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           30      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             2      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     48.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       646787     51.63%     99.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         1399      0.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1252654                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              407406                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.325234                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           26759      6.57%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              9      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      6.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         380057     93.29%     99.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           581      0.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1660060                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      5628044                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1070623                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1377659                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1189242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1252654                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       188413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5324                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       190350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      2710006                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.462233                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.741501                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1794870     66.23%     66.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       647728     23.90%     90.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       197862      7.30%     97.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        68984      2.55%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          560      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2710006                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.461741                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads           59                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           10                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       519774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         3105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2121473                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  2712896                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       157681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          570                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       315660                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            570                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       223387                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           223389                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       223387                       # number of overall hits
system.cpu.dcache.overall_hits::total          223389                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            8                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       251322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         251330                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            8                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       251322                       # number of overall misses
system.cpu.dcache.overall_misses::total        251330                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   8892257200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8892257200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   8892257200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8892257200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       474709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       474719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       474709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       474719                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.529423                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.529429                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.529423                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.529429                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 35381.929159                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35380.802928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35381.929159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35380.802928                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1086809                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1552                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             83797                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.969545                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.684211                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       157679                       # number of writebacks
system.cpu.dcache.writebacks::total            157679                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        93392                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        93392                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        93392                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        93392                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       157930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       157930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       157930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       157930                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   5074856800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5074856800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   5074856800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5074856800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.332688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.332681                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.332688                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.332681                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 32133.583233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32133.583233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 32133.583233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32133.583233                       # average overall mshr miss latency
system.cpu.dcache.replacements                 157679                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       222866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          222868                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            8                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       251078                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251086                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8887142800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8887142800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       473944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       473954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.529763                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.529769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 35395.943890                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35394.816119                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        93198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        93198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       157880                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       157880                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5073855200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5073855200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.333120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.333112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 32137.415759                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32137.415759                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          521                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            521                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      5114400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5114400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data          765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.318954                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.318954                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20960.655738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20960.655738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           50                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1001600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1001600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.065359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.065359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        20032                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        20032                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.510231                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              380063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            157679                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.410359                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      10546703912400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.065025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   255.445206                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.997833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3955687                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3955687                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       141689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           141712                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       141689                       # number of overall hits
system.cpu.icache.overall_hits::total          141712                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::total            44                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3256398                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3256398                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3256398                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3256398                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       141731                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       141756                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       141731                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       141756                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000296                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000296                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77533.285714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74009.045455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77533.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74009.045455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2218                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   138.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3093998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3093998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3093998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3093998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000275                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000275                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000275                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79333.282051                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79333.282051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79333.282051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79333.282051                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       141689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          141712                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3256398                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3256398                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       141731                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       141756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000296                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77533.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74009.045455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3093998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3093998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79333.282051                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79333.282051                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            38.723184                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      10546703911200                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    36.723186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.071725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.075631                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.080078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1134089                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1134089                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 10546703920800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1085158400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       101958                       # number of demand (read+write) hits
system.l2.demand_hits::total                   101958                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       101958                       # number of overall hits
system.l2.overall_hits::total                  101958                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        55972                       # number of demand (read+write) misses
system.l2.demand_misses::total                  56021                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        55972                       # number of overall misses
system.l2.overall_misses::total                 56021                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3059600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   4201466000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4204525600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3059600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   4201466000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4204525600                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       157930                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157979                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       157930                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157979                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.354410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.354610                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.354410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.354610                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78451.282051                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75063.710427                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75052.669535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78451.282051                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75063.710427                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75052.669535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 79                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         5                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.800000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     44744                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  51                       # number of writebacks
system.l2.writebacks::total                        51                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        24202                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               24202                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        24202                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              24202                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        31770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31809                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        45338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        31770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            77147                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2868200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   3046833800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3049702000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   4055938703                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2868200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   3046833800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7105640703                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.201165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.201350                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.201165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.488337                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73543.589744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 95902.858042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95875.444057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89460.026975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73543.589744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 95902.858042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92105.210870                       # average overall mshr miss latency
system.l2.replacements                          68306                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          114                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              114                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       157565                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           157565                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       157565                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       157565                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        45338                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          45338                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   4055938703                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   4055938703                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89460.026975                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89460.026975                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    28                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  22                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       784800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        784800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.440000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.440000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 35672.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 35672.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           21                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             21                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       660200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       660200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.420000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.420000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 31438.095238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 31438.095238                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3059600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3059600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78451.282051                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74624.390244                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2868200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2868200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73543.589744                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73543.589744                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       101930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            101930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        55950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4200681200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4200681200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       157880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        157888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.354383                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.354416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75079.199285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75068.465635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        24201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        31749                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        31749                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3046173600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3046173600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.201096                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.201086                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 95945.497496                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95945.497496                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  333771                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              342631                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 5531                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 75109                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7638.269331                       # Cycle average of tags in use
system.l2.tags.total_refs                      296422                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    194463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.524311                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              10546704421000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7626.716000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.553331                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.930996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.932406                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         6712                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002197                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.973389                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5252983                       # Number of tag accesses
system.l2.tags.data_accesses                  5252983                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     89530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     63454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000913304                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              194647                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       76591                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         51                       # Number of write requests accepted
system.mem_ctrls.readBursts                    153182                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      102                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    120                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    82                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      10.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.05                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                153182                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  102                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   12395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   12088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   12150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   10365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   8809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   1040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                    7680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 9803648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   9034.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1085108802                       # Total gap between requests
system.mem_ctrls.avgGap                      14158.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      5729920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         4992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      4061056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 5280212730.116357803345                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4600207.672836769372                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3742327918.874158382416                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        89536                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           78                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        63568                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          102                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   4815721322                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2715084                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   3427375156                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     53785.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     34808.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     53916.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      5730176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      4068352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       9804800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         6528                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         6528                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        44767                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        31784                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          76600                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           51                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            51                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       235908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       943632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   5280448638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4600208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3749051299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       9035279686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       235908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4600208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4836116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6015656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6015656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6015656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       235908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       943632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   5280448638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4600208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3749051299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      9041295342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               153062                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         8122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         7238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         8512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         8838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        10418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5667941358                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             574288624                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8245811562                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                37030.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53872.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139871                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        13186                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   742.673745                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   611.702276                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   347.148248                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           26      0.20%      0.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1561     11.84%     12.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1078      8.18%     20.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          880      6.67%     26.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          845      6.41%     33.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          647      4.91%     38.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          560      4.25%     42.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          583      4.42%     46.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7006     53.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        13186                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9795968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             9027.140857                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   52.92                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               52.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    65426175.360000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    32283288.576000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   490221131.904000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 89600596.512000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 555453929.184000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 14704376.904000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1247689498.440000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1149.765786                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     28230119                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     36140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1020788281                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    73549135.296000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    36282297.744000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   522824000.832000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 89600596.512000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 558527537.568000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 12117669.312000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1292901237.264000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1191.429125                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     20566362                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     36140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1028452038                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              76575                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           51                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68253                       # Transaction distribution
system.membus.trans_dist::ReadExReq                21                       # Transaction distribution
system.membus.trans_dist::ReadExResp               21                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          76580                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       221501                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 221501                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9810816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9810816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76601                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76601    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               76601                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           188282842                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          697857949                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             64.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          243534                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       242416                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         2328                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        85935                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           85872                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.926689                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             198                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       185675                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         2302                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      2656037                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.376773                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.073496                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2290177     86.23%     86.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       121880      4.59%     90.81% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        45913      1.73%     92.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         5251      0.20%     92.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       192816      7.26%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      2656037                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000003                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000723                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              438690                       # Number of memory references committed
system.switch_cpus.commit.loads                437925                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             187005                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              878730                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            45                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       562003     56.16%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult           30      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       437925     43.76%     99.92% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite          765      0.08%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000723                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       192816                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            59006                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2490742                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             76782                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         81165                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           2305                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        79033                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            29                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1217237                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          6918                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         1755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1311185                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              243534                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        86070                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               2704915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            4662                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          800                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles          205                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            141735                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            27                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      2710006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.485850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     1.651413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2462695     90.87%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1             2774      0.10%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2             1704      0.06%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            14893      0.55%     91.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           138210      5.10%     96.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5              696      0.03%     96.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6              859      0.03%     96.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7             1079      0.04%     96.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            87096      3.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      2710006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.089769                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.483316                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads                  82                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           81802                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation            5                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           2340                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          67857                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1085168400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           2305                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           105218                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2309478                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         7878                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            105637                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        179484                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1192750                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          2687                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           512                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           1834                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents       166693                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1395106                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1844119                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1417120                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1179287                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           215688                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              42                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            497809                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  3649619                       # The number of ROB reads
system.switch_cpus.rob.writes                 2426955                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000723                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            157926                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       157565                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           68255                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            63007                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               50                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              50                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            41                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       157888                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           82                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       473552                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                473634                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     40398592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               40403840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          131313                       # Total snoops (count)
system.tol2bus.snoopTraffic                      6528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           289292                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001970                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 288722     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    570      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             289292                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 10547789079200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          378546400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             34.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             78000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         315854000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            29.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               10558335427200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185901                       # Simulator instruction rate (inst/s)
host_mem_usage                               17075044                       # Number of bytes of host memory used
host_op_rate                                   186028                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    59.17                       # Real time elapsed on the host
host_tick_rate                              178233830                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11007561                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010546                       # Number of seconds simulated
sim_ticks                                 10546348000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       740764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1481545                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3732609                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3734400                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10006813                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.636588                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.636588                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts        19620                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1956958                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    14                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.468112                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6342616                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               7285                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          464246                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5150202                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         7419                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11720262                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       6335331                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26116                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      12342180                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             54                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19495                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            61                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         8312                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          12150419                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10649210                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.591952                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           7192467                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.403901                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10660471                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         14362667                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8697835                       # number of integer regfile writes
system.switch_cpus.ipc                       0.379278                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.379278                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       6003819     48.54%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          284      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      6356897     51.40%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         7298      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       12368298                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3940791                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.318620                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          250316      6.35%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             87      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      6.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3687077     93.56%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3311      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       16309089                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55075314                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10649210                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13433696                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11720248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          12368298                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1713448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        32059                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1724113                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     26365870                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.469103                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.742934                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     17308016     65.65%     65.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      6428230     24.38%     90.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1950717      7.40%     97.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       677001      2.57%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         1899      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            7      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     26365870                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.469103                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads          428                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          142                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5150202                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         7419                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21042831                       # number of misc regfile reads
system.switch_cpus.numCycles                 26365870                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1574903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5242                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3149802                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5242                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2224728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2224728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2224728                       # number of overall hits
system.cpu.dcache.overall_hits::total         2224728                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      2503777                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2503777                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2503777                       # number of overall misses
system.cpu.dcache.overall_misses::total       2503777                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  86168991200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  86168991200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  86168991200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  86168991200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4728505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4728505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4728505                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4728505                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.529507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.529507                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.529507                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.529507                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34415.601389                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34415.601389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34415.601389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34415.601389                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10096676                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        11756                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            822272                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             179                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.278998                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    65.675978                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1574899                       # number of writebacks
system.cpu.dcache.writebacks::total           1574899                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       928878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       928878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       928878                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       928878                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1574899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1574899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1574899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1574899                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  49182451200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49182451200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  49182451200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49182451200                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.333065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.333065                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.333065                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.333065                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31228.955762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31228.955762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31228.955762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31228.955762                       # average overall mshr miss latency
system.cpu.dcache.replacements                1574899                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2220006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2220006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2501257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2501257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  86115980800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86115980800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4721263                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4721263                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.529786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.529786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34429.081378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34429.081378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       926855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       926855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1574402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1574402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  49172586800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49172586800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.333471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.333471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 31232.548485                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31232.548485                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data         4722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     53010400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     53010400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         7242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.347970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.347970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21035.873016                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21035.873016                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2023                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2023                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          497                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          497                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      9864400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9864400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.068627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.068627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19847.887324                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19847.887324                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3800888                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1575155                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.413025                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          39402939                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         39402939                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1393649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1393649                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1393649                       # number of overall hits
system.cpu.icache.overall_hits::total         1393649                       # number of overall hits
system.cpu.icache.demand_accesses::.switch_cpus.inst      1393649                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1393649                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1393649                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1393649                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1393649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1393649                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1393649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1393649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   41                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1535402                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                41                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          37448.829268                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst           39                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.076172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.080078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.080078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11149192                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11149192                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  10546348000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data      1023978                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1023978                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1023978                       # number of overall hits
system.l2.overall_hits::total                 1023978                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       550921                       # number of demand (read+write) misses
system.l2.demand_misses::total                 550921                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       550921                       # number of overall misses
system.l2.overall_misses::total                550921                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  40444020799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40444020799                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  40444020799                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40444020799                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1574899                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1574899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1574899                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1574899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.349814                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.349814                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.349814                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.349814                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 73411.652123                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73411.652123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 73411.652123                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73411.652123                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1183                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        15                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      78.866667                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    431891                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 517                       # number of writebacks
system.l2.writebacks::total                       517                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data       242151                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              242151                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data       242151                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             242151                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.data       308770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            308770                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       437127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       308770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           745897                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  28928687000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28928687000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  38099185909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  28928687000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67027872909                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.196057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.196057                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.196057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.473616                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93690.083233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93690.083233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87158.162065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93690.083233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89862.102823                       # average overall mshr miss latency
system.l2.replacements                         740763                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1101                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1101                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1573798                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1573798                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1573798                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1573798                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       437127                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         437127                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  38099185909                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  38099185909                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87158.162065                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87158.162065                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   273                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          224                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 224                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      7686400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7686400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.450704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.450704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 34314.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 34314.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          216                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            216                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      6003600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6003600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.434608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.434608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 27794.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 27794.444444                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1023705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1023705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       550697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          550697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  40436334399                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  40436334399                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1574402                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1574402                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.349782                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.349782                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 73427.555260                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73427.555260                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data       242143                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       242143                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       308554                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       308554                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  28922683400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28922683400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.195982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.195982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93736.212786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93736.212786                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 3330062                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             3418318                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                55108                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                748962                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8009.713270                       # Cycle average of tags in use
system.l2.tags.total_refs                     3038885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2014899                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.508207                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7996.251054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.462215                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.976105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977748                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1445                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         6557                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001099                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.977051                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52403675                       # Number of tag accesses
system.l2.tags.data_accesses                 52403675                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        98.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    863146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    616468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010019470370                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1903433                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 90                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      740781                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        517                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1481562                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1034                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1948                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   936                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      10.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.89                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1481562                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1034                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   97925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  111352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  121687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  128290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  122786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  121928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  108269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  102412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  85161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  78756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  61866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  55380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  40961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  36121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  21069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  13369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  10924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   6047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   4685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   2183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   1672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      2                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   258487.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  235088.798622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  110463.844890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-131071            2     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-344063            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  124672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                94819968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                66176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   8990.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   10546298398                       # Total gap between requests
system.mem_ctrls.avgGap                      14226.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     55241344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     39453952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         6144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 5237959528.739236831665                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3741006080.967553615570                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 582571.331801302149                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       863770                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       617792                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1034                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  44653045451                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  32140123422                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 239629019952                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     51695.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     52024.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 231749535.74                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     55281408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     39538688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      94820096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        66176                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        66176                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       431886                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       308896                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         740782                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          517                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           517                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher   5241758379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3749040711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       8990799090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6274779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6274779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6274779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   5241758379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3749040711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      8997073869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1479614                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  96                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       110574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        91928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        72230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       115358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        79900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        90896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        89186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        78978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        91598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        71486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       107786                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        95466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       105416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        90064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        95504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             51873509885                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5551511728                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        76793168873                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35058.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51900.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1351940                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 84                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.37                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.50                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       127679                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   741.691022                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   610.575891                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   347.498080                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          238      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15119     11.84%     12.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10670      8.36%     20.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8771      6.87%     27.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7493      5.87%     33.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6464      5.06%     38.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5776      4.52%     42.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5446      4.27%     46.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        67702     53.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       127679                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              94695296                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               6144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             8978.965610                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.582571                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   52.64                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               52.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    642704182.848000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    317206191.456001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4825237838.399996                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  386666.112000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 872800055.232015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 5385593350.367997                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 153783951.888000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  12197712236.304003                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1156.581618                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    297119673                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    352040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9897188327                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    702546481.727999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    346764537.504000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   4967628849.791992                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  101754.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 872800055.232015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 5426998411.296010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 118966059.744001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  12435806149.535999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1179.157577                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    206480250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    352040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9987827750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             740568                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          517                       # Transaction distribution
system.membus.trans_dist::CleanEvict           740247                       # Transaction distribution
system.membus.trans_dist::ReadExReq               216                       # Transaction distribution
system.membus.trans_dist::ReadExResp              216                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         740565                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2222329                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2222329                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     94886528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                94886528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            740781                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  740781    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              740781                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1909827870                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6752605423                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             64.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2389112                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2387599                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        19499                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       847177                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          847165                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.998584                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             442                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1697828                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        19495                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     25884540                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.386594                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.089179                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     22267135     86.02%     86.02% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1174563      4.54%     90.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       444729      1.72%     92.28% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        49660      0.19%     92.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1948453      7.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     25884540                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      9999997                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10006813                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4386006                       # Number of memory references committed
system.switch_cpus.commit.loads               4378764                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1870383                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8784792                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls           426                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5620523     56.17%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult          284      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4378764     43.76%     99.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite         7242      0.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10006813                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1948453                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           563090                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      24235851                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            742366                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        805068                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          19495                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       784049                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             4                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11954858                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         42411                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         3828                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12812801                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2389112                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       847607                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              26342543                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           38998                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           1393649                       # Number of cache lines fetched
system.switch_cpus.fetch.nisnDist::samples     26365870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.486234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     1.648231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         23951227     90.84%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            22424      0.09%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            15857      0.06%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           137684      0.52%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          1380966      5.24%     96.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             5013      0.02%     96.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             4037      0.02%     96.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7             9649      0.04%     96.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           839013      3.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     26365870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.090614                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.485962                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads                 573                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          771443                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores            177                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          142                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         659760                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  10546348000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          19495                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1022910                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        22426740                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        88158                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1042128                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1766439                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11744521                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         12153                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3944                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          16521                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents      1657616                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13782921                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            18173147                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         13938174                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      11798658                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1984267                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             284                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4921094                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 35640728                       # The number of ROB reads
system.switch_cpus.rob.writes                23890970                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999997                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10006813                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           1574402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1573798                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          740246                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           612663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             497                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1574402                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4724697                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4724697                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    403174144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              403174144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1353426                       # Total snoops (count)
system.tol2bus.snoopTraffic                     66176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2928325                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001790                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042272                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2923083     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5242      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2928325                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10546348000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3779760596                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             35.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3149798000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            29.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
