;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	CMP @3, 0
	SPL 0, <402
	SPL 0, <402
	SUB 30, 9
	SUB @127, 106
	DJN @-210, #20
	ADD -91, <-20
	CMP -207, <-120
	CMP #12, @10
	CMP #12, @10
	SPL 0, <402
	SUB #12, @223
	CMP -207, <-721
	SUB @1, -1
	SUB #10, <3
	SUB #10, <3
	SPL 0, <402
	SUB @181, 103
	SLT 721, -11
	MOV -7, <-20
	SLT 701, 260
	SPL 0, <402
	SUB #0, -40
	SUB 30, 9
	SLT #101, <-201
	ADD 30, 9
	SLT #101, <-201
	CMP #12, @10
	CMP #12, @10
	CMP #12, @10
	SUB 721, -11
	SLT -1, <-20
	SLT 701, 260
	DJN 20, #10
	DJN 20, #10
	SLT -1, <-20
	MOV -1, <-20
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	CMP -207, <-120
	MOV -1, <-20
	ADD 210, 60
	DJN -1, @-20
