Qflow placement logfile created on Mon Sep 26 10:32:47 AM EDT 2022
Running vlog2Cel to generate input files for graywolf
vlog2Cel  -l  /usr/local/share/qflow/tech/osu035_redm4/osu035_redm4_stdcells.lef -u 100 -o /home/kali/Desktop/VLSI-Design/projects/HW_Trojans/NonHWT/layout/non_active_hwt.cel /home/kali/Desktop/VLSI-Design/projects/HW_Trojans/NonHWT/synthesis/non_active_hwt.rtlnopwr.v
No non_active_hwt.cel1 file found for project. . . no partial blockages to apply to layout.
No non_active_hwt.cel2 file found for project. . . continuing without pin placement hints
Running GrayWolf placement
graywolf  non_active_hwt

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :5
Total cell width   :2.24e+03
Total cell height  :1.00e+04
Total cell area    :4.48e+06
Total core area    :4.48e+06
Average cell height:2.00e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Splitting non_active_hwt.cel into non_active_hwt.scel and non_active_hwt.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]



TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 
 block left edge is at -399
 the longest block length is 2240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:2240
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    3
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 2240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:2240
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    4
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 2240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:2240
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    3
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 2240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:2240
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    3
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 2240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:2240
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    4
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 2240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:2240
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    3
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 2240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:2240
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    3
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 2240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:2240
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =    4
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 3
***********************************************


TimberWolfSC terminated normally with no errors and 0 warning[s]


twflow terminated normally with no errors and 0 warning[s]

Running getantennacell to determine cell to use for antenna anchors.
getantennacell.tcl non_active_hwt  /usr/local/share/qflow/tech/osu035_redm4/osu035_redm4_stdcells.lef 
Running getfillcell to determine cell to use for fill.
getfillcell.tcl non_active_hwt  /usr/local/share/qflow/tech/osu035_redm4/osu035_redm4_stdcells.lef FILL
Using cell FILL for fill
Running place2def to translate graywolf output to DEF format.
place2def.tcl non_active_hwt FILL 
Running place2def.tcl
DEF database: 100 units per micron
Limits: xbot = -750.0 ybot = -200 xtop = 2350.0 ytop = 1800
Core values: 80 100 2320 2100
Offsets: 80 100
4 routing layers
11 horizontal tracks from 0.0 to 2200.0 step 200 (M1, M3, ...)
21 vertical tracks from -480.0 to 2880.0 step 160 (M2, M4, ...)
Summary: Total components = 5
  Fill cells  = 0
  Other cells = 5
Done with place2def.tcl
Running addspacers to generate power stripes and align cell right edge
addspacers -stripe 5 150 PG -stripe 5.0 150.0 PG -p vdd -g gnd -f FILL -O -stripe 5.0 150.0 PG  -l  /usr/local/share/qflow/tech/osu035_redm4/osu035_redm4_stdcells.lef -o non_active_hwt_filled.def non_active_hwt
Stripe pitch requested = 150, stripe pitch used = 150.4
Stripe width requested = 5, stripe width used = 6.4
Warning: Design is too small for power stripes (pitch = 11.2, width = 6.4)!
No stripe information supplied;  no stripes generated.
Initial core layout: (80 100) to (2320 2100) (scale um * 100)
Stripe pitch reduced from 150 to 11.2 to fit in layout
Running arrangepins to adjust pin positions for optimal routing.
arrangepins.tcl  non_active_hwt
Reading info file non_active_hwt.info. . .
Reading DEF file non_active_hwt.def. . .
Recalculating pin positions
Writing DEF file non_active_hwt_mod.def. . .
Done with arrangepins.tcl
DEF2Verilog -v /home/kali/Desktop/VLSI-Design/projects/HW_Trojans/NonHWT/synthesis/non_active_hwt.rtlnopwr.v -o /home/kali/Desktop/VLSI-Design/projects/HW_Trojans/NonHWT/synthesis/non_active_hwt_anno.v
-p vdd -g gnd  -l  /usr/local/share/qflow/tech/osu035_redm4/osu035_redm4_stdcells.lef non_active_hwt.def

Generating RTL verilog and SPICE netlist file in directory
   /home/kali/Desktop/VLSI-Design/projects/HW_Trojans/NonHWT/synthesis
Files:
   Verilog: /home/kali/Desktop/VLSI-Design/projects/HW_Trojans/NonHWT/synthesis/non_active_hwt.rtl.v
   Verilog: /home/kali/Desktop/VLSI-Design/projects/HW_Trojans/NonHWT/synthesis/non_active_hwt.rtlnopwr.v
   Verilog: /home/kali/Desktop/VLSI-Design/projects/HW_Trojans/NonHWT/synthesis/non_active_hwt.rtlbb.v
   Spice:   /home/kali/Desktop/VLSI-Design/projects/HW_Trojans/NonHWT/synthesis/non_active_hwt.spc

Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd -o non_active_hwt.rtl.v non_active_hwt_anno.v
vlog2Verilog -c -p -v vdd -g gnd -o non_active_hwt.rtlnopwr.v non_active_hwt_anno.v
vlog2Verilog -c -b -p -n -v vdd -g gnd -o non_active_hwt.rtlbb.v non_active_hwt_anno.v
Running vlog2Spice.
vlog2Spice -i -l  /usr/local/share/qflow/tech/osu035_redm4/osu035_stdcells.sp -o non_active_hwt.spc non_active_hwt.rtl.v
Placement script ended on Mon Sep 26 10:32:48 AM EDT 2022
