
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035662                       # Number of seconds simulated
sim_ticks                                 35661952173                       # Number of ticks simulated
final_tick                               565226332110                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58877                       # Simulator instruction rate (inst/s)
host_op_rate                                    74331                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 950835                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888340                       # Number of bytes of host memory used
host_seconds                                 37505.92                       # Real time elapsed on the host
sim_insts                                  2208220123                       # Number of instructions simulated
sim_ops                                    2787860718                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2629632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       959744                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3592832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1101824                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1101824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20544                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7498                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28069                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8608                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8608                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     73737747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        61017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26912268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100746924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        61017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              96910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30896346                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30896346                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30896346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     73737747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        61017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26912268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              131643270                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85520270                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30972552                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25417546                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014389                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13174255                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12092225                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162854                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87086                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32015163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170076223                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30972552                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15255079                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36577583                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10795128                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6769802                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15661789                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       801809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84110618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.485131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.332043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47533035     56.51%     56.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649446      4.34%     60.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3211549      3.82%     64.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3443497      4.09%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3017993      3.59%     72.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1580226      1.88%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1030558      1.23%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2688082      3.20%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17956232     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84110618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362166                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.988724                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33678366                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6351757                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34796872                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542005                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8741609                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5067491                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6777                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201737098                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51122                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8741609                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35336101                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2791411                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       879326                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33648248                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2713915                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194937078                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12292                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1691720                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748175                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           56                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270709357                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909055097                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909055097                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102450098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34183                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18161                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7225739                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19254933                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10019747                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240879                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3184616                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183832379                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34169                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147758093                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281793                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60909923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186169189                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84110618                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756712                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909140                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29912617     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17846047     21.22%     56.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11963182     14.22%     71.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7624300      9.06%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7547377      8.97%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4434370      5.27%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3381320      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747736      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653669      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84110618                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082934     69.95%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            38      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203737     13.16%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261428     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121548473     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013798      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15746999     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8432801      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147758093                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.727755                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548137                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010478                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381456730                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244777524                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143613152                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149306230                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263783                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7042804                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          425                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2278074                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8741609                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2026297                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159444                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183866548                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       331759                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19254933                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10019747                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18147                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115088                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7031                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231039                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127921                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358960                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145184689                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14802429                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573400                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22997066                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20580467                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8194637                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.697664                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143759913                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143613152                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93700540                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261654442                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.679288                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358108                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61447979                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039849                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75369009                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624301                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171275                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30059386     39.88%     39.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450796     27.13%     67.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8378196     11.12%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291678      5.69%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3683143      4.89%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1813785      2.41%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1994570      2.65%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008859      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3688596      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75369009                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3688596                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255550312                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376489646                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1409652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.855203                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.855203                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169313                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169313                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655539108                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196983172                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189201433                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85520270                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32129742                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26215034                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2144909                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13617888                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12659407                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3323112                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94281                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33298982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174566494                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32129742                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15982519                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37838046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11190996                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5043269                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16213419                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       829923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85208670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.533428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.337620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47370624     55.59%     55.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3105024      3.64%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4637685      5.44%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3226816      3.79%     68.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2250467      2.64%     71.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2201077      2.58%     73.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1340666      1.57%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2852588      3.35%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18223723     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85208670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375697                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041229                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34241568                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5277993                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36134028                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       526995                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9028080                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5410516                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209097387                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9028080                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36159043                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         507870                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2000637                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34704508                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2808527                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202885424                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1171232                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       956032                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    284601951                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    944432238                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    944432238                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175219383                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109382550                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36637                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17468                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8336530                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18602877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9524165                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113689                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3131094                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         189081792                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34871                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151056581                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299207                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63023038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    192878731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85208670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772784                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915172                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30501045     35.80%     35.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16928373     19.87%     55.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12481507     14.65%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8182566      9.60%     79.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8187156      9.61%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3957506      4.64%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3512658      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       657478      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       800381      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85208670                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         823464     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163094     14.11%     85.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169122     14.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126361303     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1907397      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17406      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14848691      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7921784      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151056581                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766325                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1155680                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388776717                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    252140095                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146879401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152212261                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       473872                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7217339                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6476                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          395                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2284035                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9028080                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         266155                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49735                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    189116665                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       653855                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18602877                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9524165                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17465                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42028                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          395                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1308528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1165615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2474143                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148281865                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13875666                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2774714                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21607704                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21072743                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7732038                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733880                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146942921                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146879401                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95170016                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        270402459                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.717481                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351957                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101877208                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125578018                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63538852                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2162094                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76180590                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.648425                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173991                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29179458     38.30%     38.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21794277     28.61%     66.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8234086     10.81%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4610833      6.05%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3915340      5.14%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1751440      2.30%     91.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1677564      2.20%     93.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1141610      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3875982      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76180590                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101877208                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125578018                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18625665                       # Number of memory references committed
system.switch_cpus1.commit.loads             11385535                       # Number of loads committed
system.switch_cpus1.commit.membars              17406                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18219992                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113052567                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2597302                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3875982                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           261421478                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          387267543                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17949                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 311600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101877208                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125578018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101877208                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839445                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839445                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191264                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191264                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665966489                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      204342111                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192167900                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34812                       # number of misc regfile writes
system.l2.replacements                          28069                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           866036                       # Total number of references to valid blocks.
system.l2.sampled_refs                          36261                       # Sample count of references to valid blocks.
system.l2.avg_refs                          23.883401                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            62.190321                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.916034                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4240.665383                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.780846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1524.961334                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1594.974523                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            764.511560                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007592                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.517659                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000339                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.186153                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.194699                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.093324                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        74940                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26133                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  101073                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25494                       # number of Writeback hits
system.l2.Writeback_hits::total                 25494                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        74940                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26133                       # number of demand (read+write) hits
system.l2.demand_hits::total                   101073                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        74940                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26133                       # number of overall hits
system.l2.overall_hits::total                  101073                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20544                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7498                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28069                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20544                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7498                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28069                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20544                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7498                       # number of overall misses
system.l2.overall_misses::total                 28069                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       430696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1139594384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       757275                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    418084508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1558866863                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       430696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1139594384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       757275                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    418084508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1558866863                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       430696                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1139594384                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       757275                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    418084508                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1558866863                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95484                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              129142                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25494                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25494                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95484                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33631                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               129142                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95484                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33631                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              129142                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.215156                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.222949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.217350                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.215156                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.222949                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.217350                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.215156                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.222949                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.217350                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55470.910436                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44545.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55759.470259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55536.957604                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55470.910436                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44545.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55759.470259                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55536.957604                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55470.910436                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44545.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55759.470259                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55536.957604                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8608                       # number of writebacks
system.l2.writebacks::total                      8608                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20544                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7498                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28069                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28069                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28069                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       373318                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1021756992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       660273                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    374745008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1397535591                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       373318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1021756992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       660273                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    374745008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1397535591                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       373318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1021756992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       660273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    374745008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1397535591                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.215156                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.222949                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.217350                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.215156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.222949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.217350                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.215156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.222949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.217350                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37331.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49735.056075                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38839.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49979.328888                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49789.290356                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37331.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49735.056075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38839.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49979.328888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49789.290356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37331.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49735.056075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38839.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49979.328888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49789.290356                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997553                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015669439                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846671.707273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997553                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15661778                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15661778                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15661778                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15661778                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15661778                       # number of overall hits
system.cpu0.icache.overall_hits::total       15661778                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       529135                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       529135                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       529135                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       529135                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       529135                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       529135                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15661789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15661789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15661789                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15661789                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15661789                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15661789                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48103.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48103.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48103.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       440696                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       440696                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       440696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       440696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       440696                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       440696                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95484                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191902215                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95740                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.410017                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.479511                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.520489                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915936                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084064                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11637633                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11637633                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709490                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709490                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17248                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17248                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19347123                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19347123                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19347123                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19347123                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356522                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356522                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           35                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356557                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356557                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356557                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356557                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10926111036                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10926111036                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1732197                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1732197                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10927843233                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10927843233                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10927843233                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10927843233                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11994155                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11994155                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19703680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19703680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19703680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19703680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029725                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029725                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018096                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018096                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018096                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018096                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30646.386579                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30646.386579                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 49491.342857                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49491.342857                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30648.236419                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30648.236419                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30648.236419                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30648.236419                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16985                       # number of writebacks
system.cpu0.dcache.writebacks::total            16985                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261038                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261038                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           35                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261073                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261073                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261073                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261073                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95484                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95484                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95484                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95484                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1779610230                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1779610230                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1779610230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1779610230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1779610230                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1779610230                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004846                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004846                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004846                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004846                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18637.784655                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18637.784655                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18637.784655                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18637.784655                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18637.784655                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18637.784655                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.013720                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022563965                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2208561.479482                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.013720                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025663                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740407                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16213400                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16213400                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16213400                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16213400                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16213400                       # number of overall hits
system.cpu1.icache.overall_hits::total       16213400                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       919109                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       919109                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       919109                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       919109                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       919109                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       919109                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16213419                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16213419                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16213419                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16213419                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16213419                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16213419                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48374.157895                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48374.157895                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48374.157895                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48374.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48374.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48374.157895                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       792276                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       792276                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       792276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       792276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       792276                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       792276                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46604.470588                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46604.470588                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46604.470588                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46604.470588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46604.470588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46604.470588                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33631                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164942476                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33887                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4867.426329                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.017253                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.982747                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902411                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097589                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10561615                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10561615                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7205318                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7205318                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17435                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17435                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17406                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17406                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17766933                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17766933                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17766933                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17766933                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68348                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68348                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68348                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68348                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68348                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68348                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2035137372                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2035137372                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2035137372                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2035137372                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2035137372                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2035137372                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10629963                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10629963                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7205318                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7205318                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17406                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17406                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17835281                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17835281                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17835281                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17835281                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006430                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003832                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003832                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003832                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003832                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29776.107157                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29776.107157                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29776.107157                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29776.107157                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29776.107157                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29776.107157                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8509                       # number of writebacks
system.cpu1.dcache.writebacks::total             8509                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34717                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34717                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34717                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34717                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34717                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34717                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33631                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33631                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33631                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33631                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33631                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33631                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    642333539                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    642333539                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    642333539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    642333539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    642333539                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    642333539                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19099.448098                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19099.448098                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19099.448098                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19099.448098                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19099.448098                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19099.448098                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
