/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [18:0] _03_;
  reg [4:0] _04_;
  wire [25:0] _05_;
  wire [8:0] _06_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [17:0] celloutsig_0_30z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [29:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire [12:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_45z = celloutsig_0_4z ? celloutsig_0_14z : in_data[40];
  assign celloutsig_0_4z = _00_ ? celloutsig_0_0z : celloutsig_0_2z[6];
  assign celloutsig_0_7z = !(celloutsig_0_3z[0] ? _01_ : celloutsig_0_0z);
  assign celloutsig_0_44z = ~celloutsig_0_17z[5];
  assign celloutsig_0_28z = ~celloutsig_0_7z;
  assign celloutsig_0_8z = ~((celloutsig_0_2z[5] | celloutsig_0_4z) & (celloutsig_0_5z | celloutsig_0_4z));
  assign celloutsig_1_7z = ~(celloutsig_1_10z ^ celloutsig_1_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z[2] ^ celloutsig_0_2z[3]);
  assign celloutsig_0_24z = ~(celloutsig_0_19z ^ celloutsig_0_17z[2]);
  assign celloutsig_1_12z = { celloutsig_1_1z[4:3], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_9z } + { in_data[122:119], celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_2z = { _02_[6:3], _00_, _02_[1:0] } + { _01_, _02_[6:3], _00_, celloutsig_0_0z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_0_2z[6:5], celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_25z };
  reg [8:0] _19_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _19_ <= 9'h000;
    else _19_ <= { in_data[35:28], celloutsig_0_0z };
  assign { _06_[8], _01_, _02_[6:3], _00_, _02_[1:0] } = _19_;
  reg [25:0] _20_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 26'h0000000;
    else _20_ <= { celloutsig_0_12z[2:1], celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_20z };
  assign { _05_[25:18], _03_[18:1] } = _20_;
  assign celloutsig_0_10z = { _06_[8], _01_, _02_[6:5], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z } / { 1'h1, _02_[4:3], _00_, _02_[1], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_30z = { _03_[10:8], celloutsig_0_19z, celloutsig_0_28z, _06_[8], _01_, _02_[6:3], _00_, _02_[1:0], celloutsig_0_12z } / { 1'h1, celloutsig_0_27z[2:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_13z };
  assign celloutsig_0_46z = { celloutsig_0_6z[3], _05_[25:18], _03_[18:1] } == { celloutsig_0_39z, celloutsig_0_13z, celloutsig_0_45z, celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_26z };
  assign celloutsig_0_13z = { _01_, _02_[6:3], _00_, _02_[1:0] } == { _06_[8], _01_, _02_[6:3], _00_, celloutsig_0_0z };
  assign celloutsig_0_15z = { in_data[28], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_9z } == { _06_[8], _01_, _02_[6:4], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[92:71] === in_data[29:8];
  assign celloutsig_0_55z = ! { _04_[3:1], celloutsig_0_25z };
  assign celloutsig_0_9z = ! { celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_11z = ! in_data[88:83];
  assign celloutsig_0_25z = ! { celloutsig_0_17z[4:0], celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_8z };
  assign celloutsig_1_9z = { in_data[154:153], celloutsig_1_7z } || { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_3z[10:3], celloutsig_1_10z } || { celloutsig_1_1z[6], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_18z = { in_data[12:8], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z } || { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_18z } || { celloutsig_0_17z[5:3], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_1_6z = { celloutsig_1_3z[9:0], celloutsig_1_10z } < in_data[170:160];
  assign celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_9z } < { celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_21z = in_data[11:3] < in_data[93:85];
  assign celloutsig_1_2z = in_data[159] & ~(celloutsig_1_0z[0]);
  assign celloutsig_0_5z = celloutsig_0_3z[1] & ~(celloutsig_0_0z);
  assign celloutsig_0_29z = celloutsig_0_20z & ~(celloutsig_0_12z[2]);
  assign celloutsig_0_16z = ~ { celloutsig_0_2z[4:3], celloutsig_0_9z };
  assign celloutsig_0_26z = ~ { celloutsig_0_2z[2:0], celloutsig_0_20z };
  assign celloutsig_0_52z = & celloutsig_0_26z;
  assign celloutsig_1_10z = & { celloutsig_1_4z, in_data[158:137] };
  assign celloutsig_1_8z = & { celloutsig_1_2z, celloutsig_1_0z, in_data[127:126] };
  assign celloutsig_0_22z = & { celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_4z = | celloutsig_1_0z[4:0];
  assign celloutsig_0_39z = celloutsig_0_2z[3] & celloutsig_0_20z;
  assign celloutsig_0_3z = celloutsig_0_2z[4:0] - in_data[39:35];
  assign celloutsig_0_47z = { celloutsig_0_12z[0], celloutsig_0_46z, celloutsig_0_46z, celloutsig_0_46z, _04_, celloutsig_0_44z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_44z, celloutsig_0_20z, _06_[8], _01_, _02_[6:3], _00_, _02_[1:0], celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_22z } - { in_data[37:32], celloutsig_0_2z, celloutsig_0_6z, _04_, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_56z = { celloutsig_0_47z[17:14], celloutsig_0_52z, celloutsig_0_10z, celloutsig_0_28z } - celloutsig_0_30z[17:5];
  assign celloutsig_1_0z = in_data[188:181] - in_data[111:104];
  assign celloutsig_1_3z = { celloutsig_1_0z[3:0], celloutsig_1_1z } - { celloutsig_1_1z[5:3], celloutsig_1_0z };
  assign celloutsig_0_12z = { _02_[4:3], _00_, _02_[1] } - celloutsig_0_6z[5:2];
  assign celloutsig_0_17z = in_data[16:11] - in_data[54:49];
  assign celloutsig_0_27z = { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_14z } - { _03_[2], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_24z };
  assign celloutsig_1_1z = in_data[165:159] ^ celloutsig_1_0z[7:1];
  assign celloutsig_0_6z = { _01_, _02_[6:3], _00_, _02_[1:0] } ^ in_data[39:32];
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_6z } ^ celloutsig_1_0z[4:1];
  assign _02_[2] = _00_;
  assign _03_[0] = celloutsig_0_29z;
  assign _05_[17:0] = _03_[18:1];
  assign _06_[7:0] = { _01_, _02_[6:3], _00_, _02_[1:0] };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
