<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p158" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_158{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_158{left:573px;bottom:1130px;}
#t3_158{left:573px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.02px;}
#t4_158{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_158{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t6_158{left:138px;bottom:967px;letter-spacing:0.13px;}
#t7_158{left:206px;bottom:967px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8_158{left:804px;bottom:967px;letter-spacing:-0.16px;}
#t9_158{left:138px;bottom:932px;letter-spacing:0.12px;}
#ta_158{left:204px;bottom:932px;letter-spacing:0.07px;word-spacing:0.03px;}
#tb_158{left:138px;bottom:906px;letter-spacing:0.06px;word-spacing:0.06px;}
#tc_158{left:138px;bottom:873px;letter-spacing:0.11px;}
#td_158{left:226px;bottom:873px;letter-spacing:-0.15px;}
#te_158{left:350px;bottom:873px;}
#tf_158{left:370px;bottom:873px;letter-spacing:-0.15px;}
#tg_158{left:138px;bottom:847px;letter-spacing:0.13px;word-spacing:-0.02px;}
#th_158{left:326px;bottom:847px;letter-spacing:0.11px;}
#ti_158{left:340px;bottom:847px;letter-spacing:0.1px;word-spacing:0.01px;}
#tj_158{left:685px;bottom:847px;letter-spacing:0.16px;}
#tk_158{left:695px;bottom:847px;}
#tl_158{left:138px;bottom:821px;letter-spacing:0.08px;word-spacing:1.08px;}
#tm_158{left:318px;bottom:821px;letter-spacing:0.03px;}
#tn_158{left:365px;bottom:821px;}
#to_158{left:370px;bottom:821px;letter-spacing:0.01px;}
#tp_158{left:411px;bottom:821px;letter-spacing:0.04px;word-spacing:1.18px;}
#tq_158{left:489px;bottom:821px;letter-spacing:0.18px;}
#tr_158{left:530px;bottom:821px;letter-spacing:0.11px;word-spacing:1.06px;}
#ts_158{left:787px;bottom:821px;letter-spacing:0.16px;}
#tt_158{left:836px;bottom:821px;letter-spacing:0.11px;}
#tu_158{left:138px;bottom:802px;letter-spacing:0.11px;word-spacing:-0.39px;}
#tv_158{left:272px;bottom:802px;letter-spacing:0.14px;}
#tw_158{left:323px;bottom:802px;letter-spacing:0.1px;word-spacing:-0.37px;}
#tx_158{left:796px;bottom:802px;letter-spacing:0.18px;}
#ty_158{left:841px;bottom:802px;letter-spacing:0.07px;}
#tz_158{left:138px;bottom:784px;letter-spacing:0.11px;word-spacing:0.31px;}
#t10_158{left:505px;bottom:784px;letter-spacing:0.17px;}
#t11_158{left:551px;bottom:784px;letter-spacing:0.11px;word-spacing:0.32px;}
#t12_158{left:138px;bottom:766px;letter-spacing:0.11px;word-spacing:0.86px;}
#t13_158{left:715px;bottom:766px;letter-spacing:0.22px;}
#t14_158{left:751px;bottom:766px;letter-spacing:0.1px;word-spacing:0.85px;}
#t15_158{left:138px;bottom:747px;letter-spacing:0.11px;word-spacing:0.01px;}
#t16_158{left:138px;bottom:721px;letter-spacing:0.11px;word-spacing:0.44px;}
#t17_158{left:783px;bottom:721px;letter-spacing:0.15px;}
#t18_158{left:838px;bottom:719px;letter-spacing:0.13px;}
#t19_158{left:138px;bottom:700px;letter-spacing:0.11px;word-spacing:0.72px;}
#t1a_158{left:265px;bottom:700px;letter-spacing:0.15px;}
#t1b_158{left:329px;bottom:698px;letter-spacing:0.13px;}
#t1c_158{left:351px;bottom:700px;letter-spacing:0.1px;word-spacing:0.76px;}
#t1d_158{left:721px;bottom:700px;letter-spacing:0.17px;}
#t1e_158{left:739px;bottom:700px;letter-spacing:0.07px;}
#t1f_158{left:762px;bottom:700px;letter-spacing:0.14px;}
#t1g_158{left:778px;bottom:700px;letter-spacing:0.17px;}
#t1h_158{left:797px;bottom:700px;letter-spacing:0.17px;}
#t1i_158{left:820px;bottom:700px;letter-spacing:0.12px;}
#t1j_158{left:138px;bottom:679px;letter-spacing:0.1px;word-spacing:-0.13px;}
#t1k_158{left:412px;bottom:679px;letter-spacing:0.17px;}
#t1l_158{left:430px;bottom:679px;letter-spacing:0.17px;}
#t1m_158{left:452px;bottom:679px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t1n_158{left:138px;bottom:661px;letter-spacing:0.17px;}
#t1o_158{left:193px;bottom:658px;}
#t1p_158{left:214px;bottom:661px;letter-spacing:0.11px;}
#t1q_158{left:138px;bottom:632px;letter-spacing:0.12px;word-spacing:1.36px;}
#t1r_158{left:621px;bottom:632px;letter-spacing:0.17px;}
#t1s_158{left:639px;bottom:632px;letter-spacing:0.13px;word-spacing:1.37px;}
#t1t_158{left:138px;bottom:614px;letter-spacing:0.11px;}
#t1u_158{left:599px;bottom:614px;letter-spacing:0.17px;}
#t1v_158{left:627px;bottom:611px;letter-spacing:0.13px;}
#t1w_158{left:663px;bottom:614px;letter-spacing:0.13px;word-spacing:-0.09px;}
#t1x_158{left:138px;bottom:585px;letter-spacing:0.12px;word-spacing:3.4px;}
#t1y_158{left:138px;bottom:567px;letter-spacing:0.17px;}
#t1z_158{left:202px;bottom:564px;letter-spacing:0.13px;}
#t20_158{left:229px;bottom:567px;letter-spacing:0.11px;word-spacing:1.12px;}
#t21_158{left:694px;bottom:567px;letter-spacing:0.17px;}
#t22_158{left:722px;bottom:564px;letter-spacing:0.13px;}
#t23_158{left:751px;bottom:567px;letter-spacing:0.11px;word-spacing:1.13px;}
#t24_158{left:138px;bottom:545px;letter-spacing:0.11px;word-spacing:0.16px;}
#t25_158{left:530px;bottom:545px;letter-spacing:0.17px;}
#t26_158{left:594px;bottom:543px;letter-spacing:0.13px;}
#t27_158{left:616px;bottom:545px;letter-spacing:0.09px;word-spacing:0.12px;}
#t28_158{left:676px;bottom:545px;letter-spacing:0.15px;}
#t29_158{left:740px;bottom:543px;letter-spacing:0.13px;}
#t2a_158{left:766px;bottom:545px;letter-spacing:0.1px;word-spacing:0.18px;}
#t2b_158{left:138px;bottom:524px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2c_158{left:489px;bottom:524px;letter-spacing:0.17px;}
#t2d_158{left:507px;bottom:524px;letter-spacing:0.11px;}
#t2e_158{left:138px;bottom:506px;letter-spacing:0.1px;word-spacing:-0.25px;}
#t2f_158{left:372px;bottom:506px;letter-spacing:0.17px;}
#t2g_158{left:390px;bottom:506px;letter-spacing:0.11px;word-spacing:-0.27px;}
#t2h_158{left:777px;bottom:506px;letter-spacing:0.17px;}
#t2i_158{left:795px;bottom:506px;letter-spacing:0.13px;word-spacing:-0.26px;}
#t2j_158{left:138px;bottom:488px;letter-spacing:0.12px;word-spacing:1.83px;}
#t2k_158{left:498px;bottom:488px;letter-spacing:0.17px;}
#t2l_158{left:517px;bottom:488px;letter-spacing:0.11px;word-spacing:1.86px;}
#t2m_158{left:138px;bottom:469px;letter-spacing:0.1px;word-spacing:1.62px;}
#t2n_158{left:138px;bottom:451px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2o_158{left:138px;bottom:425px;letter-spacing:0.11px;}
#t2p_158{left:568px;bottom:425px;letter-spacing:0.15px;}
#t2q_158{left:633px;bottom:423px;letter-spacing:0.13px;}
#t2r_158{left:655px;bottom:425px;}
#t2s_158{left:137px;bottom:389px;letter-spacing:0.11px;}
#t2t_158{left:137px;bottom:363px;letter-spacing:0.1px;word-spacing:0.85px;}
#t2u_158{left:758px;bottom:363px;letter-spacing:0.01px;}
#t2v_158{left:137px;bottom:344px;letter-spacing:0.17px;}
#t2w_158{left:183px;bottom:344px;letter-spacing:0.07px;}
#t2x_158{left:196px;bottom:344px;letter-spacing:0.16px;}
#t2y_158{left:209px;bottom:344px;letter-spacing:0.1px;word-spacing:-0.2px;}
#t2z_158{left:842px;bottom:344px;letter-spacing:0.06px;}
#t30_158{left:137px;bottom:326px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t31_158{left:137px;bottom:300px;letter-spacing:0.11px;word-spacing:0.33px;}
#t32_158{left:297px;bottom:300px;letter-spacing:0.09px;}
#t33_158{left:433px;bottom:300px;letter-spacing:0.03px;}
#t34_158{left:446px;bottom:300px;letter-spacing:0.17px;}
#t35_158{left:462px;bottom:300px;letter-spacing:0.12px;word-spacing:0.35px;}
#t36_158{left:811px;bottom:300px;letter-spacing:0.06px;}
#t37_158{left:825px;bottom:300px;letter-spacing:0.15px;}
#t38_158{left:138px;bottom:282px;letter-spacing:0.11px;word-spacing:0.3px;}
#t39_158{left:138px;bottom:263px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t3a_158{left:370px;bottom:263px;letter-spacing:0.09px;}
#t3b_158{left:138px;bottom:230px;letter-spacing:0.11px;}
#t3c_158{left:165px;bottom:189px;letter-spacing:-0.15px;}
#t3d_158{left:206px;bottom:189px;}
#t3e_158{left:227px;bottom:189px;letter-spacing:-0.17px;}
#t3f_158{left:284px;bottom:186px;letter-spacing:-0.02px;}
#t3g_158{left:165px;bottom:172px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t3h_158{left:193px;bottom:155px;letter-spacing:-0.16px;}
#t3i_158{left:193px;bottom:138px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t3j_158{left:267px;bottom:136px;}
#t3k_158{left:288px;bottom:138px;}
#t3l_158{left:299px;bottom:138px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3m_158{left:121px;bottom:1061px;letter-spacing:-0.16px;}
#t3n_158{left:231px;bottom:1061px;letter-spacing:-0.16px;}
#t3o_158{left:253px;bottom:1061px;letter-spacing:-0.16px;}
#t3p_158{left:341px;bottom:1061px;letter-spacing:-0.16px;}
#t3q_158{left:363px;bottom:1061px;letter-spacing:-0.16px;}
#t3r_158{left:451px;bottom:1061px;letter-spacing:-0.16px;}
#t3s_158{left:473px;bottom:1061px;letter-spacing:-0.16px;}
#t3t_158{left:561px;bottom:1061px;letter-spacing:-0.98px;}
#t3u_158{left:583px;bottom:1061px;letter-spacing:-0.16px;}
#t3v_158{left:806px;bottom:1061px;}
#t3w_158{left:165px;bottom:1033px;letter-spacing:-0.18px;}
#t3x_158{left:161px;bottom:1016px;letter-spacing:-0.13px;}
#t3y_158{left:294px;bottom:1033px;letter-spacing:-0.16px;}
#t3z_158{left:286px;bottom:1016px;letter-spacing:-0.26px;}
#t40_158{left:408px;bottom:1024px;letter-spacing:-0.07px;}
#t41_158{left:518px;bottom:1024px;letter-spacing:-0.09px;}
#t42_158{left:695px;bottom:1033px;}
#t43_158{left:657px;bottom:1016px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t44_158{left:178px;bottom:996px;}
#t45_158{left:300px;bottom:996px;}
#t46_158{left:410px;bottom:996px;}
#t47_158{left:520px;bottom:996px;}
#t48_158{left:693px;bottom:996px;letter-spacing:-0.97px;}

.s1_158{font-size:15px;font-family:Helvetica-Bold_ykj;color:#000;}
.s2_158{font-size:3px;font-family:Arial-Bold_vl;color:#7F7F7F;}
.s3_158{font-size:15px;font-family:Arial-Bold_vl;color:#000;}
.s4_158{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_158{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_158{font-size:14px;font-family:Courier_vm;color:#000;}
.s7_158{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_158{font-size:15px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s9_158{font-size:14px;font-family:Wingdings3_vw;color:#000;}
.sa_158{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sb_158{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.sc_158{font-size:15px;font-family:Courier-Oblique_vt;color:#030;}
.sd_158{font-size:12px;font-family:Courier-Oblique_vt;color:#030;}
.se_158{font-size:15px;font-family:Courier_vm;color:#000;}
.sf_158{font-size:15px;font-family:Courier-Oblique_vt;color:#000;}
.sg_158{font-size:12px;font-family:Courier-Oblique_vt;color:#000;}
.sh_158{font-size:11px;font-family:Courier_vm;color:#000;}
.si_158{font-size:14px;font-family:TimesNewRomanPSMT_vo;color:#000;}
.sj_158{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sk_158{font-size:14px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.t.v0_158{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts158" type="text/css" >

@font-face {
	font-family: Arial-Bold_vl;
	src: url("fonts/Arial-Bold_vl.woff") format("woff");
}

@font-face {
	font-family: Courier-Oblique_vt;
	src: url("fonts/Courier-Oblique_vt.woff") format("woff");
}

@font-face {
	font-family: Courier_vm;
	src: url("fonts/Courier_vm.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vi;
	src: url("fonts/TimesNewRomanPSMT_vi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vo;
	src: url("fonts/TimesNewRomanPSMT_vo.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_vw;
	src: url("fonts/Wingdings3_vw.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg158Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg158" style="-webkit-user-select: none;"><object width="935" height="1210" data="158/158.svg" type="image/svg+xml" id="pdf158" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_158" class="t s1_158">CTC1 </span><span id="t2_158" class="t v0_158 s2_158">I</span><span id="t3_158" class="t s3_158">Move Control Word to Floating Point </span>
<span id="t4_158" class="t s4_158">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span><span id="t5_158" class="t s4_158">171 </span>
<span id="t6_158" class="t s5_158">Format: </span><span id="t7_158" class="t s6_158">CTC1 rt, fs </span><span id="t8_158" class="t s7_158">MIPS32 </span>
<span id="t9_158" class="t s5_158">Purpose: </span><span id="ta_158" class="t s8_158">Move Control Word to Floating Point </span>
<span id="tb_158" class="t s8_158">To copy a word from a GPR to an FPU control register. </span>
<span id="tc_158" class="t s5_158">Description: </span><span id="td_158" class="t s6_158">FP_Control[fs] </span><span id="te_158" class="t s9_158"> </span><span id="tf_158" class="t s6_158">GPR[rt] </span>
<span id="tg_158" class="t s8_158">Copy the low word from GPR </span><span id="th_158" class="t sa_158">rt </span><span id="ti_158" class="t s8_158">into the FP (coprocessor 1) control register indicated by </span><span id="tj_158" class="t sa_158">fs</span><span id="tk_158" class="t s8_158">. </span>
<span id="tl_158" class="t s8_158">Writing to the floating point </span><span id="tm_158" class="t sa_158">Control</span><span id="tn_158" class="t s8_158">/</span><span id="to_158" class="t sa_158">Status </span><span id="tp_158" class="t s8_158">register, the </span><span id="tq_158" class="t sb_158">FCSR</span><span id="tr_158" class="t s8_158">, causes the appropriate exception if any </span><span id="ts_158" class="t sb_158">Cause </span><span id="tt_158" class="t s8_158">bit </span>
<span id="tu_158" class="t s8_158">and its corresponding </span><span id="tv_158" class="t sb_158">Enable </span><span id="tw_158" class="t s8_158">bit are both set. The register is written before the exception occurs. Writing to </span><span id="tx_158" class="t sb_158">FEXR </span><span id="ty_158" class="t s8_158">to </span>
<span id="tz_158" class="t s8_158">set a cause bit whose enable bit is already set, or writing to </span><span id="t10_158" class="t sb_158">FENR </span><span id="t11_158" class="t s8_158">to set an enable bit whose cause bit is already set </span>
<span id="t12_158" class="t s8_158">causes the appropriate exception. The register is written before the exception occurs and the </span><span id="t13_158" class="t sb_158">EPC </span><span id="t14_158" class="t s8_158">register contains </span>
<span id="t15_158" class="t s8_158">the address of the CTC1 instruction. </span>
<span id="t16_158" class="t s8_158">The definition of this instruction has been extended in Release 5 to support user mode read and write of </span><span id="t17_158" class="t sc_158">Status </span>
<span id="t18_158" class="t sd_158">FR </span>
<span id="t19_158" class="t s8_158">under the control of </span><span id="t1a_158" class="t sc_158">Config5 </span>
<span id="t1b_158" class="t sd_158">UFR </span>
<span id="t1c_158" class="t s8_158">. This optional feature is meant to facilitate transition from </span><span id="t1d_158" class="t sc_158">FR</span><span id="t1e_158" class="t se_158">=0 </span><span id="t1f_158" class="t s8_158">to </span><span id="t1g_158" class="t sc_158">FR</span><span id="t1h_158" class="t se_158">=1 </span><span id="t1i_158" class="t s8_158">float- </span>
<span id="t1j_158" class="t s8_158">ing-point register modes in order to obsolete </span><span id="t1k_158" class="t sc_158">FR</span><span id="t1l_158" class="t se_158">=0 </span><span id="t1m_158" class="t s8_158">mode in a future architecture release. User code may set and clear </span>
<span id="t1n_158" class="t sc_158">Status </span>
<span id="t1o_158" class="t sd_158">FR </span>
<span id="t1p_158" class="t s8_158">without kernel intervention, providing kernel explicitly provides permission. </span>
<span id="t1q_158" class="t s8_158">This UFR facility is not supported in Release 6 since Release 6 only allows </span><span id="t1r_158" class="t sc_158">FR</span><span id="t1s_158" class="t s8_158">=1 mode. Accessing the UFR and </span>
<span id="t1t_158" class="t s8_158">UNFR registers causes a Reserved Instruction exception in Release 6 since </span><span id="t1u_158" class="t sf_158">FIR </span>
<span id="t1v_158" class="t sg_158">UFRP </span>
<span id="t1w_158" class="t s8_158">is always 0. </span>
<span id="t1x_158" class="t s8_158">The definition of this instruction has been extended in Release 6 to allow user code to read and modify the </span>
<span id="t1y_158" class="t sf_158">Config5 </span>
<span id="t1z_158" class="t sg_158">FRE </span>
<span id="t20_158" class="t s8_158">bit. Such modification is allowed when this bit is present (as indicated by </span><span id="t21_158" class="t sf_158">FIR </span>
<span id="t22_158" class="t sg_158">UFRP </span>
<span id="t23_158" class="t s8_158">) and user mode </span>
<span id="t24_158" class="t s8_158">modification of the bit is enabled by the kernel (as indicated by </span><span id="t25_158" class="t sf_158">Config5 </span>
<span id="t26_158" class="t sg_158">UFE </span>
<span id="t27_158" class="t s8_158">). Setting </span><span id="t28_158" class="t sf_158">Config5 </span>
<span id="t29_158" class="t sg_158">FRE </span>
<span id="t2a_158" class="t s8_158">to 1 causes all </span>
<span id="t2b_158" class="t s8_158">floating point instructions which are not compatible with </span><span id="t2c_158" class="t sf_158">FR</span><span id="t2d_158" class="t s8_158">=1 mode to take an Reserved Instruction exception. This </span>
<span id="t2e_158" class="t s8_158">makes it possible to run pre-Release 6 </span><span id="t2f_158" class="t sf_158">FR</span><span id="t2g_158" class="t s8_158">=0 floating point code on a Release 6 core which only supports </span><span id="t2h_158" class="t sf_158">FR</span><span id="t2i_158" class="t s8_158">=1 mode, </span>
<span id="t2j_158" class="t s8_158">provided the kernel has been set up to trap and emulate </span><span id="t2k_158" class="t sf_158">FR</span><span id="t2l_158" class="t s8_158">=0 behavior for these instructions. These instructions </span>
<span id="t2m_158" class="t s8_158">include floating-point arithmetic instructions that read/write single-precision registers, LWC1, SWC1, MTC1, and </span>
<span id="t2n_158" class="t s8_158">MFC1 instructions. </span>
<span id="t2o_158" class="t s8_158">The FRE facility uses COP1 register aliases FRE and NFRE to access </span><span id="t2p_158" class="t sf_158">Config5 </span>
<span id="t2q_158" class="t sg_158">FRE </span>
<span id="t2r_158" class="t s8_158">. </span>
<span id="t2s_158" class="t s5_158">Restrictions: </span>
<span id="t2t_158" class="t s8_158">There are a few control registers defined for the floating point unit. Prior to Release 6, the result is </span><span id="t2u_158" class="t s5_158">UNPREDICT- </span>
<span id="t2v_158" class="t s5_158">ABLE </span><span id="t2w_158" class="t s8_158">if </span><span id="t2x_158" class="t sa_158">fs </span><span id="t2y_158" class="t s8_158">specifies a register that does not exist. In Release 6 and later, a Reserved Instruction exception occurs if </span><span id="t2z_158" class="t sa_158">fs </span>
<span id="t30_158" class="t s8_158">specifies a register that does not exist. </span>
<span id="t31_158" class="t s8_158">Furthermore, the result is </span><span id="t32_158" class="t s5_158">UNPREDICTABLE </span><span id="t33_158" class="t s8_158">if </span><span id="t34_158" class="t sa_158">fd </span><span id="t35_158" class="t s8_158">specifies the UFR, UNFR, FRE and NFRE aliases, with </span><span id="t36_158" class="t sa_158">fs </span><span id="t37_158" class="t s8_158">any- </span>
<span id="t38_158" class="t s8_158">thing other than 00000, GPR[0]. Release 6 implementations and later are required to produce a Reserved Instruction </span>
<span id="t39_158" class="t s8_158">exception; software must assume it is </span><span id="t3a_158" class="t s5_158">UNPREDICTABLE. </span>
<span id="t3b_158" class="t s5_158">Operation: </span>
<span id="t3c_158" class="t s6_158">temp </span><span id="t3d_158" class="t s9_158"> </span><span id="t3e_158" class="t s6_158">GPR[rt] </span>
<span id="t3f_158" class="t sh_158">31..0 </span>
<span id="t3g_158" class="t s6_158">if (fs = 1 or fs = 4) then </span>
<span id="t3h_158" class="t s6_158">/* clear UFR or UNFR(CP1 Register 1)*/ </span>
<span id="t3i_158" class="t s6_158">if Config </span>
<span id="t3j_158" class="t sh_158">AR </span>
<span id="t3k_158" class="t si_158">≥ </span><span id="t3l_158" class="t s6_158">2 SignalException(ReservedInstruction) /* Release 6 traps */ endif </span>
<span id="t3m_158" class="t sj_158">31 </span><span id="t3n_158" class="t sj_158">26 </span><span id="t3o_158" class="t sj_158">25 </span><span id="t3p_158" class="t sj_158">21 </span><span id="t3q_158" class="t sj_158">20 </span><span id="t3r_158" class="t sj_158">16 </span><span id="t3s_158" class="t sj_158">15 </span><span id="t3t_158" class="t sj_158">11 </span><span id="t3u_158" class="t sj_158">10 </span><span id="t3v_158" class="t sj_158">0 </span>
<span id="t3w_158" class="t sk_158">COP1 </span>
<span id="t3x_158" class="t sk_158">010001 </span>
<span id="t3y_158" class="t sk_158">CT </span>
<span id="t3z_158" class="t sk_158">00110 </span>
<span id="t40_158" class="t sk_158">rt </span><span id="t41_158" class="t sk_158">fs </span>
<span id="t42_158" class="t sk_158">0 </span>
<span id="t43_158" class="t sk_158">000 0000 0000 </span>
<span id="t44_158" class="t sj_158">6 </span><span id="t45_158" class="t sj_158">5 </span><span id="t46_158" class="t sj_158">5 </span><span id="t47_158" class="t sj_158">5 </span><span id="t48_158" class="t sj_158">11 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
