#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021759ce3c60 .scope module, "four_bit_mux_top" "four_bit_mux_top" 2 4;
 .timescale -9 -9;
v0000021759d483b0_0 .var "exp_out", 3 0;
v0000021759d49ad0_0 .var "in_a", 3 0;
v0000021759d48630_0 .var "in_b", 3 0;
v0000021759d49350_0 .var "in_s", 0 0;
v0000021759d48270_0 .var/i "index", 31 0;
v0000021759d493f0_0 .net "out_y", 3 0, L_0000021759d4b0e0;  1 drivers
v0000021759d488b0 .array "resp_data", 7 0, 15 0;
S_0000021759ce3df0 .scope module, "four_bit_mux" "four_bit_mux" 2 37, 3 15 0, S_0000021759ce3c60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "y";
L_0000021759cdffc0 .functor BUFZ 1, L_0000021759ce0650, C4<0>, C4<0>, C4<0>;
L_0000021759ce06c0 .functor BUFZ 1, L_0000021759ce0490, C4<0>, C4<0>, C4<0>;
L_0000021759ce0810 .functor BUFZ 1, L_0000021759ce05e0, C4<0>, C4<0>, C4<0>;
L_0000021759ce0c70 .functor BUFZ 1, L_0000021759ce09d0, C4<0>, C4<0>, C4<0>;
v0000021759d48770_0 .net *"_ivl_19", 0 0, L_0000021759cdffc0;  1 drivers
v0000021759d49a30_0 .net *"_ivl_23", 0 0, L_0000021759ce06c0;  1 drivers
v0000021759d481d0_0 .net *"_ivl_27", 0 0, L_0000021759ce0810;  1 drivers
v0000021759d49fd0_0 .net *"_ivl_32", 0 0, L_0000021759ce0c70;  1 drivers
v0000021759d484f0_0 .net "a", 3 0, v0000021759d49ad0_0;  1 drivers
v0000021759d48590_0 .net "b", 3 0, v0000021759d48630_0;  1 drivers
v0000021759d49d50_0 .net "s0", 0 0, L_0000021759d48bd0;  1 drivers
v0000021759d49530_0 .net "s1", 0 0, L_0000021759d497b0;  1 drivers
v0000021759d49cb0_0 .net "s10", 0 0, L_0000021759d4b2c0;  1 drivers
v0000021759d49df0_0 .net "s11", 0 0, L_0000021759ce09d0;  1 drivers
v0000021759d49210_0 .net "s2", 0 0, L_0000021759ce0650;  1 drivers
v0000021759d498f0_0 .net "s3", 0 0, L_0000021759d48c70;  1 drivers
v0000021759d492b0_0 .net "s4", 0 0, L_0000021759d4a140;  1 drivers
v0000021759d49e90_0 .net "s5", 0 0, L_0000021759ce0490;  1 drivers
v0000021759d48130_0 .net "s6", 0 0, L_0000021759d49490;  1 drivers
v0000021759d48b30_0 .net "s7", 0 0, L_0000021759d4adc0;  1 drivers
v0000021759d48db0_0 .net "s8", 0 0, L_0000021759ce05e0;  1 drivers
v0000021759d495d0_0 .net "s9", 0 0, L_0000021759d49710;  1 drivers
v0000021759d48310_0 .net "sel", 0 0, v0000021759d49350_0;  1 drivers
v0000021759d49670_0 .net "y", 3 0, L_0000021759d4b0e0;  alias, 1 drivers
L_0000021759d48bd0 .part v0000021759d49ad0_0, 3, 1;
L_0000021759d48c70 .part v0000021759d49ad0_0, 2, 1;
L_0000021759d49490 .part v0000021759d49ad0_0, 1, 1;
L_0000021759d49710 .part v0000021759d49ad0_0, 0, 1;
L_0000021759d497b0 .part v0000021759d48630_0, 3, 1;
L_0000021759d4a140 .part v0000021759d48630_0, 2, 1;
L_0000021759d4adc0 .part v0000021759d48630_0, 1, 1;
L_0000021759d4b2c0 .part v0000021759d48630_0, 0, 1;
L_0000021759d4b0e0 .concat8 [ 1 1 1 1], L_0000021759ce0c70, L_0000021759ce0810, L_0000021759ce06c0, L_0000021759cdffc0;
S_0000021759cea110 .scope module, "two_bit_mux_i0" "two_bit_mux" 3 41, 3 6 0, S_0000021759ce3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0000021759ce0420 .functor NOT 1, v0000021759d49350_0, C4<0>, C4<0>, C4<0>;
L_0000021759cdfee0 .functor AND 1, L_0000021759d48bd0, L_0000021759ce0420, C4<1>, C4<1>;
L_0000021759ce0ab0 .functor AND 1, L_0000021759d497b0, v0000021759d49350_0, C4<1>, C4<1>;
L_0000021759ce0650 .functor OR 1, L_0000021759cdfee0, L_0000021759ce0ab0, C4<0>, C4<0>;
v0000021759cda950_0 .net *"_ivl_0", 0 0, L_0000021759ce0420;  1 drivers
v0000021759cdab30_0 .net *"_ivl_2", 0 0, L_0000021759cdfee0;  1 drivers
v0000021759cdabd0_0 .net *"_ivl_4", 0 0, L_0000021759ce0ab0;  1 drivers
v0000021759cdaa90_0 .net "a", 0 0, L_0000021759d48bd0;  alias, 1 drivers
v0000021759cd9e10_0 .net "b", 0 0, L_0000021759d497b0;  alias, 1 drivers
v0000021759cda3b0_0 .net "s", 0 0, v0000021759d49350_0;  alias, 1 drivers
v0000021759cd9eb0_0 .net "y", 0 0, L_0000021759ce0650;  alias, 1 drivers
S_0000021759cea2a0 .scope module, "two_bit_mux_i1" "two_bit_mux" 3 47, 3 6 0, S_0000021759ce3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0000021759ce03b0 .functor NOT 1, v0000021759d49350_0, C4<0>, C4<0>, C4<0>;
L_0000021759cdff50 .functor AND 1, L_0000021759d48c70, L_0000021759ce03b0, C4<1>, C4<1>;
L_0000021759ce0110 .functor AND 1, L_0000021759d4a140, v0000021759d49350_0, C4<1>, C4<1>;
L_0000021759ce0490 .functor OR 1, L_0000021759cdff50, L_0000021759ce0110, C4<0>, C4<0>;
v0000021759cda1d0_0 .net *"_ivl_0", 0 0, L_0000021759ce03b0;  1 drivers
v0000021759cda450_0 .net *"_ivl_2", 0 0, L_0000021759cdff50;  1 drivers
v0000021759cda4f0_0 .net *"_ivl_4", 0 0, L_0000021759ce0110;  1 drivers
v0000021759d48f90_0 .net "a", 0 0, L_0000021759d48c70;  alias, 1 drivers
v0000021759d48ef0_0 .net "b", 0 0, L_0000021759d4a140;  alias, 1 drivers
v0000021759d48a90_0 .net "s", 0 0, v0000021759d49350_0;  alias, 1 drivers
v0000021759d48810_0 .net "y", 0 0, L_0000021759ce0490;  alias, 1 drivers
S_0000021759cea430 .scope module, "two_bit_mux_i2" "two_bit_mux" 3 53, 3 6 0, S_0000021759ce3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0000021759ce01f0 .functor NOT 1, v0000021759d49350_0, C4<0>, C4<0>, C4<0>;
L_0000021759ce0500 .functor AND 1, L_0000021759d49490, L_0000021759ce01f0, C4<1>, C4<1>;
L_0000021759ce02d0 .functor AND 1, L_0000021759d4adc0, v0000021759d49350_0, C4<1>, C4<1>;
L_0000021759ce05e0 .functor OR 1, L_0000021759ce0500, L_0000021759ce02d0, C4<0>, C4<0>;
v0000021759d48d10_0 .net *"_ivl_0", 0 0, L_0000021759ce01f0;  1 drivers
v0000021759d49030_0 .net *"_ivl_2", 0 0, L_0000021759ce0500;  1 drivers
v0000021759d48e50_0 .net *"_ivl_4", 0 0, L_0000021759ce02d0;  1 drivers
v0000021759d49b70_0 .net "a", 0 0, L_0000021759d49490;  alias, 1 drivers
v0000021759d490d0_0 .net "b", 0 0, L_0000021759d4adc0;  alias, 1 drivers
v0000021759d49c10_0 .net "s", 0 0, v0000021759d49350_0;  alias, 1 drivers
v0000021759d486d0_0 .net "y", 0 0, L_0000021759ce05e0;  alias, 1 drivers
S_0000021759cb2a10 .scope module, "two_bit_mux_i3" "two_bit_mux" 3 59, 3 6 0, S_0000021759ce3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0000021759ce0b90 .functor NOT 1, v0000021759d49350_0, C4<0>, C4<0>, C4<0>;
L_0000021759ce0030 .functor AND 1, L_0000021759d49710, L_0000021759ce0b90, C4<1>, C4<1>;
L_0000021759ce0b20 .functor AND 1, L_0000021759d4b2c0, v0000021759d49350_0, C4<1>, C4<1>;
L_0000021759ce09d0 .functor OR 1, L_0000021759ce0030, L_0000021759ce0b20, C4<0>, C4<0>;
v0000021759d48450_0 .net *"_ivl_0", 0 0, L_0000021759ce0b90;  1 drivers
v0000021759d48950_0 .net *"_ivl_2", 0 0, L_0000021759ce0030;  1 drivers
v0000021759d49170_0 .net *"_ivl_4", 0 0, L_0000021759ce0b20;  1 drivers
v0000021759d49f30_0 .net "a", 0 0, L_0000021759d49710;  alias, 1 drivers
v0000021759d489f0_0 .net "b", 0 0, L_0000021759d4b2c0;  alias, 1 drivers
v0000021759d49990_0 .net "s", 0 0, v0000021759d49350_0;  alias, 1 drivers
v0000021759d49850_0 .net "y", 0 0, L_0000021759ce09d0;  alias, 1 drivers
    .scope S_0000021759ce3c60;
T_0 ;
    %vpi_call 2 17 "$readmemh", "four_bit_mux_stim.txt", v0000021759d488b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000021759ce3c60;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021759d48270_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000021759d48270_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %ix/getv/s 4, v0000021759d48270_0;
    %load/vec4a v0000021759d488b0, 4;
    %parti/s 9, 0, 2;
    %split/vec4 4;
    %store/vec4 v0000021759d48630_0, 0, 4;
    %split/vec4 4;
    %store/vec4 v0000021759d49ad0_0, 0, 4;
    %store/vec4 v0000021759d49350_0, 0, 1;
    %ix/getv/s 4, v0000021759d48270_0;
    %load/vec4a v0000021759d488b0, 4;
    %parti/s 4, 12, 5;
    %store/vec4 v0000021759d483b0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0000021759d493f0_0;
    %load/vec4 v0000021759d483b0_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 31 "$display", "Output mismatch for entry ", v0000021759d48270_0, " expected ", v0000021759d483b0_0, " but got out_y ", v0000021759d493f0_0 {0 0 0};
T_1.2 ;
    %load/vec4 v0000021759d48270_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021759d48270_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0000021759ce3c60;
T_2 ;
    %vpi_call 2 42 "$dumpfile", "four_bit_mux_waves.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021759ce3df0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "four_bit_mux_top.v";
    "four_bit_mux.v";
