Classic Timing Analyzer report for AA2380-MAXV_TSTQ9
Wed Mar 06 15:29:09 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'MCLK'
  7. Clock Setup: 'AVG[0]'
  8. Clock Setup: 'AVG[1]'
  9. Clock Setup: 'SR[1]'
 10. Clock Setup: 'SR[0]'
 11. Clock Setup: 'AVG[2]'
 12. Clock Setup: 'SR[2]'
 13. Clock Hold: 'MCLK'
 14. Clock Hold: 'AVG[0]'
 15. Clock Hold: 'AVG[1]'
 16. Clock Hold: 'SR[1]'
 17. Clock Hold: 'SR[0]'
 18. Clock Hold: 'AVG[2]'
 19. Clock Hold: 'SR[2]'
 20. tsu
 21. tco
 22. tpd
 23. th
 24. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------+--------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                     ; To                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------+--------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 13.088 ns                        ; AVG[2]                                   ; F1_readADCmulti_ExtClk:inst1|AVGen_READ    ; --         ; MCLK     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.832 ns                        ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]   ; TEST_TCLK23[3]                             ; AVG[1]     ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 10.664 ns                        ; AVG[1]                                   ; SCKL                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.062 ns                         ; AQMODE                                   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; --         ; AVG[1]   ; 0            ;
; Clock Setup: 'MCLK'          ; N/A                                      ; None          ; 144.43 MHz ( period = 6.924 ns ) ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14] ; F1_readADCmulti_ExtClk:inst1|DOUTL[14]     ; MCLK       ; MCLK     ; 0            ;
; Clock Setup: 'SR[1]'         ; N/A                                      ; None          ; 150.40 MHz ( period = 6.649 ns ) ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; 0            ;
; Clock Setup: 'AVG[1]'        ; N/A                                      ; None          ; 151.68 MHz ( period = 6.593 ns ) ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; 0            ;
; Clock Setup: 'SR[0]'         ; N/A                                      ; None          ; 151.72 MHz ( period = 6.591 ns ) ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; 0            ;
; Clock Setup: 'AVG[0]'        ; N/A                                      ; None          ; 154.37 MHz ( period = 6.478 ns ) ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; 0            ;
; Clock Setup: 'SR[2]'         ; N/A                                      ; None          ; 170.24 MHz ( period = 5.874 ns ) ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; 0            ;
; Clock Setup: 'AVG[2]'        ; N/A                                      ; None          ; 170.30 MHz ( period = 5.872 ns ) ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; 0            ;
; Clock Hold: 'MCLK'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; MCLK       ; MCLK     ; 46           ;
; Clock Hold: 'SR[1]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; 52           ;
; Clock Hold: 'AVG[1]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; 52           ;
; Clock Hold: 'SR[0]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; 52           ;
; Clock Hold: 'AVG[0]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; 48           ;
; Clock Hold: 'SR[2]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; 9            ;
; Clock Hold: 'AVG[2]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; 9            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                          ;                                            ;            ;          ; 268          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------+--------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM2210F324C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; MCLK            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AVG[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AVG[1]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SR[1]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SR[0]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AVG[2]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SR[2]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK'                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                          ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[14]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; 145.43 MHz ( period = 6.876 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[15]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; 152.32 MHz ( period = 6.565 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[21]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.610 ns                ;
; N/A                                     ; 152.53 MHz ( period = 6.556 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[18]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.601 ns                ;
; N/A                                     ; 153.82 MHz ( period = 6.501 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[20]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.546 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]       ; F1_readADCmulti_ExtClk:inst1|DOUTL[7]         ; MCLK       ; MCLK     ; None                        ; None                      ; 1.470 ns                ;
; N/A                                     ; 156.47 MHz ( period = 6.391 ns )                    ; F1_readADCmulti_ExtClk:inst1|AVG_count[1]     ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK       ; MCLK     ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 156.62 MHz ( period = 6.385 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]       ; F1_readADCmulti_ExtClk:inst1|DOUTL[5]         ; MCLK       ; MCLK     ; None                        ; None                      ; 1.430 ns                ;
; N/A                                     ; 162.36 MHz ( period = 6.159 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[17]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.204 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[22]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.198 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.603 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[16]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.090 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.602 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK       ; MCLK     ; None                        ; None                      ; 5.601 ns                ;
; N/A                                     ; 166.53 MHz ( period = 6.005 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[13]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.050 ns                ;
; N/A                                     ; 166.92 MHz ( period = 5.991 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.548 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 167.14 MHz ( period = 5.983 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 167.42 MHz ( period = 5.973 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[11]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.018 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]        ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 168.61 MHz ( period = 5.931 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.488 ns                ;
; N/A                                     ; 168.86 MHz ( period = 5.922 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 168.86 MHz ( period = 5.922 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 168.89 MHz ( period = 5.921 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.478 ns                ;
; N/A                                     ; 169.12 MHz ( period = 5.913 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]       ; F1_readADCmulti_ExtClk:inst1|DOUTL[8]         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.958 ns                ;
; N/A                                     ; 169.20 MHz ( period = 5.910 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.467 ns                ;
; N/A                                     ; 169.23 MHz ( period = 5.909 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.466 ns                ;
; N/A                                     ; 169.26 MHz ( period = 5.908 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK       ; MCLK     ; None                        ; None                      ; 5.465 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.461 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.461 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 169.52 MHz ( period = 5.899 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.456 ns                ;
; N/A                                     ; 169.58 MHz ( period = 5.897 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]       ; F1_readADCmulti_ExtClk:inst1|DOUTL[4]         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.942 ns                ;
; N/A                                     ; 169.92 MHz ( period = 5.885 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[23]        ; MCLK       ; MCLK     ; None                        ; None                      ; 0.930 ns                ;
; N/A                                     ; 169.95 MHz ( period = 5.884 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[19]        ; MCLK       ; MCLK     ; None                        ; None                      ; 0.929 ns                ;
; N/A                                     ; 169.95 MHz ( period = 5.884 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.441 ns                ;
; N/A                                     ; 169.98 MHz ( period = 5.883 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.440 ns                ;
; N/A                                     ; 170.04 MHz ( period = 5.881 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.438 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 170.15 MHz ( period = 5.877 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]        ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 170.15 MHz ( period = 5.877 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.434 ns                ;
; N/A                                     ; 170.15 MHz ( period = 5.877 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.434 ns                ;
; N/A                                     ; 170.15 MHz ( period = 5.877 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.434 ns                ;
; N/A                                     ; 170.18 MHz ( period = 5.876 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK       ; MCLK     ; None                        ; None                      ; 5.433 ns                ;
; N/A                                     ; 170.18 MHz ( period = 5.876 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.433 ns                ;
; N/A                                     ; 170.79 MHz ( period = 5.855 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.406 ns                ;
; N/A                                     ; 171.00 MHz ( period = 5.848 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 171.03 MHz ( period = 5.847 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK       ; MCLK     ; None                        ; None                      ; 5.404 ns                ;
; N/A                                     ; 171.73 MHz ( period = 5.823 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 171.97 MHz ( period = 5.815 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 171.97 MHz ( period = 5.815 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.371 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 172.18 MHz ( period = 5.808 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.365 ns                ;
; N/A                                     ; 172.21 MHz ( period = 5.807 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK       ; MCLK     ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 172.56 MHz ( period = 5.795 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 172.59 MHz ( period = 5.794 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 172.59 MHz ( period = 5.794 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 172.62 MHz ( period = 5.793 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK       ; MCLK     ; None                        ; None                      ; 5.350 ns                ;
; N/A                                     ; 172.74 MHz ( period = 5.789 ns )                    ; F1_readADCmulti_ExtClk:inst1|AVG_count[6]     ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK        ; MCLK       ; MCLK     ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]       ; F1_readADCmulti_ExtClk:inst1|DOUTL[6]         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.800 ns                ;
; N/A                                     ; 173.79 MHz ( period = 5.754 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]       ; F1_readADCmulti_ExtClk:inst1|DOUTL[0]         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.799 ns                ;
; N/A                                     ; 173.79 MHz ( period = 5.754 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.311 ns                ;
; N/A                                     ; 173.82 MHz ( period = 5.753 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]       ; F1_readADCmulti_ExtClk:inst1|DOUTL[2]         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.798 ns                ;
; N/A                                     ; 174.03 MHz ( period = 5.746 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]       ; F1_readADCmulti_ExtClk:inst1|DOUTL[3]         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 174.16 MHz ( period = 5.742 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]       ; F1_readADCmulti_ExtClk:inst1|DOUTL[1]         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.787 ns                ;
; N/A                                     ; 174.22 MHz ( period = 5.740 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 174.25 MHz ( period = 5.739 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[12]        ; MCLK       ; MCLK     ; None                        ; None                      ; 0.784 ns                ;
; N/A                                     ; 174.25 MHz ( period = 5.739 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[10]        ; MCLK       ; MCLK     ; None                        ; None                      ; 0.784 ns                ;
; N/A                                     ; 174.25 MHz ( period = 5.739 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]       ; F1_readADCmulti_ExtClk:inst1|DOUTL[9]         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.784 ns                ;
; N/A                                     ; 174.73 MHz ( period = 5.723 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 174.76 MHz ( period = 5.722 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 174.83 MHz ( period = 5.720 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; 174.95 MHz ( period = 5.716 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.273 ns                ;
; N/A                                     ; 174.95 MHz ( period = 5.716 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.273 ns                ;
; N/A                                     ; 174.98 MHz ( period = 5.715 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.272 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.246 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.246 ns                ;
; N/A                                     ; 175.81 MHz ( period = 5.688 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.245 ns                ;
; N/A                                     ; 176.21 MHz ( period = 5.675 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 176.21 MHz ( period = 5.675 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 176.24 MHz ( period = 5.674 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.231 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; F1_readADCmulti_ExtClk:inst1|AVG_count[7]     ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK        ; MCLK       ; MCLK     ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 176.55 MHz ( period = 5.664 ns )                    ; F1_readADCmulti_ExtClk:inst1|AVG_count[6]     ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK       ; MCLK     ; None                        ; None                      ; 4.846 ns                ;
; N/A                                     ; 176.83 MHz ( period = 5.655 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; 176.93 MHz ( period = 5.652 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.209 ns                ;
; N/A                                     ; 176.93 MHz ( period = 5.652 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.209 ns                ;
; N/A                                     ; 176.96 MHz ( period = 5.651 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.208 ns                ;
; N/A                                     ; 178.32 MHz ( period = 5.608 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 3.794 ns                ;
; N/A                                     ; 178.35 MHz ( period = 5.607 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK       ; MCLK     ; None                        ; None                      ; 3.793 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 3.791 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 178.57 MHz ( period = 5.600 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]        ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.454 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.138 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.136 ns                ;
; N/A                                     ; 179.28 MHz ( period = 5.578 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK       ; MCLK     ; None                        ; None                      ; 5.135 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; F1_readADCmulti_ExtClk:inst1|AVG_count[5]     ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK        ; MCLK       ; MCLK     ; None                        ; None                      ; 5.132 ns                ;
; N/A                                     ; 179.44 MHz ( period = 5.573 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.130 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 179.57 MHz ( period = 5.569 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.126 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 179.63 MHz ( period = 5.567 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.124 ns                ;
; N/A                                     ; 179.69 MHz ( period = 5.565 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; 179.82 MHz ( period = 5.561 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 179.82 MHz ( period = 5.561 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 180.08 MHz ( period = 5.553 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 180.08 MHz ( period = 5.553 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; F1_readADCmulti_ExtClk:inst1|AVG_count[7]     ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK       ; MCLK     ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.078 ns                ;
; N/A                                     ; 181.26 MHz ( period = 5.517 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 181.26 MHz ( period = 5.517 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 181.62 MHz ( period = 5.506 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.063 ns                ;
; N/A                                     ; 181.62 MHz ( period = 5.506 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.063 ns                ;
; N/A                                     ; 181.65 MHz ( period = 5.505 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 182.08 MHz ( period = 5.492 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.049 ns                ;
; N/A                                     ; 182.08 MHz ( period = 5.492 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.049 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.048 ns                ;
; N/A                                     ; 182.38 MHz ( period = 5.483 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.040 ns                ;
; N/A                                     ; 182.38 MHz ( period = 5.483 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.040 ns                ;
; N/A                                     ; 182.42 MHz ( period = 5.482 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.039 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; F1_readADCmulti_ExtClk:inst1|AVG_count[5]     ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK       ; MCLK     ; None                        ; None                      ; 4.978 ns                ;
; N/A                                     ; 183.89 MHz ( period = 5.438 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 183.89 MHz ( period = 5.438 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 183.92 MHz ( period = 5.437 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 183.99 MHz ( period = 5.435 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; F0_ClockEnable_BETA2:inst|counter_Fso[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.992 ns                ;
; N/A                                     ; 183.99 MHz ( period = 5.435 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; F0_ClockEnable_BETA2:inst|counter_Fso[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.992 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; F0_ClockEnable_BETA2:inst|counter_Fso[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.991 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 184.57 MHz ( period = 5.418 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 184.60 MHz ( period = 5.417 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK       ; MCLK     ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 184.84 MHz ( period = 5.410 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.967 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.965 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.940 ns                ;
; N/A                                     ; 185.98 MHz ( period = 5.377 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 186.74 MHz ( period = 5.355 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 186.88 MHz ( period = 5.351 ns )                    ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.908 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 187.09 MHz ( period = 5.345 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.902 ns                ;
; N/A                                     ; 187.09 MHz ( period = 5.345 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.902 ns                ;
; N/A                                     ; 187.16 MHz ( period = 5.343 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 187.16 MHz ( period = 5.343 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 187.20 MHz ( period = 5.342 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.899 ns                ;
; N/A                                     ; 187.65 MHz ( period = 5.329 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 3.515 ns                ;
; N/A                                     ; 187.65 MHz ( period = 5.329 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; MCLK       ; MCLK     ; None                        ; None                      ; 3.515 ns                ;
; N/A                                     ; 187.65 MHz ( period = 5.329 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 3.515 ns                ;
; N/A                                     ; 187.90 MHz ( period = 5.322 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; 187.90 MHz ( period = 5.322 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; 187.93 MHz ( period = 5.321 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 187.93 MHz ( period = 5.321 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 188.15 MHz ( period = 5.315 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; 188.50 MHz ( period = 5.305 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK       ; MCLK     ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 188.71 MHz ( period = 5.299 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 188.79 MHz ( period = 5.297 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 188.79 MHz ( period = 5.297 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.854 ns                ;
; N/A                                     ; 188.86 MHz ( period = 5.295 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.850 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.842 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.842 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.842 ns                ;
; N/A                                     ; 189.25 MHz ( period = 5.284 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.841 ns                ;
; N/A                                     ; 189.86 MHz ( period = 5.267 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK       ; MCLK     ; None                        ; None                      ; 4.824 ns                ;
; N/A                                     ; 190.01 MHz ( period = 5.263 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 190.01 MHz ( period = 5.263 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 190.04 MHz ( period = 5.262 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; 190.26 MHz ( period = 5.256 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[6]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; F1_readADCmulti_ExtClk:inst1|AVG_count[1]     ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK        ; MCLK       ; MCLK     ; None                        ; None                      ; 4.891 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK       ; MCLK     ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|clken_FSo           ; MCLK       ; MCLK     ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.806 ns                ;
; N/A                                     ; 190.99 MHz ( period = 5.236 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 190.99 MHz ( period = 5.236 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 191.02 MHz ( period = 5.235 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 4.792 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.771 ns                ;
; N/A                                     ; 191.86 MHz ( period = 5.212 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; F0_ClockEnable_BETA2:inst|counter_Fso[6]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.769 ns                ;
; N/A                                     ; 191.94 MHz ( period = 5.210 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]               ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]       ; MCLK       ; MCLK     ; None                        ; None                      ; 4.074 ns                ;
; N/A                                     ; 192.01 MHz ( period = 5.208 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 192.12 MHz ( period = 5.205 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; F0_ClockEnable_BETA2:inst|clken_FSo           ; MCLK       ; MCLK     ; None                        ; None                      ; 4.762 ns                ;
; N/A                                     ; 192.16 MHz ( period = 5.204 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]               ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]       ; MCLK       ; MCLK     ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]               ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]       ; MCLK       ; MCLK     ; None                        ; None                      ; 4.067 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                               ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AVG[0]'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 163.29 MHz ( period = 6.124 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 4.454 ns                ;
; N/A                                     ; 169.78 MHz ( period = 5.890 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.938 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 4.074 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 174.31 MHz ( period = 5.737 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 174.43 MHz ( period = 5.733 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 174.89 MHz ( period = 5.718 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 4.048 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; 176.99 MHz ( period = 5.650 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 177.34 MHz ( period = 5.639 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 177.97 MHz ( period = 5.619 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 179.82 MHz ( period = 5.561 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.891 ns                ;
; N/A                                     ; 180.02 MHz ( period = 5.555 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 180.05 MHz ( period = 5.554 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 180.18 MHz ( period = 5.550 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.880 ns                ;
; N/A                                     ; 180.31 MHz ( period = 5.546 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 180.38 MHz ( period = 5.544 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 182.25 MHz ( period = 5.487 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.817 ns                ;
; N/A                                     ; 182.58 MHz ( period = 5.477 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; 182.82 MHz ( period = 5.470 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 182.95 MHz ( period = 5.466 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 183.86 MHz ( period = 5.439 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.769 ns                ;
; N/A                                     ; 184.06 MHz ( period = 5.433 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 184.06 MHz ( period = 5.433 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 184.13 MHz ( period = 5.431 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 184.16 MHz ( period = 5.430 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 184.16 MHz ( period = 5.430 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 184.57 MHz ( period = 5.418 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 185.01 MHz ( period = 5.405 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 185.05 MHz ( period = 5.404 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 186.67 MHz ( period = 5.357 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 187.20 MHz ( period = 5.342 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 187.48 MHz ( period = 5.334 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 188.71 MHz ( period = 5.299 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 188.71 MHz ( period = 5.299 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.623 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 189.50 MHz ( period = 5.277 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 189.57 MHz ( period = 5.275 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 189.65 MHz ( period = 5.273 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 190.26 MHz ( period = 5.256 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.586 ns                ;
; N/A                                     ; 190.37 MHz ( period = 5.253 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 190.37 MHz ( period = 5.253 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 190.84 MHz ( period = 5.240 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 192.01 MHz ( period = 5.208 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 192.12 MHz ( period = 5.205 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 192.12 MHz ( period = 5.205 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 192.64 MHz ( period = 5.191 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 192.79 MHz ( period = 5.187 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 194.21 MHz ( period = 5.149 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 195.20 MHz ( period = 5.123 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; 196.77 MHz ( period = 5.082 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 196.81 MHz ( period = 5.081 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 196.81 MHz ( period = 5.081 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 198.02 MHz ( period = 5.050 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 198.02 MHz ( period = 5.050 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 200.12 MHz ( period = 4.997 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; 200.80 MHz ( period = 4.980 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 200.84 MHz ( period = 4.979 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 200.88 MHz ( period = 4.978 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 201.13 MHz ( period = 4.972 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 202.27 MHz ( period = 4.944 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 202.55 MHz ( period = 4.937 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; 202.59 MHz ( period = 4.936 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 202.80 MHz ( period = 4.931 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 203.05 MHz ( period = 4.925 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 203.46 MHz ( period = 4.915 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 203.58 MHz ( period = 4.912 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 203.62 MHz ( period = 4.911 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 205.42 MHz ( period = 4.868 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 205.42 MHz ( period = 4.868 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 206.95 MHz ( period = 4.832 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 207.60 MHz ( period = 4.817 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 208.77 MHz ( period = 4.790 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 209.86 MHz ( period = 4.765 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 211.01 MHz ( period = 4.739 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 211.64 MHz ( period = 4.725 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 211.91 MHz ( period = 4.719 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 212.81 MHz ( period = 4.699 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 214.78 MHz ( period = 4.656 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 214.96 MHz ( period = 4.652 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 216.26 MHz ( period = 4.624 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.954 ns                ;
; N/A                                     ; 216.31 MHz ( period = 4.623 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 218.87 MHz ( period = 4.569 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.899 ns                ;
; N/A                                     ; 218.91 MHz ( period = 4.568 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 218.96 MHz ( period = 4.567 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 219.11 MHz ( period = 4.564 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 219.35 MHz ( period = 4.559 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 221.09 MHz ( period = 4.523 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 221.24 MHz ( period = 4.520 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.850 ns                ;
; N/A                                     ; 222.22 MHz ( period = 4.500 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 222.22 MHz ( period = 4.500 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 222.22 MHz ( period = 4.500 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 222.22 MHz ( period = 4.500 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 222.22 MHz ( period = 4.500 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 222.72 MHz ( period = 4.490 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 222.72 MHz ( period = 4.490 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 222.72 MHz ( period = 4.490 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 222.72 MHz ( period = 4.490 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 222.72 MHz ( period = 4.490 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 223.21 MHz ( period = 4.480 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 223.51 MHz ( period = 4.474 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.804 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.686 ns                ;
; N/A                                     ; 230.36 MHz ( period = 4.341 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 230.36 MHz ( period = 4.341 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 230.36 MHz ( period = 4.341 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 230.36 MHz ( period = 4.341 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 232.67 MHz ( period = 4.298 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 0.763 ns                ;
; N/A                                     ; 239.01 MHz ( period = 4.184 ns )                    ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.447 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 247.22 MHz ( period = 4.045 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; 249.19 MHz ( period = 4.013 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 251.38 MHz ( period = 3.978 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 261.16 MHz ( period = 3.829 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.430 ns                ;
; N/A                                     ; 263.57 MHz ( period = 3.794 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.481 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 269.03 MHz ( period = 3.717 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; F20_EmulateADC:inst9|SRDATA[3]             ; F20_EmulateADC:inst9|SRDATA[4]             ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.609 ns                ;
; N/A                                     ; 272.48 MHz ( period = 3.670 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; 293.34 MHz ( period = 3.409 ns )                    ; F20_EmulateADC:inst9|SRDATA[13]            ; F20_EmulateADC:inst9|SRDATA[14]            ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.331 ns                ;
; N/A                                     ; 293.60 MHz ( period = 3.406 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.320 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AVG[1]'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 151.68 MHz ( period = 6.593 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 153.23 MHz ( period = 6.526 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 4.454 ns                ;
; N/A                                     ; 163.40 MHz ( period = 6.120 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.938 ns                ;
; N/A                                     ; 170.68 MHz ( period = 5.859 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 4.074 ns                ;
; N/A                                     ; 170.85 MHz ( period = 5.853 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 170.88 MHz ( period = 5.852 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 171.00 MHz ( period = 5.848 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 171.44 MHz ( period = 5.833 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 4.048 ns                ;
; N/A                                     ; 172.18 MHz ( period = 5.808 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; 173.46 MHz ( period = 5.765 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 173.64 MHz ( period = 5.759 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 173.79 MHz ( period = 5.754 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 174.40 MHz ( period = 5.734 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 174.49 MHz ( period = 5.731 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.891 ns                ;
; N/A                                     ; 176.37 MHz ( period = 5.670 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 176.40 MHz ( period = 5.669 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 176.52 MHz ( period = 5.665 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.880 ns                ;
; N/A                                     ; 176.65 MHz ( period = 5.661 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 176.71 MHz ( period = 5.659 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 178.00 MHz ( period = 5.618 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; 178.48 MHz ( period = 5.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 178.51 MHz ( period = 5.602 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.817 ns                ;
; N/A                                     ; 178.83 MHz ( period = 5.592 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 179.02 MHz ( period = 5.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; 179.05 MHz ( period = 5.585 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 179.76 MHz ( period = 5.563 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 180.05 MHz ( period = 5.554 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.769 ns                ;
; N/A                                     ; 180.25 MHz ( period = 5.548 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 180.25 MHz ( period = 5.548 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 180.31 MHz ( period = 5.546 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 180.34 MHz ( period = 5.545 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 180.34 MHz ( period = 5.545 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 180.38 MHz ( period = 5.544 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 180.73 MHz ( period = 5.533 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 181.16 MHz ( period = 5.520 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 181.49 MHz ( period = 5.510 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 182.38 MHz ( period = 5.483 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 183.05 MHz ( period = 5.463 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 183.25 MHz ( period = 5.457 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 183.52 MHz ( period = 5.449 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 183.89 MHz ( period = 5.438 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 184.71 MHz ( period = 5.414 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 184.71 MHz ( period = 5.414 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.623 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 185.91 MHz ( period = 5.379 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 186.19 MHz ( period = 5.371 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.586 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 186.74 MHz ( period = 5.355 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 189.18 MHz ( period = 5.286 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 193.05 MHz ( period = 5.180 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 193.61 MHz ( period = 5.165 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 193.61 MHz ( period = 5.165 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 195.47 MHz ( period = 5.116 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 195.47 MHz ( period = 5.116 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 195.62 MHz ( period = 5.112 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 195.73 MHz ( period = 5.109 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 196.31 MHz ( period = 5.094 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 196.35 MHz ( period = 5.093 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; 197.98 MHz ( period = 5.051 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 198.18 MHz ( period = 5.046 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 198.81 MHz ( period = 5.030 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 198.93 MHz ( period = 5.027 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 198.97 MHz ( period = 5.026 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 201.90 MHz ( period = 4.953 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 202.76 MHz ( period = 4.932 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 202.92 MHz ( period = 4.928 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 203.46 MHz ( period = 4.915 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 203.87 MHz ( period = 4.905 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 204.92 MHz ( period = 4.880 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 206.02 MHz ( period = 4.854 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 206.87 MHz ( period = 4.834 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 209.60 MHz ( period = 4.771 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 211.01 MHz ( period = 4.739 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.954 ns                ;
; N/A                                     ; 211.06 MHz ( period = 4.738 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 213.49 MHz ( period = 4.684 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.899 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 213.95 MHz ( period = 4.674 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 215.61 MHz ( period = 4.638 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.850 ns                ;
; N/A                                     ; 216.68 MHz ( period = 4.615 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 216.68 MHz ( period = 4.615 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 216.68 MHz ( period = 4.615 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 216.68 MHz ( period = 4.615 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 216.68 MHz ( period = 4.615 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 217.16 MHz ( period = 4.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 217.16 MHz ( period = 4.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 217.16 MHz ( period = 4.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 217.16 MHz ( period = 4.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 217.16 MHz ( period = 4.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 217.91 MHz ( period = 4.589 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.804 ns                ;
; N/A                                     ; 218.20 MHz ( period = 4.583 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 219.01 MHz ( period = 4.566 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 219.83 MHz ( period = 4.549 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 219.83 MHz ( period = 4.549 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 219.83 MHz ( period = 4.549 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 219.83 MHz ( period = 4.549 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 220.85 MHz ( period = 4.528 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 0.763 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.686 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 232.61 MHz ( period = 4.299 ns )                    ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 232.83 MHz ( period = 4.295 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 232.83 MHz ( period = 4.295 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 232.83 MHz ( period = 4.295 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 232.83 MHz ( period = 4.295 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 232.83 MHz ( period = 4.295 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 234.03 MHz ( period = 4.273 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 236.29 MHz ( period = 4.232 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.447 ns                ;
; N/A                                     ; 236.46 MHz ( period = 4.229 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 236.57 MHz ( period = 4.227 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 240.38 MHz ( period = 4.160 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; 242.25 MHz ( period = 4.128 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 243.37 MHz ( period = 4.109 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 243.37 MHz ( period = 4.109 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 243.37 MHz ( period = 4.109 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 244.32 MHz ( period = 4.093 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 253.55 MHz ( period = 3.944 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; 254.39 MHz ( period = 3.931 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.430 ns                ;
; N/A                                     ; 255.82 MHz ( period = 3.909 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.481 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; 263.02 MHz ( period = 3.802 ns )                    ; F20_EmulateADC:inst9|SRDATA[3]             ; F20_EmulateADC:inst9|SRDATA[4]             ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.609 ns                ;
; N/A                                     ; 264.20 MHz ( period = 3.785 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 266.31 MHz ( period = 3.755 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 266.31 MHz ( period = 3.755 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 266.31 MHz ( period = 3.755 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 266.31 MHz ( period = 3.755 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 266.31 MHz ( period = 3.755 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 267.88 MHz ( period = 3.733 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; 269.98 MHz ( period = 3.704 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; 283.77 MHz ( period = 3.524 ns )                    ; F20_EmulateADC:inst9|SRDATA[13]            ; F20_EmulateADC:inst9|SRDATA[14]            ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.331 ns                ;
; N/A                                     ; 284.01 MHz ( period = 3.521 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.320 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SR[1]'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 150.40 MHz ( period = 6.649 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 151.93 MHz ( period = 6.582 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 158.86 MHz ( period = 6.295 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 4.454 ns                ;
; N/A                                     ; 160.46 MHz ( period = 6.232 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.938 ns                ;
; N/A                                     ; 169.06 MHz ( period = 5.915 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 4.074 ns                ;
; N/A                                     ; 169.23 MHz ( period = 5.909 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 169.26 MHz ( period = 5.908 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 4.048 ns                ;
; N/A                                     ; 170.53 MHz ( period = 5.864 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; 171.79 MHz ( period = 5.821 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 171.97 MHz ( period = 5.815 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 172.12 MHz ( period = 5.810 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 172.71 MHz ( period = 5.790 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 172.80 MHz ( period = 5.787 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 174.46 MHz ( period = 5.732 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.891 ns                ;
; N/A                                     ; 174.64 MHz ( period = 5.726 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 174.67 MHz ( period = 5.725 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 174.79 MHz ( period = 5.721 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.880 ns                ;
; N/A                                     ; 174.92 MHz ( period = 5.717 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 174.98 MHz ( period = 5.715 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 176.24 MHz ( period = 5.674 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; 176.71 MHz ( period = 5.659 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 176.74 MHz ( period = 5.658 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.817 ns                ;
; N/A                                     ; 177.05 MHz ( period = 5.648 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; 177.27 MHz ( period = 5.641 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 177.40 MHz ( period = 5.637 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 177.97 MHz ( period = 5.619 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.769 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 178.51 MHz ( period = 5.602 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 178.57 MHz ( period = 5.600 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 179.34 MHz ( period = 5.576 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 181.65 MHz ( period = 5.505 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 181.69 MHz ( period = 5.504 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 182.02 MHz ( period = 5.494 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 182.32 MHz ( period = 5.485 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 182.82 MHz ( period = 5.470 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 182.82 MHz ( period = 5.470 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.623 ns                ;
; N/A                                     ; 183.22 MHz ( period = 5.458 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 183.69 MHz ( period = 5.444 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 183.99 MHz ( period = 5.435 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.586 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 184.81 MHz ( period = 5.411 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 185.56 MHz ( period = 5.389 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 185.91 MHz ( period = 5.379 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 186.50 MHz ( period = 5.362 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 186.64 MHz ( period = 5.358 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 187.20 MHz ( period = 5.342 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 187.90 MHz ( period = 5.322 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 187.90 MHz ( period = 5.322 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 188.29 MHz ( period = 5.311 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 188.29 MHz ( period = 5.311 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 188.29 MHz ( period = 5.311 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 188.29 MHz ( period = 5.311 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; 190.37 MHz ( period = 5.253 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 190.77 MHz ( period = 5.242 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 190.77 MHz ( period = 5.242 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 190.77 MHz ( period = 5.242 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 190.77 MHz ( period = 5.242 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 190.99 MHz ( period = 5.236 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 191.02 MHz ( period = 5.235 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 193.35 MHz ( period = 5.172 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 193.35 MHz ( period = 5.172 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 193.61 MHz ( period = 5.165 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 193.99 MHz ( period = 5.155 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 194.21 MHz ( period = 5.149 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 194.44 MHz ( period = 5.143 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 195.77 MHz ( period = 5.108 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; 195.81 MHz ( period = 5.107 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 196.00 MHz ( period = 5.102 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 196.23 MHz ( period = 5.096 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 196.77 MHz ( period = 5.082 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 198.45 MHz ( period = 5.039 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 198.45 MHz ( period = 5.039 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 199.64 MHz ( period = 5.009 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 199.88 MHz ( period = 5.003 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 202.59 MHz ( period = 4.936 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 203.67 MHz ( period = 4.910 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 204.25 MHz ( period = 4.896 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 204.50 MHz ( period = 4.890 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 205.34 MHz ( period = 4.870 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 207.17 MHz ( period = 4.827 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 207.34 MHz ( period = 4.823 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 208.55 MHz ( period = 4.795 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.954 ns                ;
; N/A                                     ; 208.59 MHz ( period = 4.794 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.899 ns                ;
; N/A                                     ; 211.01 MHz ( period = 4.739 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 211.06 MHz ( period = 4.738 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 211.19 MHz ( period = 4.735 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 211.42 MHz ( period = 4.730 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 213.17 MHz ( period = 4.691 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.850 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 215.10 MHz ( period = 4.649 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 215.29 MHz ( period = 4.645 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.804 ns                ;
; N/A                                     ; 215.52 MHz ( period = 4.640 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; SR[1]      ; SR[1]    ; None                        ; None                      ; 0.763 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 216.36 MHz ( period = 4.622 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 217.16 MHz ( period = 4.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 217.16 MHz ( period = 4.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 217.16 MHz ( period = 4.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 217.16 MHz ( period = 4.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 220.90 MHz ( period = 4.527 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.686 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 229.62 MHz ( period = 4.355 ns )                    ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 231.00 MHz ( period = 4.329 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 233.21 MHz ( period = 4.288 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.447 ns                ;
; N/A                                     ; 233.37 MHz ( period = 4.285 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 233.48 MHz ( period = 4.283 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 237.19 MHz ( period = 4.216 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; 239.01 MHz ( period = 4.184 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; 246.91 MHz ( period = 4.050 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 249.07 MHz ( period = 4.015 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; 250.82 MHz ( period = 3.987 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.430 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.481 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 257.20 MHz ( period = 3.888 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; 259.20 MHz ( period = 3.858 ns )                    ; F20_EmulateADC:inst9|SRDATA[3]             ; F20_EmulateADC:inst9|SRDATA[4]             ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.609 ns                ;
; N/A                                     ; 260.35 MHz ( period = 3.841 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 263.92 MHz ( period = 3.789 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; 265.96 MHz ( period = 3.760 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; F20_EmulateADC:inst9|SRDATA[13]            ; F20_EmulateADC:inst9|SRDATA[14]            ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.331 ns                ;
; N/A                                     ; 279.56 MHz ( period = 3.577 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.320 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SR[0]'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 153.28 MHz ( period = 6.524 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 4.454 ns                ;
; N/A                                     ; 163.51 MHz ( period = 6.116 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.938 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 4.074 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 170.94 MHz ( period = 5.850 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 171.06 MHz ( period = 5.846 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 171.50 MHz ( period = 5.831 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 4.048 ns                ;
; N/A                                     ; 172.24 MHz ( period = 5.806 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; 173.52 MHz ( period = 5.763 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 173.70 MHz ( period = 5.757 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 173.85 MHz ( period = 5.752 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 174.46 MHz ( period = 5.732 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 174.55 MHz ( period = 5.729 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 176.24 MHz ( period = 5.674 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.891 ns                ;
; N/A                                     ; 176.43 MHz ( period = 5.668 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 176.46 MHz ( period = 5.667 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.880 ns                ;
; N/A                                     ; 176.71 MHz ( period = 5.659 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 176.77 MHz ( period = 5.657 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 178.57 MHz ( period = 5.600 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.817 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 179.82 MHz ( period = 5.561 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.769 ns                ;
; N/A                                     ; 180.31 MHz ( period = 5.546 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 180.31 MHz ( period = 5.546 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 180.38 MHz ( period = 5.544 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 180.41 MHz ( period = 5.543 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 180.41 MHz ( period = 5.543 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 180.44 MHz ( period = 5.542 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 181.26 MHz ( period = 5.517 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 182.18 MHz ( period = 5.489 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 182.82 MHz ( period = 5.470 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 183.12 MHz ( period = 5.461 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 183.32 MHz ( period = 5.455 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 183.96 MHz ( period = 5.436 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 184.71 MHz ( period = 5.414 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.623 ns                ;
; N/A                                     ; 185.19 MHz ( period = 5.400 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 185.56 MHz ( period = 5.389 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 185.67 MHz ( period = 5.386 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 185.98 MHz ( period = 5.377 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 186.25 MHz ( period = 5.369 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.586 ns                ;
; N/A                                     ; 186.36 MHz ( period = 5.366 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 186.36 MHz ( period = 5.366 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 186.81 MHz ( period = 5.353 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 187.93 MHz ( period = 5.321 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 188.04 MHz ( period = 5.318 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 188.04 MHz ( period = 5.318 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 189.25 MHz ( period = 5.284 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 190.04 MHz ( period = 5.262 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 190.37 MHz ( period = 5.253 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 190.37 MHz ( period = 5.253 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 190.37 MHz ( period = 5.253 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 190.37 MHz ( period = 5.253 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 190.99 MHz ( period = 5.236 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; 192.49 MHz ( period = 5.195 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 192.53 MHz ( period = 5.194 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 192.53 MHz ( period = 5.194 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 192.90 MHz ( period = 5.184 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 192.90 MHz ( period = 5.184 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 192.90 MHz ( period = 5.184 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 192.90 MHz ( period = 5.184 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 193.16 MHz ( period = 5.177 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 195.54 MHz ( period = 5.114 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 195.54 MHz ( period = 5.114 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 195.69 MHz ( period = 5.110 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 195.81 MHz ( period = 5.107 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; 196.35 MHz ( period = 5.093 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 196.66 MHz ( period = 5.085 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 198.02 MHz ( period = 5.050 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; 198.06 MHz ( period = 5.049 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 198.26 MHz ( period = 5.044 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 198.49 MHz ( period = 5.038 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 198.89 MHz ( period = 5.028 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 199.00 MHz ( period = 5.025 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 199.04 MHz ( period = 5.024 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 200.76 MHz ( period = 4.981 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 200.76 MHz ( period = 4.981 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 202.84 MHz ( period = 4.930 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 203.54 MHz ( period = 4.913 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 205.00 MHz ( period = 4.878 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 206.10 MHz ( period = 4.852 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 206.95 MHz ( period = 4.832 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 209.69 MHz ( period = 4.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 209.86 MHz ( period = 4.765 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 211.10 MHz ( period = 4.737 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.954 ns                ;
; N/A                                     ; 211.15 MHz ( period = 4.736 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.899 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 213.68 MHz ( period = 4.680 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 213.81 MHz ( period = 4.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 214.04 MHz ( period = 4.672 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 215.70 MHz ( period = 4.636 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 215.84 MHz ( period = 4.633 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.850 ns                ;
; N/A                                     ; 216.78 MHz ( period = 4.613 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 216.78 MHz ( period = 4.613 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 216.78 MHz ( period = 4.613 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 216.78 MHz ( period = 4.613 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 216.78 MHz ( period = 4.613 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 217.25 MHz ( period = 4.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 217.25 MHz ( period = 4.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 217.25 MHz ( period = 4.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 217.25 MHz ( period = 4.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 217.25 MHz ( period = 4.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 217.82 MHz ( period = 4.591 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 218.01 MHz ( period = 4.587 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.804 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 219.11 MHz ( period = 4.564 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 221.04 MHz ( period = 4.524 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; SR[0]      ; SR[0]    ; None                        ; None                      ; 0.763 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.686 ns                ;
; N/A                                     ; 224.52 MHz ( period = 4.454 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 224.52 MHz ( period = 4.454 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 224.52 MHz ( period = 4.454 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 224.52 MHz ( period = 4.454 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 232.94 MHz ( period = 4.293 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 232.94 MHz ( period = 4.293 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 232.94 MHz ( period = 4.293 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 232.94 MHz ( period = 4.293 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 232.94 MHz ( period = 4.293 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 234.14 MHz ( period = 4.271 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.447 ns                ;
; N/A                                     ; 236.57 MHz ( period = 4.227 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; 242.37 MHz ( period = 4.126 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 243.49 MHz ( period = 4.107 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 243.49 MHz ( period = 4.107 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 243.49 MHz ( period = 4.107 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 244.44 MHz ( period = 4.091 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; 250.50 MHz ( period = 3.992 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 252.72 MHz ( period = 3.957 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.430 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.481 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 261.10 MHz ( period = 3.830 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; F20_EmulateADC:inst9|SRDATA[3]             ; F20_EmulateADC:inst9|SRDATA[4]             ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.609 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 266.45 MHz ( period = 3.753 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 266.45 MHz ( period = 3.753 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 266.45 MHz ( period = 3.753 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 266.45 MHz ( period = 3.753 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 266.45 MHz ( period = 3.753 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 268.02 MHz ( period = 3.731 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; 270.12 MHz ( period = 3.702 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; F20_EmulateADC:inst9|SRDATA[13]            ; F20_EmulateADC:inst9|SRDATA[14]            ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.331 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.320 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AVG[2]'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 170.30 MHz ( period = 5.872 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 172.27 MHz ( period = 5.805 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 4.454 ns                ;
; N/A                                     ; 194.63 MHz ( period = 5.138 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 4.074 ns                ;
; N/A                                     ; 194.86 MHz ( period = 5.132 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 195.05 MHz ( period = 5.127 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 195.62 MHz ( period = 5.112 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 4.048 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 196.85 MHz ( period = 5.080 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; 198.26 MHz ( period = 5.044 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 198.49 MHz ( period = 5.038 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 198.69 MHz ( period = 5.033 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 199.48 MHz ( period = 5.013 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 199.60 MHz ( period = 5.010 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 201.82 MHz ( period = 4.955 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.891 ns                ;
; N/A                                     ; 202.06 MHz ( period = 4.949 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 202.10 MHz ( period = 4.948 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 202.27 MHz ( period = 4.944 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.880 ns                ;
; N/A                                     ; 202.43 MHz ( period = 4.940 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 202.51 MHz ( period = 4.938 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 204.21 MHz ( period = 4.897 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 204.88 MHz ( period = 4.881 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.817 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 205.55 MHz ( period = 4.865 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 205.76 MHz ( period = 4.860 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 206.53 MHz ( period = 4.842 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 206.91 MHz ( period = 4.833 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.769 ns                ;
; N/A                                     ; 207.17 MHz ( period = 4.827 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 207.17 MHz ( period = 4.827 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 207.25 MHz ( period = 4.825 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 207.34 MHz ( period = 4.823 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 208.38 MHz ( period = 4.799 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 208.42 MHz ( period = 4.798 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 208.81 MHz ( period = 4.789 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 210.48 MHz ( period = 4.751 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 211.15 MHz ( period = 4.736 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 211.51 MHz ( period = 4.728 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 211.55 MHz ( period = 4.727 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 212.00 MHz ( period = 4.717 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 212.40 MHz ( period = 4.708 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 212.99 MHz ( period = 4.695 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 213.08 MHz ( period = 4.693 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 213.08 MHz ( period = 4.693 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 213.36 MHz ( period = 4.687 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.623 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.938 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 214.13 MHz ( period = 4.670 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 214.18 MHz ( period = 4.669 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 214.27 MHz ( period = 4.667 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 215.05 MHz ( period = 4.650 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.586 ns                ;
; N/A                                     ; 215.19 MHz ( period = 4.647 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 215.19 MHz ( period = 4.647 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 217.30 MHz ( period = 4.602 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 217.44 MHz ( period = 4.599 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 217.44 MHz ( period = 4.599 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 218.10 MHz ( period = 4.585 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 220.02 MHz ( period = 4.545 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 220.02 MHz ( period = 4.545 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 220.12 MHz ( period = 4.543 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 220.56 MHz ( period = 4.534 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 220.56 MHz ( period = 4.534 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 220.56 MHz ( period = 4.534 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 220.56 MHz ( period = 4.534 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; 223.41 MHz ( period = 4.476 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 223.46 MHz ( period = 4.475 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 223.46 MHz ( period = 4.475 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 224.27 MHz ( period = 4.459 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 225.02 MHz ( period = 4.444 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 225.02 MHz ( period = 4.444 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 227.53 MHz ( period = 4.395 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 227.53 MHz ( period = 4.395 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 227.74 MHz ( period = 4.391 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 227.89 MHz ( period = 4.388 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 228.41 MHz ( period = 4.378 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; 228.62 MHz ( period = 4.374 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 228.68 MHz ( period = 4.373 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 228.73 MHz ( period = 4.372 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 229.04 MHz ( period = 4.366 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 230.52 MHz ( period = 4.338 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 230.89 MHz ( period = 4.331 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; 230.95 MHz ( period = 4.330 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 231.21 MHz ( period = 4.325 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 231.54 MHz ( period = 4.319 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 232.07 MHz ( period = 4.309 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 232.23 MHz ( period = 4.306 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 234.63 MHz ( period = 4.262 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 234.63 MHz ( period = 4.262 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 236.29 MHz ( period = 4.232 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 236.63 MHz ( period = 4.226 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 237.47 MHz ( period = 4.211 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 237.70 MHz ( period = 4.207 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 238.44 MHz ( period = 4.194 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 239.01 MHz ( period = 4.184 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 240.44 MHz ( period = 4.159 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 242.78 MHz ( period = 4.119 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 243.13 MHz ( period = 4.113 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 244.32 MHz ( period = 4.093 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 246.91 MHz ( period = 4.050 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 247.16 MHz ( period = 4.046 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.954 ns                ;
; N/A                                     ; 248.94 MHz ( period = 4.017 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.899 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 252.46 MHz ( period = 3.961 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 252.65 MHz ( period = 3.958 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.850 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.804 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 261.23 MHz ( period = 3.828 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 261.23 MHz ( period = 3.828 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 261.23 MHz ( period = 3.828 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 261.23 MHz ( period = 3.828 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.686 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 279.49 MHz ( period = 3.578 ns )                    ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 279.80 MHz ( period = 3.574 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 279.80 MHz ( period = 3.574 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 279.80 MHz ( period = 3.574 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 279.80 MHz ( period = 3.574 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 279.80 MHz ( period = 3.574 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 281.53 MHz ( period = 3.552 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.447 ns                ;
; N/A                                     ; 285.06 MHz ( period = 3.508 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 285.23 MHz ( period = 3.506 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 290.78 MHz ( period = 3.439 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; 293.51 MHz ( period = 3.407 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.430 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.481 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 0.763 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[3]             ; F20_EmulateADC:inst9|SRDATA[4]             ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.609 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[13]            ; F20_EmulateADC:inst9|SRDATA[14]            ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.331 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.320 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SR[2]'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 170.24 MHz ( period = 5.874 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 172.21 MHz ( period = 5.807 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 181.16 MHz ( period = 5.520 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 4.454 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 4.074 ns                ;
; N/A                                     ; 194.78 MHz ( period = 5.134 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 194.82 MHz ( period = 5.133 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 195.54 MHz ( period = 5.114 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 4.048 ns                ;
; N/A                                     ; 196.50 MHz ( period = 5.089 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 196.77 MHz ( period = 5.082 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; 198.18 MHz ( period = 5.046 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 198.61 MHz ( period = 5.035 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 199.40 MHz ( period = 5.015 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 199.52 MHz ( period = 5.012 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 201.73 MHz ( period = 4.957 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.891 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 202.02 MHz ( period = 4.950 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 202.18 MHz ( period = 4.946 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.880 ns                ;
; N/A                                     ; 202.35 MHz ( period = 4.942 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 202.43 MHz ( period = 4.940 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 204.12 MHz ( period = 4.899 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 204.79 MHz ( period = 4.883 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.817 ns                ;
; N/A                                     ; 205.21 MHz ( period = 4.873 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 205.47 MHz ( period = 4.867 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 205.68 MHz ( period = 4.862 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 206.44 MHz ( period = 4.844 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 206.83 MHz ( period = 4.835 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.769 ns                ;
; N/A                                     ; 207.08 MHz ( period = 4.829 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 207.08 MHz ( period = 4.829 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 207.17 MHz ( period = 4.827 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 207.21 MHz ( period = 4.826 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 207.21 MHz ( period = 4.826 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 207.25 MHz ( period = 4.825 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 208.29 MHz ( period = 4.801 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 209.56 MHz ( period = 4.772 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 210.39 MHz ( period = 4.753 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 210.79 MHz ( period = 4.744 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 211.06 MHz ( period = 4.738 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 211.42 MHz ( period = 4.730 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 211.46 MHz ( period = 4.729 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 211.91 MHz ( period = 4.719 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 212.90 MHz ( period = 4.697 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 212.99 MHz ( period = 4.695 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 212.99 MHz ( period = 4.695 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 213.27 MHz ( period = 4.689 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.623 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.938 ns                ;
; N/A                                     ; 214.00 MHz ( period = 4.673 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 214.04 MHz ( period = 4.672 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 214.18 MHz ( period = 4.669 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 214.59 MHz ( period = 4.660 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 214.96 MHz ( period = 4.652 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.586 ns                ;
; N/A                                     ; 215.10 MHz ( period = 4.649 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 215.10 MHz ( period = 4.649 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 215.70 MHz ( period = 4.636 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 217.34 MHz ( period = 4.601 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 217.34 MHz ( period = 4.601 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 218.01 MHz ( period = 4.587 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 218.20 MHz ( period = 4.583 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 218.96 MHz ( period = 4.567 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 220.02 MHz ( period = 4.545 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 221.29 MHz ( period = 4.519 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 223.36 MHz ( period = 4.477 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 223.36 MHz ( period = 4.477 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 224.16 MHz ( period = 4.461 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 224.92 MHz ( period = 4.446 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 224.92 MHz ( period = 4.446 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 227.43 MHz ( period = 4.397 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 227.43 MHz ( period = 4.397 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 227.63 MHz ( period = 4.393 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 227.79 MHz ( period = 4.390 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; 228.52 MHz ( period = 4.376 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 228.62 MHz ( period = 4.374 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 228.94 MHz ( period = 4.368 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 230.41 MHz ( period = 4.340 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 230.79 MHz ( period = 4.333 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; 230.84 MHz ( period = 4.332 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 231.11 MHz ( period = 4.327 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 231.96 MHz ( period = 4.311 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 232.13 MHz ( period = 4.308 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 232.18 MHz ( period = 4.307 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 234.52 MHz ( period = 4.264 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 234.52 MHz ( period = 4.264 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 236.52 MHz ( period = 4.228 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 237.36 MHz ( period = 4.213 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 237.59 MHz ( period = 4.209 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 238.32 MHz ( period = 4.196 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 238.89 MHz ( period = 4.186 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 240.33 MHz ( period = 4.161 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 241.84 MHz ( period = 4.135 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 242.66 MHz ( period = 4.121 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 243.01 MHz ( period = 4.115 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 244.20 MHz ( period = 4.095 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 246.79 MHz ( period = 4.052 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 247.04 MHz ( period = 4.048 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 248.76 MHz ( period = 4.020 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.954 ns                ;
; N/A                                     ; 248.82 MHz ( period = 4.019 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.899 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 252.53 MHz ( period = 3.960 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 255.17 MHz ( period = 3.919 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.850 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 258.00 MHz ( period = 3.876 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.804 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 261.10 MHz ( period = 3.830 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 261.10 MHz ( period = 3.830 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 261.10 MHz ( period = 3.830 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 261.10 MHz ( period = 3.830 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 266.52 MHz ( period = 3.752 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.686 ns                ;
; N/A                                     ; 267.59 MHz ( period = 3.737 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 267.59 MHz ( period = 3.737 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 267.59 MHz ( period = 3.737 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 267.59 MHz ( period = 3.737 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 281.37 MHz ( period = 3.554 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.447 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 285.06 MHz ( period = 3.508 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; 293.34 MHz ( period = 3.409 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 296.38 MHz ( period = 3.374 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.430 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.481 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; SR[2]      ; SR[2]    ; None                        ; None                      ; 0.763 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[3]             ; F20_EmulateADC:inst9|SRDATA[4]             ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.609 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[13]            ; F20_EmulateADC:inst9|SRDATA[14]            ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.331 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.320 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK'                                                                                                                                                                                                                          ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                     ; To                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20] ; MCLK       ; MCLK     ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15] ; MCLK       ; MCLK     ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19] ; MCLK       ; MCLK     ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16] ; MCLK       ; MCLK     ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[2]           ; F20_EmulateADC:inst9|SRDATA[3]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[9]           ; F20_EmulateADC:inst9|SRDATA[10]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[8]           ; F20_EmulateADC:inst9|SRDATA[9]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[10]          ; F20_EmulateADC:inst9|SRDATA[11]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[4]           ; F20_EmulateADC:inst9|SRDATA[5]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22] ; MCLK       ; MCLK     ; None                       ; None                       ; 2.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20] ; MCLK       ; MCLK     ; None                       ; None                       ; 2.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17] ; MCLK       ; MCLK     ; None                       ; None                       ; 2.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[0]           ; F20_EmulateADC:inst9|SRDATA[1]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[7]           ; F20_EmulateADC:inst9|SRDATA[8]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[20]          ; F20_EmulateADC:inst9|SRDATA[21]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[16]          ; F20_EmulateADC:inst9|SRDATA[17]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[12]          ; F20_EmulateADC:inst9|SRDATA[13]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[21]          ; F20_EmulateADC:inst9|SRDATA[22]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[5]           ; F20_EmulateADC:inst9|SRDATA[6]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[11]          ; F20_EmulateADC:inst9|SRDATA[12]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[6]           ; F20_EmulateADC:inst9|SRDATA[7]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16] ; MCLK       ; MCLK     ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]   ; MCLK       ; MCLK     ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; MCLK       ; MCLK     ; None                       ; None                       ; 0.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21] ; MCLK       ; MCLK     ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18] ; MCLK       ; MCLK     ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18] ; MCLK       ; MCLK     ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21] ; MCLK       ; MCLK     ; None                       ; None                       ; 2.447 ns                 ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'AVG[0]'                                                                                                                                                                                                                         ;
+------------------------------------------+------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                     ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]  ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[2]           ; F20_EmulateADC:inst9|SRDATA[3]            ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[9]           ; F20_EmulateADC:inst9|SRDATA[10]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[8]           ; F20_EmulateADC:inst9|SRDATA[9]            ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[10]          ; F20_EmulateADC:inst9|SRDATA[11]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[4]           ; F20_EmulateADC:inst9|SRDATA[5]            ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]  ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]  ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[0]           ; F20_EmulateADC:inst9|SRDATA[1]            ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[7]           ; F20_EmulateADC:inst9|SRDATA[8]            ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[20]          ; F20_EmulateADC:inst9|SRDATA[21]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[16]          ; F20_EmulateADC:inst9|SRDATA[17]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[12]          ; F20_EmulateADC:inst9|SRDATA[13]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[21]          ; F20_EmulateADC:inst9|SRDATA[22]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[5]           ; F20_EmulateADC:inst9|SRDATA[6]            ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]  ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[11]          ; F20_EmulateADC:inst9|SRDATA[12]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[6]           ; F20_EmulateADC:inst9|SRDATA[7]            ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]    ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]    ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]  ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[18]          ; F20_EmulateADC:inst9|SRDATA[19]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[1]           ; F20_EmulateADC:inst9|SRDATA[2]            ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[22]          ; F20_EmulateADC:inst9|SRDATA[23]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[19]          ; F20_EmulateADC:inst9|SRDATA[20]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]   ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]   ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[15]          ; F20_EmulateADC:inst9|SRDATA[16]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[17]          ; F20_EmulateADC:inst9|SRDATA[18]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]   ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]  ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]  ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]    ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]    ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]    ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]   ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]  ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]   ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]   ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]  ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]   ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]   ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]   ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]   ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]    ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[13]          ; F20_EmulateADC:inst9|SRDATA[14]           ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT  ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]  ; AVG[0]     ; AVG[0]   ; None                       ; None                       ; 1.503 ns                 ;
+------------------------------------------+------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'AVG[1]'                                                                                                                                                                                                                            ;
+------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                       ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[2]             ; F20_EmulateADC:inst9|SRDATA[3]             ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[9]             ; F20_EmulateADC:inst9|SRDATA[10]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[8]             ; F20_EmulateADC:inst9|SRDATA[9]             ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[10]            ; F20_EmulateADC:inst9|SRDATA[11]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[4]             ; F20_EmulateADC:inst9|SRDATA[5]             ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[0]             ; F20_EmulateADC:inst9|SRDATA[1]             ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[7]             ; F20_EmulateADC:inst9|SRDATA[8]             ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[20]            ; F20_EmulateADC:inst9|SRDATA[21]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[16]            ; F20_EmulateADC:inst9|SRDATA[17]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[12]            ; F20_EmulateADC:inst9|SRDATA[13]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[21]            ; F20_EmulateADC:inst9|SRDATA[22]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[5]             ; F20_EmulateADC:inst9|SRDATA[6]             ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[11]            ; F20_EmulateADC:inst9|SRDATA[12]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[6]             ; F20_EmulateADC:inst9|SRDATA[7]             ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[18]            ; F20_EmulateADC:inst9|SRDATA[19]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[1]             ; F20_EmulateADC:inst9|SRDATA[2]             ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[22]            ; F20_EmulateADC:inst9|SRDATA[23]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[19]            ; F20_EmulateADC:inst9|SRDATA[20]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[15]            ; F20_EmulateADC:inst9|SRDATA[16]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[17]            ; F20_EmulateADC:inst9|SRDATA[18]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[13]            ; F20_EmulateADC:inst9|SRDATA[14]            ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[3]             ; F20_EmulateADC:inst9|SRDATA[4]             ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                       ; None                       ; 0.940 ns                 ;
+------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SR[1]'                                                                                                                                                                                                                             ;
+------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                       ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[2]             ; F20_EmulateADC:inst9|SRDATA[3]             ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[9]             ; F20_EmulateADC:inst9|SRDATA[10]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[8]             ; F20_EmulateADC:inst9|SRDATA[9]             ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[10]            ; F20_EmulateADC:inst9|SRDATA[11]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[4]             ; F20_EmulateADC:inst9|SRDATA[5]             ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[0]             ; F20_EmulateADC:inst9|SRDATA[1]             ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[7]             ; F20_EmulateADC:inst9|SRDATA[8]             ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[20]            ; F20_EmulateADC:inst9|SRDATA[21]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[16]            ; F20_EmulateADC:inst9|SRDATA[17]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[12]            ; F20_EmulateADC:inst9|SRDATA[13]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[21]            ; F20_EmulateADC:inst9|SRDATA[22]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[5]             ; F20_EmulateADC:inst9|SRDATA[6]             ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[11]            ; F20_EmulateADC:inst9|SRDATA[12]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[6]             ; F20_EmulateADC:inst9|SRDATA[7]             ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[18]            ; F20_EmulateADC:inst9|SRDATA[19]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[1]             ; F20_EmulateADC:inst9|SRDATA[2]             ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[22]            ; F20_EmulateADC:inst9|SRDATA[23]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[19]            ; F20_EmulateADC:inst9|SRDATA[20]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[15]            ; F20_EmulateADC:inst9|SRDATA[16]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[17]            ; F20_EmulateADC:inst9|SRDATA[18]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[13]            ; F20_EmulateADC:inst9|SRDATA[14]            ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[3]             ; F20_EmulateADC:inst9|SRDATA[4]             ; SR[1]      ; SR[1]    ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                       ; None                       ; 0.940 ns                 ;
+------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SR[0]'                                                                                                                                                                                                                             ;
+------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                       ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[2]             ; F20_EmulateADC:inst9|SRDATA[3]             ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[9]             ; F20_EmulateADC:inst9|SRDATA[10]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[8]             ; F20_EmulateADC:inst9|SRDATA[9]             ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[10]            ; F20_EmulateADC:inst9|SRDATA[11]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[4]             ; F20_EmulateADC:inst9|SRDATA[5]             ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[0]             ; F20_EmulateADC:inst9|SRDATA[1]             ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[7]             ; F20_EmulateADC:inst9|SRDATA[8]             ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[20]            ; F20_EmulateADC:inst9|SRDATA[21]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[16]            ; F20_EmulateADC:inst9|SRDATA[17]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[12]            ; F20_EmulateADC:inst9|SRDATA[13]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[21]            ; F20_EmulateADC:inst9|SRDATA[22]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[5]             ; F20_EmulateADC:inst9|SRDATA[6]             ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[11]            ; F20_EmulateADC:inst9|SRDATA[12]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[6]             ; F20_EmulateADC:inst9|SRDATA[7]             ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[18]            ; F20_EmulateADC:inst9|SRDATA[19]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[1]             ; F20_EmulateADC:inst9|SRDATA[2]             ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[22]            ; F20_EmulateADC:inst9|SRDATA[23]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[19]            ; F20_EmulateADC:inst9|SRDATA[20]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[15]            ; F20_EmulateADC:inst9|SRDATA[16]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[17]            ; F20_EmulateADC:inst9|SRDATA[18]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[13]            ; F20_EmulateADC:inst9|SRDATA[14]            ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[3]             ; F20_EmulateADC:inst9|SRDATA[4]             ; SR[0]      ; SR[0]    ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                       ; None                       ; 0.940 ns                 ;
+------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'AVG[2]'                                                                                                                                                                                                               ;
+------------------------------------------+---------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20] ; AVG[2]     ; AVG[2]   ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[2]  ; F20_EmulateADC:inst9|SRDATA[3]           ; AVG[2]     ; AVG[2]   ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[9]  ; F20_EmulateADC:inst9|SRDATA[10]          ; AVG[2]     ; AVG[2]   ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[8]  ; F20_EmulateADC:inst9|SRDATA[9]           ; AVG[2]     ; AVG[2]   ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[10] ; F20_EmulateADC:inst9|SRDATA[11]          ; AVG[2]     ; AVG[2]   ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[4]  ; F20_EmulateADC:inst9|SRDATA[5]           ; AVG[2]     ; AVG[2]   ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17] ; AVG[2]     ; AVG[2]   ; None                       ; None                       ; 1.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22] ; AVG[2]     ; AVG[2]   ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[0]  ; F20_EmulateADC:inst9|SRDATA[1]           ; AVG[2]     ; AVG[2]   ; None                       ; None                       ; 0.929 ns                 ;
+------------------------------------------+---------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SR[2]'                                                                                                                                                                                                                ;
+------------------------------------------+---------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20] ; SR[2]      ; SR[2]    ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[2]  ; F20_EmulateADC:inst9|SRDATA[3]           ; SR[2]      ; SR[2]    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[9]  ; F20_EmulateADC:inst9|SRDATA[10]          ; SR[2]      ; SR[2]    ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[8]  ; F20_EmulateADC:inst9|SRDATA[9]           ; SR[2]      ; SR[2]    ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[10] ; F20_EmulateADC:inst9|SRDATA[11]          ; SR[2]      ; SR[2]    ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[4]  ; F20_EmulateADC:inst9|SRDATA[5]           ; SR[2]      ; SR[2]    ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17] ; SR[2]      ; SR[2]    ; None                       ; None                       ; 1.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22] ; SR[2]      ; SR[2]    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[0]  ; F20_EmulateADC:inst9|SRDATA[1]           ; SR[2]      ; SR[2]    ; None                       ; None                       ; 0.929 ns                 ;
+------------------------------------------+---------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-----------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                            ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-----------------------------------------------+----------+
; N/A                                     ; None                                                ; 13.088 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK     ;
; N/A                                     ; None                                                ; 12.954 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK     ;
; N/A                                     ; None                                                ; 12.538 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK     ;
; N/A                                     ; None                                                ; 12.366 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK     ;
; N/A                                     ; None                                                ; 10.618 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.617 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.616 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 10.563 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.526 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.525 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.524 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 10.524 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.523 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.522 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 10.471 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.469 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.413 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.412 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.411 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 10.358 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.261 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.261 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.260 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.169 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.169 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.168 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.167 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.167 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.166 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.056 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.056 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.055 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.992 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 9.992 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 9.991 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 9.900 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 9.900 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 9.899 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 9.898 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 9.898 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 9.897 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 9.833 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.832 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.831 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 9.787 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 9.787 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 9.786 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 9.778 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.669 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.668 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.667 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 9.614 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.582 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.582 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.581 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.580 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 9.490 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.490 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.489 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.488 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 9.488 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.488 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.487 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.486 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 9.476 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.476 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.475 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.377 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.377 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.376 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.375 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 9.312 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.312 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.311 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.292 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.223 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 9.223 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 9.222 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 9.200 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.198 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.087 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.057 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 9.057 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 9.056 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 8.922 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.875 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.874 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.872 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.868 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.868 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.867 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.830 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.828 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.797 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.797 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.796 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.795 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 8.783 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.782 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.781 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.780 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.780 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.778 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.776 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.776 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.775 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.774 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.774 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.773 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.717 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.670 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.669 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.667 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.663 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.663 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.662 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.633 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.633 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.632 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.631 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 8.572 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.570 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.569 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 8.564 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.562 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.560 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.507 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.480 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.478 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.478 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.477 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 8.476 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.475 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 8.472 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.470 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.470 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.468 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.468 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.466 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.367 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.365 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.364 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 8.359 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.357 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.355 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.346 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.343 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.342 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.261 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.254 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.252 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.250 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.248 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.214 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.213 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.211 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.207 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.207 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.206 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.188 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.187 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.186 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 8.141 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.137 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.133 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.095 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.048 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.047 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.045 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.041 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.041 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.040 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.911 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.909 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.908 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 7.903 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.901 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.899 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.831 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 7.831 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 7.830 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 7.745 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.743 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.742 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 7.737 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.735 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.733 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.685 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 7.681 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.562 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 7.562 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 7.561 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 7.519 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 7.515 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.152 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 7.152 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 7.151 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 7.150 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 6.862 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 6.447 ns   ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK        ; MCLK     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                               ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-----------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                              ;
+-------+--------------+------------+--------------------------------------------+--------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To                 ; From Clock ;
+-------+--------------+------------+--------------------------------------------+--------------------+------------+
; N/A   ; None         ; 14.832 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; AVG[1]     ;
; N/A   ; None         ; 14.740 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; SR[0]      ;
; N/A   ; None         ; 14.738 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; SR[1]      ;
; N/A   ; None         ; 14.627 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; AVG[0]     ;
; N/A   ; None         ; 14.480 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; AVG[1]     ;
; N/A   ; None         ; 14.478 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; AVG[1]     ;
; N/A   ; None         ; 14.400 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; AVG[1]     ;
; N/A   ; None         ; 14.388 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; SR[0]      ;
; N/A   ; None         ; 14.386 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; SR[0]      ;
; N/A   ; None         ; 14.386 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; SR[1]      ;
; N/A   ; None         ; 14.384 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; SR[1]      ;
; N/A   ; None         ; 14.308 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; SR[0]      ;
; N/A   ; None         ; 14.306 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; SR[1]      ;
; N/A   ; None         ; 14.275 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; AVG[0]     ;
; N/A   ; None         ; 14.273 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; AVG[0]     ;
; N/A   ; None         ; 14.195 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; AVG[0]     ;
; N/A   ; None         ; 14.047 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; AVG[2]     ;
; N/A   ; None         ; 13.883 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; SR[2]      ;
; N/A   ; None         ; 13.759 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; AVG[1]     ;
; N/A   ; None         ; 13.713 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; AVG[1]     ;
; N/A   ; None         ; 13.695 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; AVG[2]     ;
; N/A   ; None         ; 13.693 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; AVG[2]     ;
; N/A   ; None         ; 13.667 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; SR[0]      ;
; N/A   ; None         ; 13.665 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; SR[1]      ;
; N/A   ; None         ; 13.621 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; SR[0]      ;
; N/A   ; None         ; 13.619 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; SR[1]      ;
; N/A   ; None         ; 13.615 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; AVG[2]     ;
; N/A   ; None         ; 13.554 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; AVG[0]     ;
; N/A   ; None         ; 13.531 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; SR[2]      ;
; N/A   ; None         ; 13.529 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; SR[2]      ;
; N/A   ; None         ; 13.508 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; AVG[0]     ;
; N/A   ; None         ; 13.451 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; SR[2]      ;
; N/A   ; None         ; 12.974 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; AVG[2]     ;
; N/A   ; None         ; 12.928 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; AVG[2]     ;
; N/A   ; None         ; 12.810 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; SR[2]      ;
; N/A   ; None         ; 12.764 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; SR[2]      ;
; N/A   ; None         ; 12.571 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; MCLK       ;
; N/A   ; None         ; 12.219 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; MCLK       ;
; N/A   ; None         ; 12.217 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; MCLK       ;
; N/A   ; None         ; 12.139 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; MCLK       ;
; N/A   ; None         ; 11.498 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; MCLK       ;
; N/A   ; None         ; 11.452 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; MCLK       ;
; N/A   ; None         ; 11.356 ns  ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; AVG[1]     ;
; N/A   ; None         ; 11.264 ns  ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; SR[0]      ;
; N/A   ; None         ; 11.262 ns  ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; SR[1]      ;
; N/A   ; None         ; 11.175 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; AVG[1]     ;
; N/A   ; None         ; 11.151 ns  ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; AVG[0]     ;
; N/A   ; None         ; 11.085 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; AVG[1]     ;
; N/A   ; None         ; 11.083 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; SR[0]      ;
; N/A   ; None         ; 11.081 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; SR[1]      ;
; N/A   ; None         ; 10.993 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; SR[0]      ;
; N/A   ; None         ; 10.991 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; SR[1]      ;
; N/A   ; None         ; 10.970 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; AVG[0]     ;
; N/A   ; None         ; 10.880 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; AVG[0]     ;
; N/A   ; None         ; 10.752 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; AVG[1]     ;
; N/A   ; None         ; 10.745 ns  ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; AVG[1]     ;
; N/A   ; None         ; 10.741 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; AVG[1]     ;
; N/A   ; None         ; 10.664 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; AVG[1]     ;
; N/A   ; None         ; 10.664 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; AVG[1]     ;
; N/A   ; None         ; 10.660 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; SR[0]      ;
; N/A   ; None         ; 10.658 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; SR[1]      ;
; N/A   ; None         ; 10.653 ns  ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; SR[0]      ;
; N/A   ; None         ; 10.651 ns  ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; SR[1]      ;
; N/A   ; None         ; 10.649 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; SR[0]      ;
; N/A   ; None         ; 10.647 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; SR[1]      ;
; N/A   ; None         ; 10.572 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; SR[0]      ;
; N/A   ; None         ; 10.572 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; SR[0]      ;
; N/A   ; None         ; 10.571 ns  ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; AVG[2]     ;
; N/A   ; None         ; 10.570 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; SR[1]      ;
; N/A   ; None         ; 10.570 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; SR[1]      ;
; N/A   ; None         ; 10.547 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; AVG[0]     ;
; N/A   ; None         ; 10.540 ns  ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; AVG[0]     ;
; N/A   ; None         ; 10.536 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; AVG[0]     ;
; N/A   ; None         ; 10.459 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; AVG[0]     ;
; N/A   ; None         ; 10.459 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; AVG[0]     ;
; N/A   ; None         ; 10.407 ns  ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; SR[2]      ;
; N/A   ; None         ; 10.390 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; AVG[2]     ;
; N/A   ; None         ; 10.300 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; AVG[2]     ;
; N/A   ; None         ; 10.282 ns  ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; AVG[1]     ;
; N/A   ; None         ; 10.226 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; SR[2]      ;
; N/A   ; None         ; 10.190 ns  ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; SR[0]      ;
; N/A   ; None         ; 10.188 ns  ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; SR[1]      ;
; N/A   ; None         ; 10.139 ns  ; F1_readADCmulti_ExtClk:inst1|DOUTL[12]     ; DOUT[12]           ; MCLK       ;
; N/A   ; None         ; 10.136 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; SR[2]      ;
; N/A   ; None         ; 10.077 ns  ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; AVG[0]     ;
; N/A   ; None         ; 10.039 ns  ; F1_readADCmulti_ExtClk:inst1|DOUTL[6]      ; DOUT[6]            ; MCLK       ;
; N/A   ; None         ; 9.967 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; AVG[2]     ;
; N/A   ; None         ; 9.960 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; AVG[2]     ;
; N/A   ; None         ; 9.956 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; AVG[2]     ;
; N/A   ; None         ; 9.879 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; AVG[2]     ;
; N/A   ; None         ; 9.879 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; AVG[2]     ;
; N/A   ; None         ; 9.803 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; SR[2]      ;
; N/A   ; None         ; 9.796 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; SR[2]      ;
; N/A   ; None         ; 9.792 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; SR[2]      ;
; N/A   ; None         ; 9.789 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[5]      ; DOUT[5]            ; MCLK       ;
; N/A   ; None         ; 9.715 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; SR[2]      ;
; N/A   ; None         ; 9.715 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; SR[2]      ;
; N/A   ; None         ; 9.528 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[0]      ; DOUT[0]            ; MCLK       ;
; N/A   ; None         ; 9.497 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; AVG[2]     ;
; N/A   ; None         ; 9.493 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[10]     ; DOUT[10]           ; MCLK       ;
; N/A   ; None         ; 9.492 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[13]     ; DOUT[13]           ; MCLK       ;
; N/A   ; None         ; 9.489 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[9]      ; DOUT[9]            ; MCLK       ;
; N/A   ; None         ; 9.479 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[21]     ; DOUT[21]           ; MCLK       ;
; N/A   ; None         ; 9.470 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[22]     ; DOUT[22]           ; MCLK       ;
; N/A   ; None         ; 9.457 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[16]     ; DOUT[16]           ; MCLK       ;
; N/A   ; None         ; 9.333 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; SR[2]      ;
; N/A   ; None         ; 9.107 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[20]     ; DOUT[20]           ; MCLK       ;
; N/A   ; None         ; 9.095 ns   ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK     ; SCKL               ; MCLK       ;
; N/A   ; None         ; 9.080 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[17]     ; DOUT[17]           ; MCLK       ;
; N/A   ; None         ; 8.952 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[1]  ; TEST_AVG_count[1]  ; MCLK       ;
; N/A   ; None         ; 8.894 ns   ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; MCLK       ;
; N/A   ; None         ; 8.750 ns   ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK     ; Test_AVGen_SCK     ; MCLK       ;
; N/A   ; None         ; 8.713 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; MCLK       ;
; N/A   ; None         ; 8.696 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[6]  ; TEST_AVG_count[6]  ; MCLK       ;
; N/A   ; None         ; 8.623 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; MCLK       ;
; N/A   ; None         ; 8.557 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[4]  ; TEST_AVG_count[4]  ; MCLK       ;
; N/A   ; None         ; 8.436 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[3]  ; TEST_AVG_count[3]  ; MCLK       ;
; N/A   ; None         ; 8.410 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[15]     ; DOUT[15]           ; MCLK       ;
; N/A   ; None         ; 8.405 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[14]     ; DOUT[14]           ; MCLK       ;
; N/A   ; None         ; 8.405 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[18]     ; DOUT[18]           ; MCLK       ;
; N/A   ; None         ; 8.393 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[7]      ; DOUT[7]            ; MCLK       ;
; N/A   ; None         ; 8.389 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[1]      ; DOUT[1]            ; MCLK       ;
; N/A   ; None         ; 8.389 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[2]      ; DOUT[2]            ; MCLK       ;
; N/A   ; None         ; 8.389 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[8]      ; DOUT[8]            ; MCLK       ;
; N/A   ; None         ; 8.389 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[23]     ; DOUT[23]           ; MCLK       ;
; N/A   ; None         ; 8.388 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[4]      ; DOUT[4]            ; MCLK       ;
; N/A   ; None         ; 8.385 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[3]      ; DOUT[3]            ; MCLK       ;
; N/A   ; None         ; 8.385 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[11]     ; DOUT[11]           ; MCLK       ;
; N/A   ; None         ; 8.385 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[19]     ; DOUT[19]           ; MCLK       ;
; N/A   ; None         ; 8.290 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; MCLK       ;
; N/A   ; None         ; 8.283 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; MCLK       ;
; N/A   ; None         ; 8.279 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; MCLK       ;
; N/A   ; None         ; 8.202 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; MCLK       ;
; N/A   ; None         ; 8.202 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; MCLK       ;
; N/A   ; None         ; 8.202 ns   ; F0_ClockEnable_BETA2:inst|zReadCLK         ; SCKL               ; MCLK       ;
; N/A   ; None         ; 8.188 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[0]  ; TEST_AVG_count[0]  ; MCLK       ;
; N/A   ; None         ; 8.068 ns   ; F1_readADCmulti_ExtClk:inst1|AVGen_READ    ; Test_AVGen_READ    ; MCLK       ;
; N/A   ; None         ; 7.995 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[2]  ; TEST_AVG_count[2]  ; MCLK       ;
; N/A   ; None         ; 7.950 ns   ; F20_EmulateADC:inst9|BUSY_on               ; BUSYL              ; MCLK       ;
; N/A   ; None         ; 7.939 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[5]  ; TEST_AVG_count[5]  ; MCLK       ;
; N/A   ; None         ; 7.820 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; MCLK       ;
; N/A   ; None         ; 7.417 ns   ; F0_ClockEnable_BETA2:inst|clearAll         ; ClearAll           ; MCLK       ;
; N/A   ; None         ; 6.780 ns   ; F0_ClockEnable_BETA2:inst|zReadCLK         ; ReadClock          ; MCLK       ;
; N/A   ; None         ; 6.251 ns   ; F0_ClockEnable_BETA2:inst|nFS              ; nCNVL              ; MCLK       ;
; N/A   ; None         ; 6.251 ns   ; F0_ClockEnable_BETA2:inst|nFS              ; nFS                ; MCLK       ;
; N/A   ; None         ; 5.435 ns   ; F0_ClockEnable_BETA2:inst|Fso              ; FSo                ; MCLK       ;
+-------+--------------+------------+--------------------------------------------+--------------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+--------+----------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To             ;
+-------+-------------------+-----------------+--------+----------------+
; N/A   ; None              ; 10.664 ns       ; AVG[1] ; SCKL           ;
; N/A   ; None              ; 10.572 ns       ; SR[0]  ; SCKL           ;
; N/A   ; None              ; 10.570 ns       ; SR[1]  ; SCKL           ;
; N/A   ; None              ; 10.459 ns       ; AVG[0] ; SCKL           ;
; N/A   ; None              ; 9.879 ns        ; AVG[2] ; SCKL           ;
; N/A   ; None              ; 9.715 ns        ; SR[2]  ; SCKL           ;
; N/A   ; None              ; 9.242 ns        ; AVG[1] ; ReadClock      ;
; N/A   ; None              ; 9.150 ns        ; SR[0]  ; ReadClock      ;
; N/A   ; None              ; 9.148 ns        ; SR[1]  ; ReadClock      ;
; N/A   ; None              ; 9.037 ns        ; AVG[0] ; ReadClock      ;
; N/A   ; None              ; 8.457 ns        ; AVG[2] ; ReadClock      ;
; N/A   ; None              ; 8.293 ns        ; SR[2]  ; ReadClock      ;
; N/A   ; None              ; 7.994 ns        ; MCLK   ; SCKL           ;
; N/A   ; None              ; 7.445 ns        ; AVG[1] ; OOR            ;
; N/A   ; None              ; 7.353 ns        ; SR[0]  ; OOR            ;
; N/A   ; None              ; 7.351 ns        ; SR[1]  ; OOR            ;
; N/A   ; None              ; 7.240 ns        ; AVG[0] ; OOR            ;
; N/A   ; None              ; 6.660 ns        ; AVG[2] ; OOR            ;
; N/A   ; None              ; 6.572 ns        ; MCLK   ; ReadClock      ;
; N/A   ; None              ; 6.496 ns        ; SR[2]  ; OOR            ;
; N/A   ; None              ; 6.458 ns        ; AVG[2] ; TestCKcycle[0] ;
; N/A   ; None              ; 6.416 ns        ; AVG[2] ; TestCKcycle[4] ;
; N/A   ; None              ; 6.373 ns        ; AVG[0] ; TestCKcycle[3] ;
; N/A   ; None              ; 6.329 ns        ; AVG[1] ; TestCKcycle[3] ;
; N/A   ; None              ; 6.324 ns        ; AQMODE ; TestCKcycle[0] ;
; N/A   ; None              ; 6.243 ns        ; AVG[1] ; TestCKcycle[0] ;
; N/A   ; None              ; 6.215 ns        ; AVG[2] ; TestCKcycle[3] ;
; N/A   ; None              ; 6.092 ns        ; AQMODE ; TestCKcycle[3] ;
; N/A   ; None              ; 6.071 ns        ; AVG[0] ; TestCKcycle[0] ;
; N/A   ; None              ; 6.037 ns        ; AVG[0] ; TestCKcycle[1] ;
; N/A   ; None              ; 5.991 ns        ; AVG[1] ; TestCKcycle[1] ;
; N/A   ; None              ; 5.879 ns        ; AVG[2] ; TestCKcycle[1] ;
; N/A   ; None              ; 5.856 ns        ; AQMODE ; TestCKcycle[4] ;
; N/A   ; None              ; 5.761 ns        ; AQMODE ; TestCKcycle[1] ;
; N/A   ; None              ; 5.513 ns        ; AVG[1] ; TestCKcycle[4] ;
; N/A   ; None              ; 5.204 ns        ; AQMODE ; TestCKcycle[2] ;
; N/A   ; None              ; 5.142 ns        ; AVG[2] ; TestCKcycle[2] ;
; N/A   ; None              ; 4.929 ns        ; AVG[0] ; TestCKcycle[2] ;
; N/A   ; None              ; 4.752 ns        ; AVG[1] ; TestCKcycle[2] ;
+-------+-------------------+-----------------+--------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+--------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                         ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+--------------------------------------------+----------+
; N/A                                     ; None                                                ; 2.062 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]   ;
; N/A                                     ; None                                                ; 2.040 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]   ;
; N/A                                     ; None                                                ; 2.040 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]   ;
; N/A                                     ; None                                                ; 2.040 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]   ;
; N/A                                     ; None                                                ; 2.040 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]   ;
; N/A                                     ; None                                                ; 2.040 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.970 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.968 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.948 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.948 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.948 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.948 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.948 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.946 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.946 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.946 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.946 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.946 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.939 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.917 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.917 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.917 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.917 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.917 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.857 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.847 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.845 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.835 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.835 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.835 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.835 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.835 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.825 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.825 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.825 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.825 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.825 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.825 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.823 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.823 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.823 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.823 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.823 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.803 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.803 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.803 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.803 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.803 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.801 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.781 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.759 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.759 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.759 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.759 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.759 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.734 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.733 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.731 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.712 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.712 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.712 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.712 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.712 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.711 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.711 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.711 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.711 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.711 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.709 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.709 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.709 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.709 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.709 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.709 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]    ;
; N/A                                     ; None                                                ; 1.707 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]    ;
; N/A                                     ; None                                                ; 1.699 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.689 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.687 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.678 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.667 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.667 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.667 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.667 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.667 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.665 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.665 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.665 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.665 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.665 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.620 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.607 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]    ;
; N/A                                     ; None                                                ; 1.605 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]    ;
; N/A                                     ; None                                                ; 1.598 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.598 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.598 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.598 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.598 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.596 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.586 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]    ;
; N/A                                     ; None                                                ; 1.584 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]    ;
; N/A                                     ; None                                                ; 1.576 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.564 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.554 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.554 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.554 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.554 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.554 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.520 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.494 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.473 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.472 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]    ;
; N/A                                     ; None                                                ; 1.470 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]    ;
; N/A                                     ; None                                                ; 1.428 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]    ;
; N/A                                     ; None                                                ; 1.426 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]    ;
; N/A                                     ; None                                                ; 1.388 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.359 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.338 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.315 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.296 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]    ;
; N/A                                     ; None                                                ; 1.294 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]    ;
; N/A                                     ; None                                                ; 1.290 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK     ; MCLK     ;
; N/A                                     ; None                                                ; 1.281 ns  ; SR[2]  ; F0_ClockEnable_BETA2:inst|SRLatch[2]       ; MCLK     ;
; N/A                                     ; None                                                ; 1.277 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.255 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.255 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.255 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.255 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.255 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.246 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]    ;
; N/A                                     ; None                                                ; 1.244 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]    ;
; N/A                                     ; None                                                ; 1.183 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.154 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.133 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.132 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.132 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.132 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.132 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.132 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.118 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.113 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]    ;
; N/A                                     ; None                                                ; 1.091 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]    ;
; N/A                                     ; None                                                ; 1.091 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]    ;
; N/A                                     ; None                                                ; 1.091 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]    ;
; N/A                                     ; None                                                ; 1.091 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]    ;
; N/A                                     ; None                                                ; 1.091 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]    ;
; N/A                                     ; None                                                ; 1.040 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.026 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]    ;
; N/A                                     ; None                                                ; 1.024 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]    ;
; N/A                                     ; None                                                ; 1.018 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.018 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.018 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.018 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.018 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.016 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.996 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.990 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.974 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.974 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.974 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.974 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.974 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.968 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.968 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.968 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.968 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.968 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.914 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.913 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.893 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.876 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.854 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.854 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.854 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.854 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.854 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.852 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]    ;
; N/A                                     ; None                                                ; 0.834 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|SRLatch[1]       ; MCLK     ;
; N/A                                     ; None                                                ; 0.832 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.810 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.810 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.810 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.810 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.810 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.809 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|SRLatch[0]       ; MCLK     ;
; N/A                                     ; None                                                ; 0.779 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.750 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]    ;
; N/A                                     ; None                                                ; 0.735 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.729 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]    ;
; N/A                                     ; None                                                ; 0.669 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|AVGlatch[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 0.615 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]    ;
; N/A                                     ; None                                                ; 0.603 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.571 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]    ;
; N/A                                     ; None                                                ; 0.553 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.465 ns  ; SR[2]  ; F0_ClockEnable_BETA2:inst|clearAll         ; MCLK     ;
; N/A                                     ; None                                                ; 0.439 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]    ;
; N/A                                     ; None                                                ; 0.389 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]    ;
; N/A                                     ; None                                                ; 0.333 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.270 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|AVG_count[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 0.169 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]    ;
; N/A                                     ; None                                                ; 0.151 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|AVG_count[6]  ; MCLK     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                            ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 06 15:29:08 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK" is an undefined clock
    Info: Assuming node "AVG[0]" is an undefined clock
    Info: Assuming node "AVG[1]" is an undefined clock
    Info: Assuming node "SR[1]" is an undefined clock
    Info: Assuming node "SR[0]" is an undefined clock
    Info: Assuming node "AVG[2]" is an undefined clock
    Info: Assuming node "SR[2]" is an undefined clock
Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT" as buffer
    Info: Detected gated clock "F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT" as buffer
    Info: Detected gated clock "F0_ClockEnable_BETA2:inst|Add1~4" as buffer
    Info: Detected gated clock "F0_ClockEnable_BETA2:inst|Add1~3" as buffer
    Info: Detected gated clock "F0_ClockEnable_BETA2:inst|Add1~2" as buffer
    Info: Detected ripple clock "F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK" as buffer
    Info: Detected ripple clock "F0_ClockEnable_BETA2:inst|zReadCLK" as buffer
    Info: Detected ripple clock "F1_readADCmulti_ExtClk:inst1|AVGen_SCK" as buffer
    Info: Detected gated clock "F0_ClockEnable_BETA2:inst|ReadCLK" as buffer
    Info: Detected ripple clock "F1_readADCmulti_ExtClk:inst1|AVGen_READ" as buffer
    Info: Detected gated clock "F1_readADCmulti_ExtClk:inst1|SCKL" as buffer
    Info: Detected ripple clock "F0_ClockEnable_BETA2:inst|nFS" as buffer
    Info: Detected ripple clock "F0_ClockEnable_BETA2:inst|clockDIV[3]" as buffer
    Info: Detected gated clock "F0_ClockEnable_BETA2:inst|Add1~1" as buffer
    Info: Detected gated clock "F0_ClockEnable_BETA2:inst|Add1~0" as buffer
    Info: Detected ripple clock "F0_ClockEnable_BETA2:inst|Fso" as buffer
Info: Clock "MCLK" has Internal fmax of 144.43 MHz between source register "F1_readADCmulti_ExtClk:inst1|r_DATAL[14]" and destination register "F1_readADCmulti_ExtClk:inst1|DOUTL[14]" (period= 6.924 ns)
    Info: + Longest register to register delay is 1.969 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[14]'
        Info: 2: + IC(1.600 ns) + CELL(0.369 ns) = 1.969 ns; Loc. = LC_X14_Y13_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|DOUTL[14]'
        Info: Total cell delay = 0.369 ns ( 18.74 % )
        Info: Total interconnect delay = 1.600 ns ( 81.26 % )
    Info: - Smallest clock skew is -4.512 ns
        Info: + Shortest clock path from clock "MCLK" to destination register is 6.216 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'
            Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X12_Y6_N9; Fanout = 49; REG Node = 'F0_ClockEnable_BETA2:inst|Fso'
            Info: 3: + IC(2.935 ns) + CELL(0.574 ns) = 6.216 ns; Loc. = LC_X14_Y13_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|DOUTL[14]'
            Info: Total cell delay = 2.110 ns ( 33.94 % )
            Info: Total interconnect delay = 4.106 ns ( 66.06 % )
        Info: - Longest clock path from clock "MCLK" to source register is 10.728 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'
            Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X11_Y9_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst|nFS'
            Info: 3: + IC(1.717 ns) + CELL(0.809 ns) = 5.233 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1|AVGen_READ'
            Info: 4: + IC(1.297 ns) + CELL(0.571 ns) = 7.101 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 5: + IC(3.053 ns) + CELL(0.574 ns) = 10.728 ns; Loc. = LC_X8_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[14]'
            Info: Total cell delay = 3.490 ns ( 32.53 % )
            Info: Total interconnect delay = 7.238 ns ( 67.47 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "AVG[0]" has Internal fmax of 154.37 MHz between source register "F1_readADCmulti_ExtClk:inst1|TCLK23[2]" and destination register "F1_readADCmulti_ExtClk:inst1|r_DATAL[21]" (period= 6.478 ns)
    Info: + Longest register to register delay is 4.808 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
        Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4'
        Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5'
        Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
        Info: Total cell delay = 1.221 ns ( 25.40 % )
        Info: Total interconnect delay = 3.587 ns ( 74.60 % )
    Info: - Smallest clock skew is -1.227 ns
        Info: + Shortest clock path from clock "AVG[0]" to destination register is 10.108 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG[0]'
            Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
            Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.211 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~3'
            Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 6: + IC(1.626 ns) + CELL(0.462 ns) = 6.481 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 7: + IC(3.053 ns) + CELL(0.574 ns) = 10.108 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
            Info: Total cell delay = 2.244 ns ( 22.20 % )
            Info: Total interconnect delay = 7.864 ns ( 77.80 % )
        Info: - Longest clock path from clock "AVG[0]" to source register is 11.335 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG[0]'
            Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
            Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.821 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.749 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.336 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.660 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.032 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.335 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
            Info: Total cell delay = 3.637 ns ( 32.09 % )
            Info: Total interconnect delay = 7.698 ns ( 67.91 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "AVG[1]" has Internal fmax of 151.68 MHz between source register "F1_readADCmulti_ExtClk:inst1|TCLK23[2]" and destination register "F1_readADCmulti_ExtClk:inst1|r_DATAL[21]" (period= 6.593 ns)
    Info: + Longest register to register delay is 4.808 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
        Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4'
        Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5'
        Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
        Info: Total cell delay = 1.221 ns ( 25.40 % )
        Info: Total interconnect delay = 3.587 ns ( 74.60 % )
    Info: - Smallest clock skew is -1.342 ns
        Info: + Shortest clock path from clock "AVG[1]" to destination register is 10.198 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG[1]'
            Info: 2: + IC(2.077 ns) + CELL(0.319 ns) = 3.104 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~4'
            Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.896 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.483 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.571 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.198 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
            Info: Total cell delay = 2.507 ns ( 24.58 % )
            Info: Total interconnect delay = 7.691 ns ( 75.42 % )
        Info: - Longest clock path from clock "AVG[1]" to source register is 11.540 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG[1]'
            Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
            Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.865 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.237 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.540 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
            Info: Total cell delay = 3.831 ns ( 33.20 % )
            Info: Total interconnect delay = 7.709 ns ( 66.80 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "SR[1]" has Internal fmax of 150.4 MHz between source register "F1_readADCmulti_ExtClk:inst1|TCLK23[2]" and destination register "F1_readADCmulti_ExtClk:inst1|r_DATAL[21]" (period= 6.649 ns)
    Info: + Longest register to register delay is 4.808 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
        Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4'
        Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5'
        Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
        Info: Total cell delay = 1.221 ns ( 25.40 % )
        Info: Total interconnect delay = 3.587 ns ( 74.60 % )
    Info: - Smallest clock skew is -1.398 ns
        Info: + Shortest clock path from clock "SR[1]" to destination register is 10.048 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR[1]'
            Info: 2: + IC(2.121 ns) + CELL(0.125 ns) = 2.954 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~4'
            Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.746 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.333 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.421 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.048 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
            Info: Total cell delay = 2.313 ns ( 23.02 % )
            Info: Total interconnect delay = 7.735 ns ( 76.98 % )
        Info: - Longest clock path from clock "SR[1]" to source register is 11.446 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR[1]'
            Info: 2: + IC(1.836 ns) + CELL(0.462 ns) = 3.006 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
            Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.932 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.860 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.447 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.771 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.143 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.446 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
            Info: Total cell delay = 3.974 ns ( 34.72 % )
            Info: Total interconnect delay = 7.472 ns ( 65.28 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "SR[0]" has Internal fmax of 151.72 MHz between source register "F1_readADCmulti_ExtClk:inst1|TCLK23[2]" and destination register "F1_readADCmulti_ExtClk:inst1|r_DATAL[21]" (period= 6.591 ns)
    Info: + Longest register to register delay is 4.808 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
        Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4'
        Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5'
        Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
        Info: Total cell delay = 1.221 ns ( 25.40 % )
        Info: Total interconnect delay = 3.587 ns ( 74.60 % )
    Info: - Smallest clock skew is -1.340 ns
        Info: + Shortest clock path from clock "SR[0]" to destination register is 10.108 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR[0]'
            Info: 2: + IC(1.735 ns) + CELL(0.571 ns) = 3.014 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~4'
            Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.481 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.108 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
            Info: Total cell delay = 2.759 ns ( 27.30 % )
            Info: Total interconnect delay = 7.349 ns ( 72.70 % )
        Info: - Longest clock path from clock "SR[0]" to source register is 11.448 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR[0]'
            Info: 2: + IC(1.729 ns) + CELL(0.571 ns) = 3.008 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
            Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.934 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.862 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.449 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.773 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.145 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.448 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
            Info: Total cell delay = 4.083 ns ( 35.67 % )
            Info: Total interconnect delay = 7.365 ns ( 64.33 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "AVG[2]" has Internal fmax of 170.3 MHz between source register "F1_readADCmulti_ExtClk:inst1|TCLK23[2]" and destination register "F1_readADCmulti_ExtClk:inst1|r_DATAL[21]" (period= 5.872 ns)
    Info: + Longest register to register delay is 4.808 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
        Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4'
        Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5'
        Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
        Info: Total cell delay = 1.221 ns ( 25.40 % )
        Info: Total interconnect delay = 3.587 ns ( 74.60 % )
    Info: - Smallest clock skew is -0.621 ns
        Info: + Shortest clock path from clock "AVG[2]" to destination register is 10.134 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG[2]'
            Info: 2: + IC(2.210 ns) + CELL(0.319 ns) = 3.237 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~3'
            Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.832 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.419 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.507 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.134 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
            Info: Total cell delay = 2.313 ns ( 22.82 % )
            Info: Total interconnect delay = 7.821 ns ( 77.18 % )
        Info: - Longest clock path from clock "AVG[2]" to source register is 10.755 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG[2]'
            Info: 2: + IC(2.214 ns) + CELL(0.319 ns) = 3.241 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.169 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.756 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.515 ns) + CELL(0.809 ns) = 7.080 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.452 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 7: + IC(2.729 ns) + CELL(0.574 ns) = 10.755 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
            Info: Total cell delay = 3.369 ns ( 31.32 % )
            Info: Total interconnect delay = 7.386 ns ( 68.68 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "SR[2]" has Internal fmax of 170.24 MHz between source register "F1_readADCmulti_ExtClk:inst1|TCLK23[2]" and destination register "F1_readADCmulti_ExtClk:inst1|r_DATAL[21]" (period= 5.874 ns)
    Info: + Longest register to register delay is 4.808 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
        Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4'
        Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5'
        Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
        Info: Total cell delay = 1.221 ns ( 25.40 % )
        Info: Total interconnect delay = 3.587 ns ( 74.60 % )
    Info: - Smallest clock skew is -0.623 ns
        Info: + Shortest clock path from clock "SR[2]" to destination register is 9.968 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR[2]'
            Info: 2: + IC(1.792 ns) + CELL(0.571 ns) = 3.071 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~3'
            Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.666 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.253 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.341 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 9.968 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[21]'
            Info: Total cell delay = 2.565 ns ( 25.73 % )
            Info: Total interconnect delay = 7.403 ns ( 74.27 % )
        Info: - Longest clock path from clock "SR[2]" to source register is 10.591 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR[2]'
            Info: 2: + IC(1.798 ns) + CELL(0.571 ns) = 3.077 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.005 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.592 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.515 ns) + CELL(0.809 ns) = 6.916 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.288 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 7: + IC(2.729 ns) + CELL(0.574 ns) = 10.591 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[2]'
            Info: Total cell delay = 3.621 ns ( 34.19 % )
            Info: Total interconnect delay = 6.970 ns ( 65.81 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Warning: Circuit may not operate. Detected 46 non-operational path(s) clocked by clock "MCLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "F20_EmulateADC:inst9|SRDATA[23]" and destination pin or register "F1_readADCmulti_ExtClk:inst1|r_DATAL[20]" for clock "MCLK" (Hold time is 1.517 ns)
    Info: + Largest clock skew is 2.550 ns
        Info: + Longest clock path from clock "MCLK" to destination register is 10.728 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'
            Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X11_Y9_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst|nFS'
            Info: 3: + IC(1.717 ns) + CELL(0.809 ns) = 5.233 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1|AVGen_READ'
            Info: 4: + IC(1.297 ns) + CELL(0.571 ns) = 7.101 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 5: + IC(3.053 ns) + CELL(0.574 ns) = 10.728 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
            Info: Total cell delay = 3.490 ns ( 32.53 % )
            Info: Total interconnect delay = 7.238 ns ( 67.47 % )
        Info: - Shortest clock path from clock "MCLK" to source register is 8.178 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'
            Info: 2: + IC(1.682 ns) + CELL(0.462 ns) = 2.871 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 3: + IC(1.542 ns) + CELL(0.462 ns) = 4.875 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 4: + IC(2.729 ns) + CELL(0.574 ns) = 8.178 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
            Info: Total cell delay = 2.225 ns ( 27.21 % )
            Info: Total interconnect delay = 5.953 ns ( 72.79 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
        Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
        Info: Total cell delay = 0.369 ns ( 39.42 % )
        Info: Total interconnect delay = 0.567 ns ( 60.58 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock "AVG[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "F20_EmulateADC:inst9|SRDATA[23]" and destination pin or register "F1_readADCmulti_ExtClk:inst1|r_DATAL[20]" for clock "AVG[0]" (Hold time is 1.018 ns)
    Info: + Largest clock skew is 2.051 ns
        Info: + Longest clock path from clock "AVG[0]" to destination register is 11.751 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG[0]'
            Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
            Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.821 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.749 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.336 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.752 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT'
            Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.124 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.751 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
            Info: Total cell delay = 3.637 ns ( 30.95 % )
            Info: Total interconnect delay = 8.114 ns ( 69.05 % )
        Info: - Shortest clock path from clock "AVG[0]" to source register is 9.700 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG[0]'
            Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
            Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.211 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~3'
            Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 6: + IC(1.542 ns) + CELL(0.462 ns) = 6.397 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 7: + IC(2.729 ns) + CELL(0.574 ns) = 9.700 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
            Info: Total cell delay = 2.244 ns ( 23.13 % )
            Info: Total interconnect delay = 7.456 ns ( 76.87 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
        Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
        Info: Total cell delay = 0.369 ns ( 39.42 % )
        Info: Total interconnect delay = 0.567 ns ( 60.58 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock "AVG[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "F20_EmulateADC:inst9|SRDATA[23]" and destination pin or register "F1_readADCmulti_ExtClk:inst1|r_DATAL[20]" for clock "AVG[1]" (Hold time is 1.133 ns)
    Info: + Largest clock skew is 2.166 ns
        Info: + Longest clock path from clock "AVG[1]" to destination register is 11.956 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG[1]'
            Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
            Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.957 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT'
            Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.329 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.956 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
            Info: Total cell delay = 3.831 ns ( 32.04 % )
            Info: Total interconnect delay = 8.125 ns ( 67.96 % )
        Info: - Shortest clock path from clock "AVG[1]" to source register is 9.790 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG[1]'
            Info: 2: + IC(2.077 ns) + CELL(0.319 ns) = 3.104 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~4'
            Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.896 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.483 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.487 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.790 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
            Info: Total cell delay = 2.507 ns ( 25.61 % )
            Info: Total interconnect delay = 7.283 ns ( 74.39 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
        Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
        Info: Total cell delay = 0.369 ns ( 39.42 % )
        Info: Total interconnect delay = 0.567 ns ( 60.58 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock "SR[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "F20_EmulateADC:inst9|SRDATA[23]" and destination pin or register "F1_readADCmulti_ExtClk:inst1|r_DATAL[20]" for clock "SR[1]" (Hold time is 1.189 ns)
    Info: + Largest clock skew is 2.222 ns
        Info: + Longest clock path from clock "SR[1]" to destination register is 11.862 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR[1]'
            Info: 2: + IC(1.836 ns) + CELL(0.462 ns) = 3.006 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
            Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.932 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.860 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.447 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.863 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT'
            Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.235 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.862 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
            Info: Total cell delay = 3.974 ns ( 33.50 % )
            Info: Total interconnect delay = 7.888 ns ( 66.50 % )
        Info: - Shortest clock path from clock "SR[1]" to source register is 9.640 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR[1]'
            Info: 2: + IC(2.121 ns) + CELL(0.125 ns) = 2.954 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~4'
            Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.746 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.333 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.337 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.640 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
            Info: Total cell delay = 2.313 ns ( 23.99 % )
            Info: Total interconnect delay = 7.327 ns ( 76.01 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
        Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
        Info: Total cell delay = 0.369 ns ( 39.42 % )
        Info: Total interconnect delay = 0.567 ns ( 60.58 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock "SR[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "F20_EmulateADC:inst9|SRDATA[23]" and destination pin or register "F1_readADCmulti_ExtClk:inst1|r_DATAL[20]" for clock "SR[0]" (Hold time is 1.131 ns)
    Info: + Largest clock skew is 2.164 ns
        Info: + Longest clock path from clock "SR[0]" to destination register is 11.864 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR[0]'
            Info: 2: + IC(1.729 ns) + CELL(0.571 ns) = 3.008 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
            Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.934 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.862 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.449 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.865 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT'
            Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.237 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.864 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
            Info: Total cell delay = 4.083 ns ( 34.42 % )
            Info: Total interconnect delay = 7.781 ns ( 65.58 % )
        Info: - Shortest clock path from clock "SR[0]" to source register is 9.700 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR[0]'
            Info: 2: + IC(1.735 ns) + CELL(0.571 ns) = 3.014 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~4'
            Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.397 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.700 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
            Info: Total cell delay = 2.759 ns ( 28.44 % )
            Info: Total interconnect delay = 6.941 ns ( 71.56 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
        Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
        Info: Total cell delay = 0.369 ns ( 39.42 % )
        Info: Total interconnect delay = 0.567 ns ( 60.58 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "AVG[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "F20_EmulateADC:inst9|SRDATA[23]" and destination pin or register "F1_readADCmulti_ExtClk:inst1|r_DATAL[20]" for clock "AVG[2]" (Hold time is 412 ps)
    Info: + Largest clock skew is 1.445 ns
        Info: + Longest clock path from clock "AVG[2]" to destination register is 11.171 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG[2]'
            Info: 2: + IC(2.214 ns) + CELL(0.319 ns) = 3.241 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.169 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.756 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.607 ns) + CELL(0.809 ns) = 7.172 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT'
            Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.544 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 7: + IC(3.053 ns) + CELL(0.574 ns) = 11.171 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
            Info: Total cell delay = 3.369 ns ( 30.16 % )
            Info: Total interconnect delay = 7.802 ns ( 69.84 % )
        Info: - Shortest clock path from clock "AVG[2]" to source register is 9.726 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG[2]'
            Info: 2: + IC(2.210 ns) + CELL(0.319 ns) = 3.237 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~3'
            Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.832 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.419 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.423 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.726 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
            Info: Total cell delay = 2.313 ns ( 23.78 % )
            Info: Total interconnect delay = 7.413 ns ( 76.22 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
        Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
        Info: Total cell delay = 0.369 ns ( 39.42 % )
        Info: Total interconnect delay = 0.567 ns ( 60.58 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "SR[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "F20_EmulateADC:inst9|SRDATA[23]" and destination pin or register "F1_readADCmulti_ExtClk:inst1|r_DATAL[20]" for clock "SR[2]" (Hold time is 414 ps)
    Info: + Largest clock skew is 1.447 ns
        Info: + Longest clock path from clock "SR[2]" to destination register is 11.007 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR[2]'
            Info: 2: + IC(1.798 ns) + CELL(0.571 ns) = 3.077 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
            Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.005 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.592 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.607 ns) + CELL(0.809 ns) = 7.008 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT'
            Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.380 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 7: + IC(3.053 ns) + CELL(0.574 ns) = 11.007 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
            Info: Total cell delay = 3.621 ns ( 32.90 % )
            Info: Total interconnect delay = 7.386 ns ( 67.10 % )
        Info: - Shortest clock path from clock "SR[2]" to source register is 9.560 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR[2]'
            Info: 2: + IC(1.792 ns) + CELL(0.571 ns) = 3.071 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~3'
            Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.666 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
            Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.253 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.257 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.560 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
            Info: Total cell delay = 2.565 ns ( 26.83 % )
            Info: Total interconnect delay = 6.995 ns ( 73.17 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
        Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[20]'
        Info: Total cell delay = 0.369 ns ( 39.42 % )
        Info: Total interconnect delay = 0.567 ns ( 60.58 % )
    Info: + Micro hold delay of destination is 0.138 ns
Info: tsu for register "F1_readADCmulti_ExtClk:inst1|AVGen_READ" (data pin = "AVG[2]", clock pin = "MCLK") is 13.088 ns
    Info: + Longest pin to register delay is 17.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG[2]'
        Info: 2: + IC(1.204 ns) + CELL(0.462 ns) = 2.374 ns; Loc. = LC_X16_Y10_N3; Fanout = 14; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8'
        Info: 3: + IC(1.120 ns) + CELL(0.611 ns) = 4.105 ns; Loc. = LC_X13_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 4.614 ns; Loc. = LC_X13_Y10_N3; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20'
        Info: 5: + IC(0.719 ns) + CELL(0.467 ns) = 5.800 ns; Loc. = LC_X14_Y10_N6; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17'
        Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 5.877 ns; Loc. = LC_X14_Y10_N7; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12'
        Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 5.954 ns; Loc. = LC_X14_Y10_N8; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7'
        Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 6.463 ns; Loc. = LC_X14_Y10_N9; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0'
        Info: 9: + IC(1.129 ns) + CELL(0.319 ns) = 7.911 ns; Loc. = LC_X17_Y10_N2; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0'
        Info: 10: + IC(1.149 ns) + CELL(0.467 ns) = 9.527 ns; Loc. = LC_X14_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7'
        Info: 11: + IC(0.000 ns) + CELL(0.509 ns) = 10.036 ns; Loc. = LC_X14_Y10_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0'
        Info: 12: + IC(1.086 ns) + CELL(0.125 ns) = 11.247 ns; Loc. = LC_X16_Y10_N1; Fanout = 5; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18]'
        Info: 13: + IC(0.452 ns) + CELL(0.125 ns) = 11.824 ns; Loc. = LC_X16_Y10_N9; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6'
        Info: 14: + IC(0.698 ns) + CELL(0.467 ns) = 12.989 ns; Loc. = LC_X15_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22'
        Info: 15: + IC(0.000 ns) + CELL(0.077 ns) = 13.066 ns; Loc. = LC_X15_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17'
        Info: 16: + IC(0.000 ns) + CELL(0.163 ns) = 13.229 ns; Loc. = LC_X15_Y10_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12'
        Info: 17: + IC(0.000 ns) + CELL(0.609 ns) = 13.838 ns; Loc. = LC_X15_Y10_N6; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0'
        Info: 18: + IC(0.729 ns) + CELL(0.319 ns) = 14.886 ns; Loc. = LC_X16_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan4~0'
        Info: 19: + IC(0.452 ns) + CELL(0.125 ns) = 15.463 ns; Loc. = LC_X16_Y10_N7; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan4~1'
        Info: 20: + IC(0.191 ns) + CELL(0.125 ns) = 15.779 ns; Loc. = LC_X16_Y10_N8; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan4~2'
        Info: 21: + IC(0.456 ns) + CELL(0.125 ns) = 16.360 ns; Loc. = LC_X16_Y10_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan4~3'
        Info: 22: + IC(1.149 ns) + CELL(0.369 ns) = 17.878 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1|AVGen_READ'
        Info: Total cell delay = 7.344 ns ( 41.08 % )
        Info: Total interconnect delay = 10.534 ns ( 58.92 % )
    Info: + Micro setup delay of destination is 0.208 ns
    Info: - Shortest clock path from clock "MCLK" to destination register is 4.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'
        Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X11_Y9_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst|nFS'
        Info: 3: + IC(1.717 ns) + CELL(0.574 ns) = 4.998 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1|AVGen_READ'
        Info: Total cell delay = 2.110 ns ( 42.22 % )
        Info: Total interconnect delay = 2.888 ns ( 57.78 % )
Info: tco from clock "AVG[1]" to destination pin "TEST_TCLK23[3]" through register "F1_readADCmulti_ExtClk:inst1|TCLK23[3]" is 14.832 ns
    Info: + Longest clock path from clock "AVG[1]" to source register is 11.540 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG[1]'
        Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
        Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
        Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
        Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
        Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.865 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
        Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.237 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
        Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.540 ns; Loc. = LC_X16_Y13_N7; Fanout = 18; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[3]'
        Info: Total cell delay = 3.831 ns ( 33.20 % )
        Info: Total interconnect delay = 7.709 ns ( 66.80 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Longest register to pin delay is 3.057 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N7; Fanout = 18; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[3]'
        Info: 2: + IC(1.603 ns) + CELL(1.454 ns) = 3.057 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'TEST_TCLK23[3]'
        Info: Total cell delay = 1.454 ns ( 47.56 % )
        Info: Total interconnect delay = 1.603 ns ( 52.44 % )
Info: Longest tpd from source pin "AVG[1]" to destination pin "SCKL" is 10.664 ns
    Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG[1]'
    Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
    Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
    Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
    Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
    Info: 6: + IC(1.542 ns) + CELL(0.462 ns) = 7.545 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
    Info: 7: + IC(1.665 ns) + CELL(1.454 ns) = 10.664 ns; Loc. = PIN_T10; Fanout = 0; PIN Node = 'SCKL'
    Info: Total cell delay = 3.992 ns ( 37.43 % )
    Info: Total interconnect delay = 6.672 ns ( 62.57 % )
Info: th for register "F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0]" (data pin = "AQMODE", clock pin = "AVG[1]") is 2.062 ns
    Info: + Longest clock path from clock "AVG[1]" to destination register is 7.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG[1]'
        Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~0'
        Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst|Add1~1'
        Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|LessThan2~0'
        Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
        Info: 6: + IC(1.534 ns) + CELL(0.574 ns) = 7.649 ns; Loc. = LC_X10_Y10_N0; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0]'
        Info: Total cell delay = 2.650 ns ( 34.65 % )
        Info: Total interconnect delay = 4.999 ns ( 65.35 % )
    Info: + Micro hold delay of destination is 0.138 ns
    Info: - Shortest pin to register delay is 5.725 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A15; Fanout = 20; PIN Node = 'AQMODE'
        Info: 2: + IC(1.424 ns) + CELL(0.125 ns) = 2.257 ns; Loc. = LC_X17_Y10_N6; Fanout = 10; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1'
        Info: 3: + IC(1.492 ns) + CELL(0.462 ns) = 4.211 ns; Loc. = LC_X10_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan1~2'
        Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.527 ns; Loc. = LC_X10_Y10_N4; Fanout = 7; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan1~3'
        Info: 5: + IC(0.459 ns) + CELL(0.739 ns) = 5.725 ns; Loc. = LC_X10_Y10_N0; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0]'
        Info: Total cell delay = 2.159 ns ( 37.71 % )
        Info: Total interconnect delay = 3.566 ns ( 62.29 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Wed Mar 06 15:29:09 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:05


