// Seed: 920183177
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  inout id_7;
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_8;
  logic id_9;
  logic id_10;
  reg   id_11;
  always @(negedge id_10) begin
    id_7 = id_11;
    id_5 <= id_11;
  end
  type_16(
      id_3, 1, 1'b0
  );
endmodule
