=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.003535 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002157/0 sec (0.000647/0 sec, 0.000597/0 sec, 0.000424/0 sec, 0.000489/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0.000864/0 sec (0.000426/0.000426 sec, 0.000433/0.000433 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.000814/0 sec (6e-05/6e-05 sec, 3.3e-05/3.3e-05 sec, 0.000326/0.000326 sec, 0.000395/0.000395 sec )
[LOG] Total clause size reduction: 58 --> 4 (28 --> 1, 28 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 9.66667 --> 0.666667 (14 --> 0.5, 14 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.004047 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.002915 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001614/0 sec (0.000486/0 sec, 0.000457/0 sec, 0.000346/0 sec, 0.000325/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0.000633/0 sec (0.000314/0.000314 sec, 0.000313/0.000313 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.000556/0 sec (3.1e-05/3.1e-05 sec, 2.8e-05/2.8e-05 sec, 0.000256/0.000256 sec, 0.000241/0.000241 sec )
[LOG] Total clause size reduction: 46 --> 4 (22 --> 1, 22 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 7.66667 --> 0.666667 (11 --> 0.5, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.003402 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.010435 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008617/0 sec (0.00131/0 sec, 0.001227/0 sec, 0.001224/0 sec, 0.001275/0 sec, 0.000829/0 sec, 0.000914/0 sec, 0.000913/0 sec, 0.000925/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.003783/0 sec (0.000938/0.000938 sec, 0.000927/0.000927 sec, 0.000924/0.000924 sec, 0.000982/0.000982 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.003295/0 sec (8.2e-05/8.2e-05 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 6e-05/6e-05 sec, 0.000681/0.000681 sec, 0.000775/0.000775 sec, 0.000775/0.000775 sec, 0.000785/0.000785 sec )
[LOG] Total clause size reduction: 287 --> 8 (70 --> 1, 70 --> 1, 71 --> 1, 72 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 23.9167 --> 0.666667 (35 --> 0.5, 35 --> 0.5, 35.5 --> 0.5, 36 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.011131 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.007823 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006205/0 sec (0.000959/0 sec, 0.000898/0 sec, 0.000917/0 sec, 0.000913/0 sec, 0.000639/0 sec, 0.000609/0 sec, 0.000618/0 sec, 0.000652/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.00267/0 sec (0.000671/0.000671 sec, 0.000656/0.000656 sec, 0.000659/0.000659 sec, 0.000672/0.000672 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.002242/0 sec (4.8e-05/4.8e-05 sec, 5.5e-05/5.5e-05 sec, 5.8e-05/5.8e-05 sec, 4.9e-05/4.9e-05 sec, 0.000511/0.000511 sec, 0.00049/0.00049 sec, 0.000499/0.000499 sec, 0.000532/0.000532 sec )
[LOG] Total clause size reduction: 223 --> 8 (54 --> 1, 54 --> 1, 55 --> 1, 56 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 18.5833 --> 0.666667 (27 --> 0.5, 27 --> 0.5, 27.5 --> 0.5, 28 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.00846 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.0207 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018881/0 sec (0.001932/0 sec, 0.001821/0 sec, 0.00184/0 sec, 0.001837/0 sec, 0.001857/0 sec, 0.001904/0 sec, 0.001206/0 sec, 0.001271/0 sec, 0.001278/0 sec, 0.001299/0 sec, 0.001314/0 sec, 0.001322/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.008604/0 sec (0.001399/0.001399 sec, 0.001403/0.001403 sec, 0.001424/0.001424 sec, 0.001418/0.001418 sec, 0.001442/0.001442 sec, 0.001498/0.001498 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.007168/0 sec (0.000112/0.000112 sec, 9e-05/9e-05 sec, 9e-05/9e-05 sec, 9.1e-05/9.1e-05 sec, 8.9e-05/8.9e-05 sec, 7.7e-05/7.7e-05 sec, 0.001019/0.001019 sec, 0.001093/0.001093 sec, 0.001102/0.001102 sec, 0.001123/0.001123 sec, 0.001138/0.001138 sec, 0.001144/0.001144 sec )
[LOG] Total clause size reduction: 688 --> 12 (112 --> 1, 112 --> 1, 113 --> 1, 114 --> 1, 115 --> 1, 116 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 38.2222 --> 0.666667 (56 --> 0.5, 56 --> 0.5, 56.5 --> 0.5, 57 --> 0.5, 57.5 --> 0.5, 58 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02155 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.01503 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013301/0 sec (0.001358/0 sec, 0.001321/0 sec, 0.001326/0 sec, 0.001338/0 sec, 0.001308/0 sec, 0.001327/0 sec, 0.00089/0 sec, 0.000863/0 sec, 0.000875/0 sec, 0.000918/0 sec, 0.000883/0 sec, 0.000894/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.005957/0 sec (0.000974/0.000974 sec, 0.00098/0.00098 sec, 0.00099/0.00099 sec, 0.001003/0.001003 sec, 0.000985/0.000985 sec, 0.001007/0.001007 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.004855/0 sec (6.7e-05/6.7e-05 sec, 8.2e-05/8.2e-05 sec, 8e-05/8e-05 sec, 7.4e-05/7.4e-05 sec, 6.1e-05/6.1e-05 sec, 6e-05/6e-05 sec, 0.000732/0.000732 sec, 0.000717/0.000717 sec, 0.000728/0.000728 sec, 0.00077/0.00077 sec, 0.000737/0.000737 sec, 0.000747/0.000747 sec )
[LOG] Total clause size reduction: 532 --> 12 (86 --> 1, 86 --> 1, 87 --> 1, 88 --> 1, 89 --> 1, 90 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 29.5556 --> 0.666667 (43 --> 0.5, 43 --> 0.5, 43.5 --> 0.5, 44 --> 0.5, 44.5 --> 0.5, 45 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.015782 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.035832 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.033283/0 sec (0.00256/0 sec, 0.002418/0 sec, 0.002383/0 sec, 0.002475/0 sec, 0.002458/0 sec, 0.002461/0 sec, 0.002481/0 sec, 0.002534/0 sec, 0.001621/0 sec, 0.001665/0 sec, 0.00168/0 sec, 0.001676/0 sec, 0.001701/0 sec, 0.00172/0 sec, 0.001714/0 sec, 0.001736/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.015301/0 sec (0.001849/0.001849 sec, 0.00187/0.00187 sec, 0.001846/0.001846 sec, 0.001933/0.001933 sec, 0.001917/0.001917 sec, 0.00192/0.00192 sec, 0.001934/0.001934 sec, 0.002004/0.002004 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.012657/0 sec (0.000152/0.000152 sec, 0.000115/0.000115 sec, 0.000111/0.000111 sec, 0.000117/0.000117 sec, 0.000112/0.000112 sec, 0.000114/0.000114 sec, 0.000118/0.000118 sec, 9.9e-05/9.9e-05 sec, 0.001381/0.001381 sec, 0.001444/0.001444 sec, 0.00146/0.00146 sec, 0.001454/0.001454 sec, 0.00148/0.00148 sec, 0.001499/0.001499 sec, 0.001493/0.001493 sec, 0.001508/0.001508 sec )
[LOG] Total clause size reduction: 1261 --> 16 (154 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 159 --> 1, 160 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 52.5417 --> 0.666667 (77 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 79.5 --> 0.5, 80 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.037013 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.02555 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023342/0 sec (0.001796/0 sec, 0.001766/0 sec, 0.001735/0 sec, 0.001792/0 sec, 0.001765/0 sec, 0.001772/0 sec, 0.001752/0 sec, 0.001804/0 sec, 0.001167/0 sec, 0.001125/0 sec, 0.001131/0 sec, 0.001145/0 sec, 0.001141/0 sec, 0.00114/0 sec, 0.001153/0 sec, 0.001158/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.010616/0 sec (0.001272/0.001272 sec, 0.001294/0.001294 sec, 0.001299/0.001299 sec, 0.001354/0.001354 sec, 0.001319/0.001319 sec, 0.001348/0.001348 sec, 0.001325/0.001325 sec, 0.001379/0.001379 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.008412/0 sec (8.1e-05/8.1e-05 sec, 9.9e-05/9.9e-05 sec, 9.6e-05/9.6e-05 sec, 9.3e-05/9.3e-05 sec, 0.000107/0.000107 sec, 8.4e-05/8.4e-05 sec, 8.3e-05/8.3e-05 sec, 8.3e-05/8.3e-05 sec, 0.000967/0.000967 sec, 0.000944/0.000944 sec, 0.00095/0.00095 sec, 0.000954/0.000954 sec, 0.000961/0.000961 sec, 0.000959/0.000959 sec, 0.000973/0.000973 sec, 0.000978/0.000978 sec )
[LOG] Total clause size reduction: 973 --> 16 (118 --> 1, 118 --> 1, 119 --> 1, 120 --> 1, 121 --> 1, 122 --> 1, 123 --> 1, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 40.5417 --> 0.666667 (59 --> 0.5, 59 --> 0.5, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 61 --> 0.5, 61.5 --> 0.5, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.026485 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.054045 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.051395/0 sec (0.003169/0 sec, 0.002962/0 sec, 0.003002/0 sec, 0.003023/0 sec, 0.003002/0 sec, 0.003036/0 sec, 0.003079/0 sec, 0.003117/0 sec, 0.003093/0 sec, 0.003179/0 sec, 0.002007/0 sec, 0.002019/0 sec, 0.002056/0 sec, 0.002063/0 sec, 0.002061/0 sec, 0.002081/0 sec, 0.002107/0 sec, 0.002109/0 sec, 0.002092/0 sec, 0.002138/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.023907/0 sec (0.002308/0.002308 sec, 0.002304/0.002304 sec, 0.002345/0.002345 sec, 0.002362/0.002362 sec, 0.002346/0.002346 sec, 0.002363/0.002363 sec, 0.002424/0.002424 sec, 0.002448/0.002448 sec, 0.002445/0.002445 sec, 0.002524/0.002524 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.019474/0 sec (0.000193/0.000193 sec, 0.000134/0.000134 sec, 0.000137/0.000137 sec, 0.00014/0.00014 sec, 0.000133/0.000133 sec, 0.000137/0.000137 sec, 0.000131/0.000131 sec, 0.00014/0.00014 sec, 0.000124/0.000124 sec, 0.000127/0.000127 sec, 0.001713/0.001713 sec, 0.001758/0.001758 sec, 0.001786/0.001786 sec, 0.001802/0.001802 sec, 0.001798/0.001798 sec, 0.00182/0.00182 sec, 0.001844/0.001844 sec, 0.001848/0.001848 sec, 0.00183/0.00183 sec, 0.001879/0.001879 sec )
[LOG] Total clause size reduction: 2006 --> 20 (196 --> 1, 196 --> 1, 197 --> 1, 198 --> 1, 199 --> 1, 200 --> 1, 201 --> 1, 202 --> 1, 203 --> 1, 204 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 66.8667 --> 0.666667 (98 --> 0.5, 98 --> 0.5, 98.5 --> 0.5, 99 --> 0.5, 99.5 --> 0.5, 100 --> 0.5, 100.5 --> 0.5, 101 --> 0.5, 101.5 --> 0.5, 102 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.055375 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.038118 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035777/0 sec (0.002209/0 sec, 0.002109/0 sec, 0.002111/0 sec, 0.00218/0 sec, 0.002198/0 sec, 0.002166/0 sec, 0.002164/0 sec, 0.002177/0 sec, 0.002158/0 sec, 0.002163/0 sec, 0.001414/0 sec, 0.001397/0 sec, 0.001395/0 sec, 0.00141/0 sec, 0.001401/0 sec, 0.001405/0 sec, 0.001429/0 sec, 0.001423/0 sec, 0.001429/0 sec, 0.001439/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.016293/0 sec (0.001586/0.001586 sec, 0.001583/0.001583 sec, 0.001587/0.001587 sec, 0.001651/0.001651 sec, 0.001635/0.001635 sec, 0.001643/0.001643 sec, 0.00165/0.00165 sec, 0.001645/0.001645 sec, 0.001639/0.001639 sec, 0.001643/0.001643 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.013043/0 sec (0.000103/0.000103 sec, 0.000116/0.000116 sec, 0.00011/0.00011 sec, 0.000113/0.000113 sec, 0.000142/0.000142 sec, 0.000104/0.000104 sec, 9.7e-05/9.7e-05 sec, 0.000104/0.000104 sec, 9.6e-05/9.6e-05 sec, 9.8e-05/9.8e-05 sec, 0.001183/0.001183 sec, 0.001172/0.001172 sec, 0.001181/0.001181 sec, 0.001194/0.001194 sec, 0.001185/0.001185 sec, 0.001188/0.001188 sec, 0.001215/0.001215 sec, 0.001206/0.001206 sec, 0.001213/0.001213 sec, 0.001223/0.001223 sec )
[LOG] Total clause size reduction: 1546 --> 20 (150 --> 1, 150 --> 1, 151 --> 1, 152 --> 1, 153 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 51.5333 --> 0.666667 (75 --> 0.5, 75 --> 0.5, 75.5 --> 0.5, 76 --> 0.5, 76.5 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.039239 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.078607 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.075301/1 sec (0.003835/0 sec, 0.003694/0 sec, 0.003674/0 sec, 0.003678/0 sec, 0.003691/0 sec, 0.003688/0 sec, 0.003708/0 sec, 0.003702/0 sec, 0.003801/0 sec, 0.003799/0 sec, 0.003806/0 sec, 0.003912/0 sec, 0.002429/0 sec, 0.00248/0 sec, 0.002479/0 sec, 0.002505/1 sec, 0.002538/0 sec, 0.002534/0 sec, 0.002547/0 sec, 0.002539/0 sec, 0.002555/0 sec, 0.002561/0 sec, 0.002566/0 sec, 0.00258/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.034511/0 sec (0.002798/0.002798 sec, 0.002844/0.002844 sec, 0.002819/0.002819 sec, 0.002823/0.002823 sec, 0.002826/0.002826 sec, 0.002825/0.002825 sec, 0.002843/0.002843 sec, 0.00285/0.00285 sec, 0.002925/0.002925 sec, 0.002931/0.002931 sec, 0.002936/0.002936 sec, 0.003042/0.003042 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.02857/1 sec (0.000222/0.000222 sec, 0.00015/0.00015 sec, 0.000162/0.000162 sec, 0.000155/0.000155 sec, 0.000164/0.000164 sec, 0.000165/0.000165 sec, 0.000168/0.000168 sec, 0.000156/0.000156 sec, 0.000174/0.000174 sec, 0.000165/0.000165 sec, 0.000166/0.000166 sec, 0.000152/0.000152 sec, 0.002093/0.002093 sec, 0.00217/0.00217 sec, 0.00217/0.00217 sec, 0.002197/0.002197 sec, 0.002227/0.002227 sec, 0.002222/0.002222 sec, 0.002239/0.002239 sec, 0.002231/0.002231 sec, 0.002246/0.002246 sec, 0.002252/0.002252 sec, 0.002256/0.002256 sec, 0.002268/0.002268 sec )
[LOG] Total clause size reduction: 2923 --> 24 (238 --> 1, 238 --> 1, 239 --> 1, 240 --> 1, 241 --> 1, 242 --> 1, 243 --> 1, 244 --> 1, 245 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 81.1944 --> 0.666667 (119 --> 0.5, 119 --> 0.5, 119.5 --> 0.5, 120 --> 0.5, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 122 --> 0.5, 122.5 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.080267 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.053995 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.051166/0 sec (0.002672/0 sec, 0.002527/0 sec, 0.002516/0 sec, 0.002562/0 sec, 0.002624/0 sec, 0.002573/0 sec, 0.002555/0 sec, 0.00261/0 sec, 0.002587/0 sec, 0.002623/0 sec, 0.002586/0 sec, 0.00259/0 sec, 0.001695/0 sec, 0.001652/0 sec, 0.00168/0 sec, 0.001663/0 sec, 0.001656/0 sec, 0.001649/0 sec, 0.001666/0 sec, 0.001667/0 sec, 0.001685/0 sec, 0.001712/0 sec, 0.001699/0 sec, 0.001717/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.023598/0 sec (0.001922/0.001922 sec, 0.001916/0.001916 sec, 0.001915/0.001915 sec, 0.001951/0.001951 sec, 0.001976/0.001976 sec, 0.001969/0.001969 sec, 0.001968/0.001968 sec, 0.002001/0.002001 sec, 0.001988/0.001988 sec, 0.001993/0.001993 sec, 0.00198/0.00198 sec, 0.001976/0.001976 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.018639/0 sec (0.000125/0.000125 sec, 0.000135/0.000135 sec, 0.000122/0.000122 sec, 0.000127/0.000127 sec, 0.000163/0.000163 sec, 0.00012/0.00012 sec, 0.000109/0.000109 sec, 0.00012/0.00012 sec, 0.000112/0.000112 sec, 0.000124/0.000124 sec, 0.00012/0.00012 sec, 0.000124/0.000124 sec, 0.001418/0.001418 sec, 0.001403/0.001403 sec, 0.001433/0.001433 sec, 0.001416/0.001416 sec, 0.001413/0.001413 sec, 0.001404/0.001404 sec, 0.001422/0.001422 sec, 0.00141/0.00141 sec, 0.001439/0.001439 sec, 0.001463/0.001463 sec, 0.001453/0.001453 sec, 0.001464/0.001464 sec )
[LOG] Total clause size reduction: 2251 --> 24 (182 --> 1, 182 --> 1, 183 --> 1, 184 --> 1, 185 --> 1, 186 --> 1, 187 --> 1, 188 --> 1, 189 --> 1, 190 --> 1, 191 --> 1, 192 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 62.5278 --> 0.666667 (91 --> 0.5, 91 --> 0.5, 91.5 --> 0.5, 92 --> 0.5, 92.5 --> 0.5, 93 --> 0.5, 93.5 --> 0.5, 94 --> 0.5, 94.5 --> 0.5, 95 --> 0.5, 95.5 --> 0.5, 96 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.055306 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.105513 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.10163/0 sec (0.004443/0 sec, 0.004296/0 sec, 0.004275/0 sec, 0.004257/0 sec, 0.004281/0 sec, 0.004296/0 sec, 0.004271/0 sec, 0.004288/0 sec, 0.004302/0 sec, 0.004337/0 sec, 0.00436/0 sec, 0.004463/0 sec, 0.004483/0 sec, 0.004564/0 sec, 0.002814/0 sec, 0.002833/0 sec, 0.002876/0 sec, 0.002869/0 sec, 0.002895/0 sec, 0.002894/0 sec, 0.002903/0 sec, 0.002924/0 sec, 0.002899/0 sec, 0.002961/0 sec, 0.002979/0 sec, 0.002951/0 sec, 0.002923/0 sec, 0.002993/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.046804/0 sec (0.003247/0.003247 sec, 0.003277/0.003277 sec, 0.003283/0.003283 sec, 0.003279/0.003279 sec, 0.003297/0.003297 sec, 0.003295/0.003295 sec, 0.003289/0.003289 sec, 0.00329/0.00329 sec, 0.0033/0.0033 sec, 0.003339/0.003339 sec, 0.003351/0.003351 sec, 0.003442/0.003442 sec, 0.003468/0.003468 sec, 0.003587/0.003587 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.038449/0 sec (0.00026/0.00026 sec, 0.000195/0.000195 sec, 0.000189/0.000189 sec, 0.000172/0.000172 sec, 0.000182/0.000182 sec, 0.000194/0.000194 sec, 0.000176/0.000176 sec, 0.000185/0.000185 sec, 0.000187/0.000187 sec, 0.000184/0.000184 sec, 0.000181/0.000181 sec, 0.000187/0.000187 sec, 0.000194/0.000194 sec, 0.000156/0.000156 sec, 0.002447/0.002447 sec, 0.002485/0.002485 sec, 0.002528/0.002528 sec, 0.002521/0.002521 sec, 0.002548/0.002548 sec, 0.002546/0.002546 sec, 0.002555/0.002555 sec, 0.002576/0.002576 sec, 0.002551/0.002551 sec, 0.002604/0.002604 sec, 0.002632/0.002632 sec, 0.002602/0.002602 sec, 0.002574/0.002574 sec, 0.002638/0.002638 sec )
[LOG] Total clause size reduction: 4012 --> 28 (280 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5238 --> 0.666667 (140 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.107475 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.072269 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.069034/1 sec (0.003063/0 sec, 0.002949/0 sec, 0.002925/0 sec, 0.002997/1 sec, 0.003058/0 sec, 0.002995/0 sec, 0.003014/0 sec, 0.003017/0 sec, 0.003014/0 sec, 0.003005/0 sec, 0.003014/0 sec, 0.003037/0 sec, 0.003001/0 sec, 0.003004/0 sec, 0.001941/0 sec, 0.001884/0 sec, 0.001913/0 sec, 0.001905/0 sec, 0.001923/0 sec, 0.001894/0 sec, 0.001914/0 sec, 0.00193/0 sec, 0.001946/0 sec, 0.00192/0 sec, 0.001943/0 sec, 0.001936/0 sec, 0.001958/0 sec, 0.001934/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.032188/1 sec (0.002211/0.002211 sec, 0.002234/0.002234 sec, 0.002238/0.002238 sec, 0.00229/0.00229 sec, 0.002296/0.002296 sec, 0.002293/0.002293 sec, 0.002324/0.002324 sec, 0.002328/0.002328 sec, 0.002317/0.002317 sec, 0.002312/0.002312 sec, 0.002325/0.002325 sec, 0.002345/0.002345 sec, 0.002304/0.002304 sec, 0.002317/0.002317 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.02507/0 sec (0.000144/0.000144 sec, 0.000157/0.000157 sec, 0.000143/0.000143 sec, 0.000144/0.000144 sec, 0.000197/0.000197 sec, 0.000125/0.000125 sec, 0.000137/0.000137 sec, 0.000132/0.000132 sec, 0.000142/0.000142 sec, 0.000138/0.000138 sec, 0.000129/0.000129 sec, 0.00013/0.00013 sec, 0.000135/0.000135 sec, 0.000125/0.000125 sec, 0.001645/0.001645 sec, 0.001608/0.001608 sec, 0.001639/0.001639 sec, 0.001633/0.001633 sec, 0.001649/0.001649 sec, 0.001622/0.001622 sec, 0.001642/0.001642 sec, 0.001657/0.001657 sec, 0.001673/0.001673 sec, 0.001648/0.001648 sec, 0.001669/0.001669 sec, 0.001663/0.001663 sec, 0.001683/0.001683 sec, 0.001661/0.001661 sec )
[LOG] Total clause size reduction: 3088 --> 28 (214 --> 1, 214 --> 1, 215 --> 1, 216 --> 1, 217 --> 1, 218 --> 1, 219 --> 1, 220 --> 1, 221 --> 1, 222 --> 1, 223 --> 1, 224 --> 1, 225 --> 1, 226 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 73.5238 --> 0.666667 (107 --> 0.5, 107 --> 0.5, 107.5 --> 0.5, 108 --> 0.5, 108.5 --> 0.5, 109 --> 0.5, 109.5 --> 0.5, 110 --> 0.5, 110.5 --> 0.5, 111 --> 0.5, 111.5 --> 0.5, 112 --> 0.5, 112.5 --> 0.5, 113 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.073814 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.137016 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.132482/0 sec (0.005115/0 sec, 0.004949/0 sec, 0.004926/0 sec, 0.004953/0 sec, 0.004919/0 sec, 0.004919/0 sec, 0.004925/0 sec, 0.004934/0 sec, 0.004964/0 sec, 0.004934/0 sec, 0.004957/0 sec, 0.004981/0 sec, 0.00499/0 sec, 0.005018/0 sec, 0.005001/0 sec, 0.00535/0 sec, 0.003196/0 sec, 0.003229/0 sec, 0.003243/0 sec, 0.003239/0 sec, 0.003371/0 sec, 0.003391/0 sec, 0.003286/0 sec, 0.003271/0 sec, 0.00328/0 sec, 0.003258/0 sec, 0.003264/0 sec, 0.003275/0 sec, 0.003322/0 sec, 0.003353/0 sec, 0.003387/0 sec, 0.003282/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.061248/0 sec (0.003741/0.003741 sec, 0.003808/0.003808 sec, 0.003758/0.003758 sec, 0.003808/0.003808 sec, 0.003777/0.003777 sec, 0.003785/0.003785 sec, 0.003755/0.003755 sec, 0.0038/0.0038 sec, 0.003793/0.003793 sec, 0.003796/0.003796 sec, 0.003817/0.003817 sec, 0.003825/0.003825 sec, 0.00384/0.00384 sec, 0.003862/0.003862 sec, 0.003857/0.003857 sec, 0.004152/0.004152 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.049513/0 sec (0.000294/0.000294 sec, 0.000205/0.000205 sec, 0.000219/0.000219 sec, 0.000208/0.000208 sec, 0.000199/0.000199 sec, 0.000204/0.000204 sec, 0.000219/0.000219 sec, 0.000193/0.000193 sec, 0.000209/0.000209 sec, 0.00019/0.00019 sec, 0.000194/0.000194 sec, 0.000216/0.000216 sec, 0.00021/0.00021 sec, 0.000215/0.000215 sec, 0.000189/0.000189 sec, 0.00021/0.00021 sec, 0.002766/0.002766 sec, 0.002826/0.002826 sec, 0.00284/0.00284 sec, 0.002841/0.002841 sec, 0.002922/0.002922 sec, 0.002932/0.002932 sec, 0.002862/0.002862 sec, 0.002881/0.002881 sec, 0.002887/0.002887 sec, 0.002862/0.002862 sec, 0.002864/0.002864 sec, 0.002885/0.002885 sec, 0.00293/0.00293 sec, 0.002962/0.002962 sec, 0.002986/0.002986 sec, 0.002893/0.002893 sec )
[LOG] Total clause size reduction: 5273 --> 32 (322 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 329 --> 1, 330 --> 1, 331 --> 1, 332 --> 1, 333 --> 1, 334 --> 1, 335 --> 1, 336 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 109.854 --> 0.666667 (161 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 164.5 --> 0.5, 165 --> 0.5, 165.5 --> 0.5, 166 --> 0.5, 166.5 --> 0.5, 167 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.139375 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.096336 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09211/0 sec (0.003525/0 sec, 0.003471/0 sec, 0.003402/0 sec, 0.003473/0 sec, 0.003562/0 sec, 0.003497/0 sec, 0.003521/0 sec, 0.003506/0 sec, 0.003503/0 sec, 0.003514/0 sec, 0.003504/0 sec, 0.003544/0 sec, 0.003566/0 sec, 0.003586/0 sec, 0.003572/0 sec, 0.003569/0 sec, 0.00227/0 sec, 0.002223/0 sec, 0.002228/0 sec, 0.002227/0 sec, 0.002226/0 sec, 0.002236/0 sec, 0.002227/0 sec, 0.002254/0 sec, 0.002234/0 sec, 0.002228/0 sec, 0.002238/0 sec, 0.002272/0 sec, 0.002244/0 sec, 0.002256/0 sec, 0.002219/0 sec, 0.002213/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.042047/0 sec (0.002529/0.002529 sec, 0.002567/0.002567 sec, 0.002531/0.002531 sec, 0.002596/0.002596 sec, 0.002623/0.002623 sec, 0.002615/0.002615 sec, 0.002626/0.002626 sec, 0.002639/0.002639 sec, 0.002642/0.002642 sec, 0.002651/0.002651 sec, 0.002626/0.002626 sec, 0.002664/0.002664 sec, 0.002673/0.002673 sec, 0.002681/0.002681 sec, 0.002657/0.002657 sec, 0.00266/0.00266 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.033271/0 sec (0.000157/0.000157 sec, 0.000173/0.000173 sec, 0.000161/0.000161 sec, 0.000171/0.000171 sec, 0.000214/0.000214 sec, 0.000158/0.000158 sec, 0.00016/0.00016 sec, 0.000151/0.000151 sec, 0.000148/0.000148 sec, 0.00014/0.00014 sec, 0.000139/0.000139 sec, 0.00015/0.00015 sec, 0.000157/0.000157 sec, 0.000148/0.000148 sec, 0.00016/0.00016 sec, 0.000147/0.000147 sec, 0.001929/0.001929 sec, 0.001906/0.001906 sec, 0.001909/0.001909 sec, 0.001916/0.001916 sec, 0.001916/0.001916 sec, 0.001924/0.001924 sec, 0.001913/0.001913 sec, 0.001939/0.001939 sec, 0.001923/0.001923 sec, 0.001903/0.001903 sec, 0.001924/0.001924 sec, 0.001958/0.001958 sec, 0.001929/0.001929 sec, 0.00194/0.00194 sec, 0.001906/0.001906 sec, 0.001902/0.001902 sec )
[LOG] Total clause size reduction: 4057 --> 32 (246 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 249 --> 1, 250 --> 1, 251 --> 1, 252 --> 1, 253 --> 1, 254 --> 1, 255 --> 1, 256 --> 1, 257 --> 1, 258 --> 1, 259 --> 1, 260 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 84.5208 --> 0.666667 (123 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 124.5 --> 0.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 126.5 --> 0.5, 127 --> 0.5, 127.5 --> 0.5, 128 --> 0.5, 128.5 --> 0.5, 129 --> 0.5, 129.5 --> 0.5, 130 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.098271 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.173323 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.167717/0 sec (0.005698/0 sec, 0.005538/0 sec, 0.005495/0 sec, 0.005506/0 sec, 0.005543/0 sec, 0.005538/0 sec, 0.005557/0 sec, 0.005545/0 sec, 0.005584/0 sec, 0.005524/0 sec, 0.005585/0 sec, 0.0056/0 sec, 0.005562/0 sec, 0.005596/0 sec, 0.005633/0 sec, 0.005724/0 sec, 0.005842/0 sec, 0.005815/0 sec, 0.003567/0 sec, 0.003599/0 sec, 0.00361/0 sec, 0.003646/0 sec, 0.003649/0 sec, 0.003652/0 sec, 0.003672/0 sec, 0.003703/0 sec, 0.003699/0 sec, 0.003707/0 sec, 0.003724/0 sec, 0.00378/0 sec, 0.003789/0 sec, 0.003733/0 sec, 0.003827/0 sec, 0.003804/0 sec, 0.003858/0 sec, 0.003813/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.077394/0 sec (0.004205/0.004205 sec, 0.004246/0.004246 sec, 0.004217/0.004217 sec, 0.004236/0.004236 sec, 0.004257/0.004257 sec, 0.004243/0.004243 sec, 0.004254/0.004254 sec, 0.004265/0.004265 sec, 0.004296/0.004296 sec, 0.004243/0.004243 sec, 0.004305/0.004305 sec, 0.004306/0.004306 sec, 0.004285/0.004285 sec, 0.004311/0.004311 sec, 0.004341/0.004341 sec, 0.004392/0.004392 sec, 0.004401/0.004401 sec, 0.004504/0.004504 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.063103/0 sec (0.000323/0.000323 sec, 0.00024/0.00024 sec, 0.000239/0.000239 sec, 0.000236/0.000236 sec, 0.000236/0.000236 sec, 0.000241/0.000241 sec, 0.000246/0.000246 sec, 0.00023/0.00023 sec, 0.000229/0.000229 sec, 0.000223/0.000223 sec, 0.000229/0.000229 sec, 0.000242/0.000242 sec, 0.000221/0.000221 sec, 0.00023/0.00023 sec, 0.000226/0.000226 sec, 0.000232/0.000232 sec, 0.000215/0.000215 sec, 0.000221/0.000221 sec, 0.003098/0.003098 sec, 0.003167/0.003167 sec, 0.003177/0.003177 sec, 0.003215/0.003215 sec, 0.003214/0.003214 sec, 0.003218/0.003218 sec, 0.003238/0.003238 sec, 0.003269/0.003269 sec, 0.003256/0.003256 sec, 0.003266/0.003266 sec, 0.003282/0.003282 sec, 0.003341/0.003341 sec, 0.003338/0.003338 sec, 0.00329/0.00329 sec, 0.00336/0.00336 sec, 0.003348/0.003348 sec, 0.003404/0.003404 sec, 0.003363/0.003363 sec )
[LOG] Total clause size reduction: 6706 --> 36 (364 --> 1, 364 --> 1, 365 --> 1, 366 --> 1, 367 --> 1, 368 --> 1, 369 --> 1, 370 --> 1, 371 --> 1, 372 --> 1, 373 --> 1, 374 --> 1, 375 --> 1, 376 --> 1, 377 --> 1, 378 --> 1, 379 --> 1, 380 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 124.185 --> 0.666667 (182 --> 0.5, 182 --> 0.5, 182.5 --> 0.5, 183 --> 0.5, 183.5 --> 0.5, 184 --> 0.5, 184.5 --> 0.5, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 186.5 --> 0.5, 187 --> 0.5, 187.5 --> 0.5, 188 --> 0.5, 188.5 --> 0.5, 189 --> 0.5, 189.5 --> 0.5, 190 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.176112 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.118476 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.114309/0 sec (0.003929/0 sec, 0.003851/0 sec, 0.003784/0 sec, 0.003892/0 sec, 0.003951/0 sec, 0.00388/0 sec, 0.003895/0 sec, 0.003882/0 sec, 0.003885/0 sec, 0.003913/0 sec, 0.003933/0 sec, 0.003946/0 sec, 0.003944/0 sec, 0.003927/0 sec, 0.003954/0 sec, 0.003962/0 sec, 0.003937/0 sec, 0.003946/0 sec, 0.002435/0 sec, 0.002402/0 sec, 0.002418/0 sec, 0.002411/0 sec, 0.002429/0 sec, 0.002441/0 sec, 0.002425/0 sec, 0.00244/0 sec, 0.00242/0 sec, 0.002463/0 sec, 0.002433/0 sec, 0.002434/0 sec, 0.002471/0 sec, 0.002421/0 sec, 0.002416/0 sec, 0.002476/0 sec, 0.002473/0 sec, 0.00249/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.052916/0 sec (0.002853/0.002853 sec, 0.002886/0.002886 sec, 0.002832/0.002832 sec, 0.002928/0.002928 sec, 0.00293/0.00293 sec, 0.002931/0.002931 sec, 0.002936/0.002936 sec, 0.002934/0.002934 sec, 0.00293/0.00293 sec, 0.002943/0.002943 sec, 0.002962/0.002962 sec, 0.002965/0.002965 sec, 0.002971/0.002971 sec, 0.002956/0.002956 sec, 0.002971/0.002971 sec, 0.002987/0.002987 sec, 0.002953/0.002953 sec, 0.002974/0.002974 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.040945/0 sec (0.00018/0.00018 sec, 0.000194/0.000194 sec, 0.000173/0.000173 sec, 0.000186/0.000186 sec, 0.000241/0.000241 sec, 0.000167/0.000167 sec, 0.000173/0.000173 sec, 0.000163/0.000163 sec, 0.000163/0.000163 sec, 0.000177/0.000177 sec, 0.000177/0.000177 sec, 0.000179/0.000179 sec, 0.000171/0.000171 sec, 0.000168/0.000168 sec, 0.000175/0.000175 sec, 0.000168/0.000168 sec, 0.000174/0.000174 sec, 0.000162/0.000162 sec, 0.002075/0.002075 sec, 0.002064/0.002064 sec, 0.002078/0.002078 sec, 0.002072/0.002072 sec, 0.002087/0.002087 sec, 0.0021/0.0021 sec, 0.002085/0.002085 sec, 0.0021/0.0021 sec, 0.002079/0.002079 sec, 0.002122/0.002122 sec, 0.002092/0.002092 sec, 0.002094/0.002094 sec, 0.00213/0.00213 sec, 0.002081/0.002081 sec, 0.002075/0.002075 sec, 0.002137/0.002137 sec, 0.002132/0.002132 sec, 0.002151/0.002151 sec )
[LOG] Total clause size reduction: 5158 --> 36 (278 --> 1, 278 --> 1, 279 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 293 --> 1, 294 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5185 --> 0.666667 (139 --> 0.5, 139 --> 0.5, 139.5 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 146.5 --> 0.5, 147 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.120592 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.211849 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.20572/0 sec (0.006497/0 sec, 0.006187/0 sec, 0.006206/0 sec, 0.006237/0 sec, 0.006152/0 sec, 0.006201/0 sec, 0.006197/0 sec, 0.006163/0 sec, 0.00617/0 sec, 0.006175/0 sec, 0.006212/0 sec, 0.00617/0 sec, 0.006219/0 sec, 0.006229/0 sec, 0.006259/0 sec, 0.00634/0 sec, 0.00625/0 sec, 0.006287/0 sec, 0.006296/0 sec, 0.006433/0 sec, 0.003926/0 sec, 0.003936/0 sec, 0.003934/0 sec, 0.003979/0 sec, 0.003988/0 sec, 0.004015/0 sec, 0.004107/0 sec, 0.004102/0 sec, 0.004015/0 sec, 0.004023/0 sec, 0.004024/0 sec, 0.004098/0 sec, 0.004039/0 sec, 0.004075/0 sec, 0.00405/0 sec, 0.004107/0 sec, 0.004064/0 sec, 0.004071/0 sec, 0.004101/0 sec, 0.004186/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.095847/0 sec (0.004772/0.004772 sec, 0.00473/0.00473 sec, 0.004769/0.004769 sec, 0.004811/0.004811 sec, 0.004735/0.004735 sec, 0.004754/0.004754 sec, 0.004756/0.004756 sec, 0.004739/0.004739 sec, 0.00474/0.00474 sec, 0.004741/0.004741 sec, 0.004754/0.004754 sec, 0.004767/0.004767 sec, 0.00476/0.00476 sec, 0.004774/0.004774 sec, 0.004822/0.004822 sec, 0.004864/0.004864 sec, 0.004817/0.004817 sec, 0.004835/0.004835 sec, 0.004812/0.004812 sec, 0.004995/0.004995 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.076487/0 sec (0.000359/0.000359 sec, 0.000277/0.000277 sec, 0.000268/0.000268 sec, 0.00023/0.00023 sec, 0.000244/0.000244 sec, 0.000268/0.000268 sec, 0.000234/0.000234 sec, 0.000246/0.000246 sec, 0.000266/0.000266 sec, 0.000262/0.000262 sec, 0.000264/0.000264 sec, 0.000231/0.000231 sec, 0.000266/0.000266 sec, 0.000272/0.000272 sec, 0.00024/0.00024 sec, 0.000265/0.000265 sec, 0.000248/0.000248 sec, 0.000262/0.000262 sec, 0.000281/0.000281 sec, 0.000249/0.000249 sec, 0.003422/0.003422 sec, 0.003463/0.003463 sec, 0.00346/0.00346 sec, 0.003506/0.003506 sec, 0.003509/0.003509 sec, 0.003539/0.003539 sec, 0.003625/0.003625 sec, 0.003609/0.003609 sec, 0.003536/0.003536 sec, 0.003552/0.003552 sec, 0.003541/0.003541 sec, 0.003615/0.003615 sec, 0.003557/0.003557 sec, 0.003593/0.003593 sec, 0.003567/0.003567 sec, 0.003633/0.003633 sec, 0.00359/0.00359 sec, 0.003601/0.003601 sec, 0.003624/0.003624 sec, 0.003713/0.003713 sec )
[LOG] Total clause size reduction: 8311 --> 40 (406 --> 1, 406 --> 1, 407 --> 1, 408 --> 1, 409 --> 1, 410 --> 1, 411 --> 1, 412 --> 1, 413 --> 1, 414 --> 1, 415 --> 1, 416 --> 1, 417 --> 1, 418 --> 1, 419 --> 1, 420 --> 1, 421 --> 1, 422 --> 1, 423 --> 1, 424 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 138.517 --> 0.666667 (203 --> 0.5, 203 --> 0.5, 203.5 --> 0.5, 204 --> 0.5, 204.5 --> 0.5, 205 --> 0.5, 205.5 --> 0.5, 206 --> 0.5, 206.5 --> 0.5, 207 --> 0.5, 207.5 --> 0.5, 208 --> 0.5, 208.5 --> 0.5, 209 --> 0.5, 209.5 --> 0.5, 210 --> 0.5, 210.5 --> 0.5, 211 --> 0.5, 211.5 --> 0.5, 212 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.215076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.150098 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.144792/0 sec (0.004374/0 sec, 0.004434/0 sec, 0.004434/0 sec, 0.004449/0 sec, 0.004415/0 sec, 0.004311/0 sec, 0.004332/0 sec, 0.004361/0 sec, 0.004363/0 sec, 0.004343/0 sec, 0.004367/0 sec, 0.004395/0 sec, 0.004521/0 sec, 0.004622/0 sec, 0.004542/0 sec, 0.00449/0 sec, 0.004641/0 sec, 0.004599/0 sec, 0.004572/0 sec, 0.004669/0 sec, 0.0028/0 sec, 0.002721/0 sec, 0.002763/0 sec, 0.002775/0 sec, 0.002784/0 sec, 0.002758/0 sec, 0.00273/0 sec, 0.002774/0 sec, 0.002797/0 sec, 0.002766/0 sec, 0.002794/0 sec, 0.002792/0 sec, 0.002753/0 sec, 0.002805/0 sec, 0.002814/0 sec, 0.002831/0 sec, 0.002754/0 sec, 0.002738/0 sec, 0.002803/0 sec, 0.002806/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.066377/0 sec (0.003161/0.003161 sec, 0.003283/0.003283 sec, 0.003226/0.003226 sec, 0.003292/0.003292 sec, 0.003267/0.003267 sec, 0.003264/0.003264 sec, 0.00326/0.00326 sec, 0.003274/0.003274 sec, 0.003295/0.003295 sec, 0.003275/0.003275 sec, 0.003303/0.003303 sec, 0.003321/0.003321 sec, 0.003364/0.003364 sec, 0.003381/0.003381 sec, 0.003345/0.003345 sec, 0.003377/0.003377 sec, 0.003406/0.003406 sec, 0.003392/0.003392 sec, 0.003382/0.003382 sec, 0.003415/0.003415 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.051933/0 sec (0.000198/0.000198 sec, 0.000221/0.000221 sec, 0.000207/0.000207 sec, 0.000184/0.000184 sec, 0.000272/0.000272 sec, 0.000184/0.000184 sec, 0.000191/0.000191 sec, 0.000211/0.000211 sec, 0.000189/0.000189 sec, 0.000193/0.000193 sec, 0.000185/0.000185 sec, 0.000189/0.000189 sec, 0.00019/0.00019 sec, 0.0002/0.0002 sec, 0.00019/0.00019 sec, 0.000178/0.000178 sec, 0.000202/0.000202 sec, 0.000172/0.000172 sec, 0.000199/0.000199 sec, 0.000202/0.000202 sec, 0.002374/0.002374 sec, 0.002352/0.002352 sec, 0.002384/0.002384 sec, 0.002398/0.002398 sec, 0.002401/0.002401 sec, 0.002383/0.002383 sec, 0.002358/0.002358 sec, 0.0024/0.0024 sec, 0.002415/0.002415 sec, 0.002389/0.002389 sec, 0.002403/0.002403 sec, 0.002415/0.002415 sec, 0.002381/0.002381 sec, 0.002429/0.002429 sec, 0.002434/0.002434 sec, 0.002452/0.002452 sec, 0.002374/0.002374 sec, 0.002362/0.002362 sec, 0.002433/0.002433 sec, 0.002439/0.002439 sec )
[LOG] Total clause size reduction: 6391 --> 40 (310 --> 1, 310 --> 1, 311 --> 1, 312 --> 1, 313 --> 1, 314 --> 1, 315 --> 1, 316 --> 1, 317 --> 1, 318 --> 1, 319 --> 1, 320 --> 1, 321 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 106.517 --> 0.666667 (155 --> 0.5, 155 --> 0.5, 155.5 --> 0.5, 156 --> 0.5, 156.5 --> 0.5, 157 --> 0.5, 157.5 --> 0.5, 158 --> 0.5, 158.5 --> 0.5, 159 --> 0.5, 159.5 --> 0.5, 160 --> 0.5, 160.5 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.152545 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001502 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000296/0 sec (0.000197/0 sec, 9.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001996 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001429 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000202/0 sec (0.000131/0 sec, 7.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001878 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001675 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000376/0 sec (0.000265/0 sec, 0.000111/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002243 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001652 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00025/0 sec (0.000169/0 sec, 8.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002176 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001811 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000449/0 sec (0.000318/0 sec, 0.000131/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.3e-05/0 sec (3.3e-05/3.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002437 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001478 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000264/0 sec (0.000175/0 sec, 8.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001967 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001863 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000538/0 sec (0.000388/0 sec, 0.00015/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4e-05/0 sec (4e-05/4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002547 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001498 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000288/0 sec (0.000193/0 sec, 9.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002018 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002002 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000589/0 sec (0.000423/0 sec, 0.000166/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002725 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001533 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000325/0 sec (0.00022/0 sec, 0.000105/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002063 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.002997 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001482/0 sec (0.001294/0 sec, 0.000188/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000851/0 sec (0.000851/0.000851 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00379 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001632 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000353/0 sec (0.000243/0 sec, 0.00011/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002202 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002312 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000743/0 sec (0.000538/0 sec, 0.000205/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.8e-05/0 sec (4.8e-05/4.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003185 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001747 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000388/0 sec (0.000267/0 sec, 0.000121/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00236 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.002572 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000793/0 sec (0.000562/0 sec, 0.000231/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.2e-05/0 sec (5.2e-05/5.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003604 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001805 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000418/0 sec (0.000293/0 sec, 0.000125/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002455 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.002566 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000866/0 sec (0.000632/0 sec, 0.000234/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.6e-05/0 sec (5.6e-05/5.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003667 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.75 sec (Real time) / 1.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001881 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000444/0 sec (0.000312/0 sec, 0.000132/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002569 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.27 sec (Real time) / 1.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.002741 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000998/0 sec (0.000741/0 sec, 0.000257/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003912 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.29 sec (Real time) / 5.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001889 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00049/0 sec (0.000347/0 sec, 0.000143/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002615 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.97 sec (Real time) / 3.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.003155 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001245/0 sec (0.000911/0 sec, 0.000334/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 7.7e-05/0 sec (7.7e-05/7.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004731 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 709.30 sec (Real time) / 697.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002125 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000607/0 sec (0.00044/0 sec, 0.000167/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00299 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 450.88 sec (Real time) / 441.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.003787 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001588/0 sec (0.001171/0 sec, 0.000417/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 9.5e-05/0 sec (9.5e-05/9.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005983 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.62 sec (Real time) / 9919.99 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002451 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000775/0 sec (0.00057/0 sec, 0.000205/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 6.7e-05/0 sec (6.7e-05/6.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003549 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.45 sec (Real time) / 9915.96 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.006826 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004176/0 sec (0.003683/0 sec, 0.000493/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.002301/0 sec (0.002301/0.002301 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009769 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.35 sec (Real time) / 9915.78 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002729 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000912/0 sec (0.000665/0 sec, 0.000247/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.4e-05/0 sec (5.4e-05/5.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004124 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.39 sec (Real time) / 9914.47 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.005234 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002407/0 sec (0.001814/0 sec, 0.000593/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000139/0 sec (0.000139/0.000139 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009012 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.28 sec (Real time) / 9918.97 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003118 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001092/0 sec (0.000796/0 sec, 0.000296/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 6.3e-05/0 sec (6.3e-05/6.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004775 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.47 sec (Real time) / 9905.47 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001741 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000445/0 sec (0.000359/0 sec, 8.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000214/0 sec (0.000214/0.000214 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002273 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001515 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000217/0 sec (0.000141/0 sec, 7.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001992 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.002246 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000852/0 sec (0.000756/0 sec, 9.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000584/0 sec (0.000584/0.000584 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002784 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001464 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000212/0 sec (0.000138/0 sec, 7.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001932 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.00821 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006316/0 sec (0.002071/0 sec, 0.001305/0 sec, 0.000726/0 sec, 0.001928/0 sec, 0.000145/0 sec, 0.000141/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.00305/0 sec (0.001562/0.001562 sec, 0.001028/0.001028 sec, 0.000456/0.000456 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.0019/0 sec (0.000139/0.000139 sec, 0/0 sec, 0/0 sec, 0.001761/0.001761 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009054 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.005081 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003462/0 sec (0.001287/0 sec, 0.000679/0 sec, 0.00048/0 sec, 0.000796/0 sec, 0.000112/0 sec, 0.000108/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.001678/0 sec (0.000928/0.000928 sec, 0.00047/0.00047 sec, 0.000276/0.000276 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.00077/0 sec (0.000106/0.000106 sec, 0/0 sec, 0/0 sec, 0.000664/0.000664 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005785 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.008274 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006577/0 sec (0.002106/0 sec, 0.001517/0 sec, 0.00118/0 sec, 0.001516/0 sec, 0.000131/0 sec, 0.000127/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.003928/0 sec (0.001703/0.001703 sec, 0.001279/0.001279 sec, 0.000942/0.000942 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.001463/0 sec (0.000101/0.000101 sec, 0/0 sec, 0/0 sec, 0.001362/0.001362 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008991 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.003586 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001989/0 sec (0.000783/0 sec, 0.000362/0 sec, 0.000241/0 sec, 0.000416/0 sec, 9.5e-05/0 sec, 9.2e-05/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000788/0 sec (0.000493/0.000493 sec, 0.000201/0.000201 sec, 9.1e-05/9.1e-05 sec, 3e-06/3e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000388/0 sec (8.4e-05/8.4e-05 sec, 0/0 sec, 0/0 sec, 0.000304/0.000304 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004202 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.07564 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.072582/0 sec (0.018517/0 sec, 0.0217/0 sec, 0.009878/0 sec, 0.006464/0 sec, 0.005269/0 sec, 0.003238/0 sec, 0.001877/0 sec, 0.004135/0 sec, 0.000257/0 sec, 0.000251/0 sec, 0.000248/0 sec, 0.000252/0 sec, 0.000248/0 sec, 0.000248/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.051447/0 sec (0.007199/0.007199 sec, 0.020928/0.020928 sec, 0.009171/0.009171 sec, 0.005768/0.005768 sec, 0.004601/0.004601 sec, 0.002568/0.002568 sec, 0.001208/0.001208 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01392/0 sec (0.010122/0.010122 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003798/0.003798 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07701 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.053013 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.050485/0 sec (0.011729/0 sec, 0.019307/0 sec, 0.006828/0 sec, 0.003162/0 sec, 0.002493/0 sec, 0.001487/0 sec, 0.001139/0 sec, 0.003275/0 sec, 0.000188/0 sec, 0.000177/0 sec, 0.000175/0 sec, 0.000175/0 sec, 0.000176/0 sec, 0.000174/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.03515/0 sec (0.003999/0.003999 sec, 0.018678/0.018678 sec, 0.006296/0.006296 sec, 0.002636/0.002636 sec, 0.00196/0.00196 sec, 0.000958/0.000958 sec, 0.000619/0.000619 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.009988/0 sec (0.00696/0.00696 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003028/0.003028 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.054097 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.055645 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05254/0 sec (0.012031/0 sec, 0.019643/0 sec, 0.007014/0 sec, 0.003896/0 sec, 0.00316/0 sec, 0.002091/0 sec, 0.001554/0 sec, 0.001931/0 sec, 0.000213/0 sec, 0.0002/0 sec, 0.0002/0 sec, 0.000202/0 sec, 0.000203/0 sec, 0.000202/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.038176/0 sec (0.004355/0.004355 sec, 0.018896/0.018896 sec, 0.006435/0.006435 sec, 0.003346/0.003346 sec, 0.002595/0.002595 sec, 0.001534/0.001534 sec, 0.001011/0.001011 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.008513/0 sec (0.006845/0.006845 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001668/0.001668 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.056794 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.042226 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039821/0 sec (0.00872/0 sec, 0.017736/0 sec, 0.005489/0 sec, 0.002392/0 sec, 0.001969/0 sec, 0.000758/0 sec, 0.000595/0 sec, 0.001358/0 sec, 0.000143/0 sec, 0.000136/0 sec, 0.000131/0 sec, 0.000132/0 sec, 0.000132/0 sec, 0.00013/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.028935/0 sec (0.002528/0.002528 sec, 0.017228/0.017228 sec, 0.00507/0.00507 sec, 0.001981/0.001981 sec, 0.001569/0.001569 sec, 0.000352/0.000352 sec, 0.000203/0.000203 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.006714/0 sec (0.005549/0.005549 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001165/0.001165 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.043167 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 1.14208 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.12832/1 sec (0.483757/1 sec, 0.33651/0 sec, 0.099866/0 sec, 0.047065/0 sec, 0.030112/0 sec, 0.035443/0 sec, 0.023535/0 sec, 0.018817/0 sec, 0.018149/0 sec, 0.012966/0 sec, 0.010541/0 sec, 0.007526/0 sec, 0.000603/0 sec, 0.000393/0 sec, 0.000381/0 sec, 0.000384/0 sec, 0.000384/0 sec, 0.000374/0 sec, 0.000377/0 sec, 0.000372/0 sec, 0.000387/0 sec, 0.00038/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.633088/0 sec (0.058308/0.058308 sec, 0.329682/0.329682 sec, 0.093593/0.093593 sec, 0.041076/0.041076 sec, 0.024262/0.024262 sec, 0.029946/0.029946 sec, 0.017861/0.017861 sec, 0.01334/0.01334 sec, 0.01252/0.01252 sec, 0.007246/0.007246 sec, 0.005248/0.005248 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.416714/1 sec (0.410641/0.410641 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006073/0.006073 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.14461 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.29 sec (Real time) / 1.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 1.03315 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.0216/1 sec (0.323078/0 sec, 0.407525/0 sec, 0.121039/0 sec, 0.051528/1 sec, 0.024668/0 sec, 0.028807/0 sec, 0.015589/0 sec, 0.01296/0 sec, 0.01099/0 sec, 0.009509/0 sec, 0.008967/0 sec, 0.004539/0 sec, 0.000251/0 sec, 0.000242/0 sec, 0.000237/0 sec, 0.000242/0 sec, 0.00024/0 sec, 0.000239/0 sec, 0.000237/0 sec, 0.000234/0 sec, 0.000244/0 sec, 0.000236/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.680526/0 sec (0.04002/0.04002 sec, 0.400622/0.400622 sec, 0.115576/0.115576 sec, 0.046203/0.046203 sec, 0.019727/0.019727 sec, 0.023871/0.023871 sec, 0.010786/0.010786 sec, 0.008201/0.008201 sec, 0.00629/0.00629 sec, 0.004877/0.004877 sec, 0.004348/0.004348 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.276266/0 sec (0.273016/0.273016 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00325/0.00325 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.03501 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.17 sec (Real time) / 1.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 1.05165 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.03975/1 sec (0.325023/0 sec, 0.415329/1 sec, 0.124842/0 sec, 0.048631/0 sec, 0.026876/0 sec, 0.030139/0 sec, 0.017116/0 sec, 0.013428/0 sec, 0.011928/0 sec, 0.010462/0 sec, 0.009423/0 sec, 0.003814/0 sec, 0.000299/0 sec, 0.000276/0 sec, 0.00027/0 sec, 0.000269/0 sec, 0.00027/0 sec, 0.000267/0 sec, 0.000269/0 sec, 0.000267/0 sec, 0.000276/0 sec, 0.000277/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.698627/1 sec (0.041713/0.041713 sec, 0.408806/0.408806 sec, 0.11905/0.11905 sec, 0.043275/0.043275 sec, 0.021832/0.021832 sec, 0.025157/0.025157 sec, 0.012231/0.012231 sec, 0.008604/0.008604 sec, 0.007346/0.007346 sec, 0.005754/0.005754 sec, 0.004853/0.004853 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.2761/0 sec (0.273714/0.273714 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002386/0.002386 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.05352 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.19 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.830777 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.819419/1 sec (0.265889/0 sec, 0.312546/1 sec, 0.093001/0 sec, 0.039905/0 sec, 0.022971/0 sec, 0.027094/0 sec, 0.01453/0 sec, 0.011149/0 sec, 0.009872/0 sec, 0.008698/0 sec, 0.008694/0 sec, 0.003051/0 sec, 0.000384/0 sec, 0.000183/0 sec, 0.000183/0 sec, 0.000181/0 sec, 0.000177/0 sec, 0.000179/0 sec, 0.000178/0 sec, 0.000182/0 sec, 0.000182/0 sec, 0.00019/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.533263/1 sec (0.034441/0.034441 sec, 0.306481/0.306481 sec, 0.087695/0.087695 sec, 0.034874/0.034874 sec, 0.018168/0.018168 sec, 0.022347/0.022347 sec, 0.009875/0.009875 sec, 0.006428/0.006428 sec, 0.005137/0.005137 sec, 0.003991/0.003991 sec, 0.003821/0.003821 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.224746/0 sec (0.222961/0.222961 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001785/0.001785 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.832229 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 221.147 sec CPU time.
[LOG] Relation determinization time: 222 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 220.726/221 sec (14.3088/15 sec, 23.1839/23 sec, 102.659/103 sec, 64.4377/64 sec, 2.52116/3 sec, 1.93065/2 sec, 1.54176/1 sec, 1.39111/2 sec, 1.31251/1 sec, 1.28381/1 sec, 1.25365/2 sec, 1.22184/1 sec, 1.20362/1 sec, 1.18234/1 sec, 1.19362/1 sec, 0.093145/0 sec, 0.000698/0 sec, 0.000504/0 sec, 0.0005/0 sec, 0.000486/0 sec, 0.000493/0 sec, 0.000502/0 sec, 0.000504/0 sec, 0.000504/0 sec, 0.00052/0 sec, 0.000505/0 sec, 0.000503/0 sec, 0.000503/0 sec, 0.000503/0 sec, 0.000504/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 205.777/209 sec (2.07151/2.07151 sec, 22.9861/22.9861 sec, 102.465/102.465 sec, 64.2913/64.2913 sec, 2.32959/2.32959 sec, 1.74101/1.74101 sec, 1.35174/1.35174 sec, 1.21148/1.21148 sec, 1.12991/1.12991 sec, 1.10396/1.10396 sec, 1.05756/1.05756 sec, 1.02929/1.02929 sec, 1.01503/1.01503 sec, 0.993522/0.993522 sec, 1.00017/1.00017 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.3087/11 sec (11.2985/11.2985 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.010122/0.010122 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 221.158 sec CPU time.
[LOG] Overall execution time: 222 sec real time.
Synthesis time: 221.58 sec (Real time) / 218.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 174.785 sec CPU time.
[LOG] Relation determinization time: 175 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 174.356/174 sec (13.0646/13 sec, 26.5612/27 sec, 10.685/10 sec, 59.4185/60 sec, 50.8731/51 sec, 1.98917/2 sec, 1.58345/1 sec, 1.3959/1 sec, 1.31215/1 sec, 1.27932/2 sec, 1.26058/1 sec, 1.21969/1 sec, 1.20943/1 sec, 1.20346/2 sec, 1.20857/1 sec, 0.087264/0 sec, 0.0005/0 sec, 0.000328/0 sec, 0.000325/0 sec, 0.000326/0 sec, 0.000324/0 sec, 0.000327/0 sec, 0.000324/0 sec, 0.000336/0 sec, 0.000308/0 sec, 0.000309/0 sec, 0.000308/0 sec, 0.000308/0 sec, 0.000308/0 sec, 0.00031/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 160.315/160 sec (1.79219/1.79219 sec, 26.3669/26.3669 sec, 10.4859/10.4859 sec, 59.2317/59.2317 sec, 50.6962/50.6962 sec, 1.80182/1.80182 sec, 1.38744/1.38744 sec, 1.21189/1.21189 sec, 1.1286/1.1286 sec, 1.09964/1.09964 sec, 1.05896/1.05896 sec, 1.02266/1.02266 sec, 1.01497/1.01497 sec, 1.00581/1.00581 sec, 1.01062/1.01062 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.2868/11 sec (10.2805/10.2805 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006268/0.006268 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 174.792 sec CPU time.
[LOG] Overall execution time: 175 sec real time.
Synthesis time: 175.17 sec (Real time) / 170.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 554.8 sec CPU time.
[LOG] Relation determinization time: 556 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 554.359/556 sec (13.2023/13 sec, 36.7716/37 sec, 366.458/367 sec, 58.0249/58 sec, 66.0433/66 sec, 2.00468/3 sec, 1.59589/1 sec, 1.40359/2 sec, 1.31915/1 sec, 1.3273/1 sec, 1.25528/2 sec, 1.23023/1 sec, 1.21363/1 sec, 1.20877/1 sec, 1.20802/2 sec, 0.087627/0 sec, 0.000547/0 sec, 0.000371/0 sec, 0.000368/0 sec, 0.000369/0 sec, 0.000389/0 sec, 0.000366/0 sec, 0.000366/0 sec, 0.000369/0 sec, 0.000369/0 sec, 0.000368/0 sec, 0.000369/0 sec, 0.000367/0 sec, 0.00037/0 sec, 0.00037/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 540.101/538 sec (1.77455/1.77455 sec, 36.5834/36.5834 sec, 366.244/366.244 sec, 57.8375/57.8375 sec, 65.8622/65.8622 sec, 1.80947/1.80947 sec, 1.40248/1.40248 sec, 1.21963/1.21963 sec, 1.13638/1.13638 sec, 1.10443/1.10443 sec, 1.05683/1.05683 sec, 1.0325/1.0325 sec, 1.01725/1.01725 sec, 1.00985/1.00985 sec, 1.01045/1.01045 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.458/12 sec (10.4545/10.4545 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003548/0.003548 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 554.806 sec CPU time.
[LOG] Overall execution time: 556 sec real time.
Synthesis time: 555.64 sec (Real time) / 551.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 264.595 sec CPU time.
[LOG] Relation determinization time: 265 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 264.159/264 sec (11.5189/12 sec, 24.3775/24 sec, 127.063/127 sec, 85.2081/86 sec, 2.48522/2 sec, 1.87621/2 sec, 1.53833/1 sec, 1.39435/1 sec, 1.31359/1 sec, 1.27662/2 sec, 1.22993/1 sec, 1.20879/1 sec, 1.1976/1 sec, 1.18898/2 sec, 1.19229/1 sec, 0.086969/0 sec, 0.000402/0 sec, 0.000224/0 sec, 0.00022/0 sec, 0.00022/0 sec, 0.00022/0 sec, 0.00022/0 sec, 0.000236/0 sec, 0.000221/0 sec, 0.000221/0 sec, 0.000222/0 sec, 0.000218/0 sec, 0.000219/0 sec, 0.000219/0 sec, 0.000221/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 251.421/253 sec (1.63222/1.63222 sec, 24.1717/24.1717 sec, 126.845/126.845 sec, 85.0151/85.0151 sec, 2.2912/2.2912 sec, 1.68308/1.68308 sec, 1.34802/1.34802 sec, 1.2059/1.2059 sec, 1.12133/1.12133 sec, 1.07993/1.07993 sec, 1.03501/1.03501 sec, 1.01045/1.01045 sec, 1.00013/1.00013 sec, 0.988566/0.988566 sec, 0.993251/0.993251 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.94662/7 sec (8.94556/8.94556 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001055/0.001055 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 264.598 sec CPU time.
[LOG] Overall execution time: 265 sec real time.
Synthesis time: 265.09 sec (Real time) / 261.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 2494.69 sec CPU time.
[LOG] Relation determinization time: 2500 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2488.74/2496 sec (134.981/136 sec, 807.742/809 sec, 802.92/804 sec, 291.247/292 sec, 138.422/139 sec, 84.2491/85 sec, 25.8056/26 sec, 23.7433/24 sec, 22.1778/23 sec, 21.3741/21 sec, 20.4217/20 sec, 19.8976/20 sec, 19.4697/19 sec, 19.2145/19 sec, 19.1504/20 sec, 18.9213/19 sec, 18.8251/19 sec, 0.167091/1 sec, 0.000549/0 sec, 0.000406/0 sec, 0.000413/0 sec, 0.000402/0 sec, 0.0004/0 sec, 0.000404/0 sec, 0.000396/0 sec, 0.000412/0 sec, 0.000401/0 sec, 0.000405/0 sec, 0.000403/0 sec, 0.000407/0 sec, 0.000402/0 sec, 0.000405/0 sec, 0.000403/0 sec, 0.000407/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 2369.9/2380 sec (26.8347/26.8347 sec, 806.904/806.904 sec, 802.128/802.128 sec, 290.552/290.552 sec, 137.744/137.744 sec, 83.734/83.734 sec, 25.1581/25.1581 sec, 23.094/23.094 sec, 21.5425/21.5425 sec, 20.7303/20.7303 sec, 19.781/19.781 sec, 19.256/19.256 sec, 18.8329/18.8329 sec, 18.5785/18.5785 sec, 18.5139/18.5139 sec, 18.2917/18.2917 sec, 18.223/18.223 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 83.0875/77 sec (83.0841/83.0841 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003369/0.003369 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2494.7 sec CPU time.
[LOG] Overall execution time: 2500 sec real time.
Synthesis time: 2499.84 sec (Real time) / 2446.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 2101.1 sec CPU time.
[LOG] Relation determinization time: 2105 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2095.58/2098 sec (127.364/128 sec, 438.686/440 sec, 821.858/823 sec, 244.543/245 sec, 155.394/155 sec, 88.2069/88 sec, 24.9698/25 sec, 22.8142/22 sec, 21.2447/21 sec, 20.4272/21 sec, 19.6694/20 sec, 18.9868/19 sec, 18.6433/18 sec, 18.4189/18 sec, 18.2579/19 sec, 18.1132/18 sec, 17.8351/18 sec, 0.141783/0 sec, 0.00037/0 sec, 0.000243/0 sec, 0.000241/0 sec, 0.00024/0 sec, 0.000239/0 sec, 0.000238/0 sec, 0.000272/0 sec, 0.000236/0 sec, 0.000235/0 sec, 0.000237/0 sec, 0.000233/0 sec, 0.000234/0 sec, 0.000237/0 sec, 0.000234/0 sec, 0.000237/0 sec, 0.000231/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1985.38/1992 sec (27.3475/27.3475 sec, 437.848/437.848 sec, 821.053/821.053 sec, 243.983/243.983 sec, 154.779/154.779 sec, 87.6059/87.6059 sec, 24.3668/24.3668 sec, 22.2094/22.2094 sec, 20.652/20.652 sec, 19.6789/19.6789 sec, 19.0396/19.0396 sec, 18.4138/18.4138 sec, 18.0602/18.0602 sec, 17.8398/17.8398 sec, 17.6743/17.6743 sec, 17.5336/17.5336 sec, 17.2966/17.2966 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 76.0353/70 sec (76.0337/76.0337 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00163/0.00163 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2101.1 sec CPU time.
[LOG] Overall execution time: 2105 sec real time.
Synthesis time: 2105.05 sec (Real time) / 2058.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9176.86 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9226.19 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9221.80 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9220.76 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 5428.22 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 5391.08 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 4592.48 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 4621.96 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.11 sec (Real time) / 3932.10 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 3812.51 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.005066 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00389/0 sec (0.000595/0 sec, 0.000523/0 sec, 0.000547/0 sec, 0.000522/0 sec, 0.00042/0 sec, 0.000466/0 sec, 0.00038/0 sec, 0.000437/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.00153/0 sec (0.000398/0.000398 sec, 0.000365/0.000365 sec, 0.00039/0.00039 sec, 0.000365/0.000365 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.00144/0 sec (3.2e-05/3.2e-05 sec, 2.9e-05/2.9e-05 sec, 2.8e-05/2.8e-05 sec, 2.4e-05/2.4e-05 sec, 0.000321/0.000321 sec, 0.000373/0.000373 sec, 0.000288/0.000288 sec, 0.000345/0.000345 sec )
[LOG] Total clause size reduction: 107 --> 8 (25 --> 1, 26 --> 1, 27 --> 1, 25 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8.91667 --> 0.666667 (12.5 --> 0.5, 13 --> 0.5, 13.5 --> 0.5, 12.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.005586 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.040989 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038998/0 sec (0.002418/0 sec, 0.002296/0 sec, 0.002355/0 sec, 0.002314/0 sec, 0.002325/0 sec, 0.002304/0 sec, 0.002305/0 sec, 0.002344/0 sec, 0.00156/0 sec, 0.001568/0 sec, 0.001496/0 sec, 0.001688/0 sec, 0.003997/0 sec, 0.00329/0 sec, 0.003355/0 sec, 0.003383/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.014555/0 sec (0.001824/0.001824 sec, 0.001793/0.001793 sec, 0.001841/0.001841 sec, 0.001817/0.001817 sec, 0.001792/0.001792 sec, 0.001802/0.001802 sec, 0.001804/0.001804 sec, 0.001852/0.001852 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.019471/0 sec (9.6e-05/9.6e-05 sec, 0.000102/0.000102 sec, 0.000111/0.000111 sec, 0.000102/0.000102 sec, 0.000127/0.000127 sec, 0.000106/0.000106 sec, 9.7e-05/9.7e-05 sec, 9e-05/9e-05 sec, 0.001331/0.001331 sec, 0.001354/0.001354 sec, 0.001288/0.001288 sec, 0.00148/0.00148 sec, 0.003788/0.003788 sec, 0.003081/0.003081 sec, 0.003144/0.003144 sec, 0.003174/0.003174 sec )
[LOG] Total clause size reduction: 1087 --> 16 (137 --> 1, 137 --> 1, 139 --> 1, 132 --> 1, 136 --> 1, 132 --> 1, 132 --> 1, 134 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 45.2917 --> 0.666667 (68.5 --> 0.5, 68.5 --> 0.5, 69.5 --> 0.5, 66 --> 0.5, 68 --> 0.5, 66 --> 0.5, 66 --> 0.5, 67 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.041962 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.082573 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.079688/0 sec (0.003913/0 sec, 0.003708/0 sec, 0.003681/0 sec, 0.00369/0 sec, 0.003685/0 sec, 0.003708/0 sec, 0.003733/0 sec, 0.003738/0 sec, 0.003797/0 sec, 0.003788/0 sec, 0.00254/0 sec, 0.002507/0 sec, 0.002488/0 sec, 0.00265/0 sec, 0.003583/0 sec, 0.004771/0 sec, 0.005419/0 sec, 0.005955/0 sec, 0.006336/0 sec, 0.005998/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.029454/0 sec (0.003008/0.003008 sec, 0.002918/0.002918 sec, 0.002926/0.002926 sec, 0.002912/0.002912 sec, 0.002922/0.002922 sec, 0.002924/0.002924 sec, 0.002949/0.002949 sec, 0.002926/0.002926 sec, 0.003018/0.003018 sec, 0.002909/0.002909 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.040839/0 sec (0.000141/0.000141 sec, 0.000167/0.000167 sec, 0.000146/0.000146 sec, 0.000165/0.000165 sec, 0.000145/0.000145 sec, 0.000162/0.000162 sec, 0.00016/0.00016 sec, 0.000187/0.000187 sec, 0.000153/0.000153 sec, 0.000253/0.000253 sec, 0.002215/0.002215 sec, 0.0022/0.0022 sec, 0.002182/0.002182 sec, 0.002345/0.002345 sec, 0.003276/0.003276 sec, 0.004465/0.004465 sec, 0.00511/0.00511 sec, 0.005646/0.005646 sec, 0.006028/0.006028 sec, 0.005693/0.005693 sec )
[LOG] Total clause size reduction: 2299 --> 20 (228 --> 1, 228 --> 1, 228 --> 1, 228 --> 1, 230 --> 1, 227 --> 1, 227 --> 1, 228 --> 1, 232 --> 1, 233 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 76.6333 --> 0.666667 (114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 115 --> 0.5, 113.5 --> 0.5, 113.5 --> 0.5, 114 --> 0.5, 116 --> 0.5, 116.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.08398 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.152303 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.148218/0 sec (0.005922/0 sec, 0.005833/0 sec, 0.005808/0 sec, 0.005883/0 sec, 0.00598/0 sec, 0.005725/0 sec, 0.005943/0 sec, 0.005888/0 sec, 0.005776/0 sec, 0.00591/0 sec, 0.005948/0 sec, 0.00596/0 sec, 0.003715/0 sec, 0.003662/0 sec, 0.003648/0 sec, 0.003796/0 sec, 0.004337/0 sec, 0.006354/0 sec, 0.008549/0 sec, 0.008157/0 sec, 0.008403/0 sec, 0.008737/0 sec, 0.009072/0 sec, 0.009212/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.055405/0 sec (0.004632/0.004632 sec, 0.004581/0.004581 sec, 0.004589/0.004589 sec, 0.0046/0.0046 sec, 0.00473/0.00473 sec, 0.004506/0.004506 sec, 0.004598/0.004598 sec, 0.004607/0.004607 sec, 0.004566/0.004566 sec, 0.004641/0.004641 sec, 0.004603/0.004603 sec, 0.004693/0.004693 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0.075744/0 sec (0.000211/0.000211 sec, 0.000258/0.000258 sec, 0.000234/0.000234 sec, 0.000294/0.000294 sec, 0.000256/0.000256 sec, 0.000207/0.000207 sec, 0.000352/0.000352 sec, 0.000284/0.000284 sec, 0.000211/0.000211 sec, 0.000271/0.000271 sec, 0.000342/0.000342 sec, 0.000262/0.000262 sec, 0.003272/0.003272 sec, 0.003239/0.003239 sec, 0.003234/0.003234 sec, 0.003374/0.003374 sec, 0.003917/0.003917 sec, 0.005933/0.005933 sec, 0.008132/0.008132 sec, 0.007737/0.007737 sec, 0.007985/0.007985 sec, 0.008298/0.008298 sec, 0.00865/0.00865 sec, 0.008791/0.008791 sec )
[LOG] Total clause size reduction: 4058 --> 24 (338 --> 1, 340 --> 1, 342 --> 1, 338 --> 1, 338 --> 1, 335 --> 1, 335 --> 1, 336 --> 1, 338 --> 1, 335 --> 1, 336 --> 1, 335 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 112.722 --> 0.666667 (169 --> 0.5, 170 --> 0.5, 171 --> 0.5, 169 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 167.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.154197 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.83 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.258519 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.252601/0 sec (0.008466/0 sec, 0.008294/0 sec, 0.008321/0 sec, 0.008279/0 sec, 0.008283/0 sec, 0.008457/0 sec, 0.008577/0 sec, 0.008428/0 sec, 0.008458/0 sec, 0.00846/0 sec, 0.008391/0 sec, 0.008535/0 sec, 0.009151/0 sec, 0.008449/0 sec, 0.005192/0 sec, 0.005123/0 sec, 0.005111/0 sec, 0.005185/0 sec, 0.00624/0 sec, 0.008248/0 sec, 0.009655/0 sec, 0.010292/0 sec, 0.010824/0 sec, 0.012734/0 sec, 0.014154/0 sec, 0.013475/0 sec, 0.014505/0 sec, 0.013314/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.094284/0 sec (0.006641/0.006641 sec, 0.006637/0.006637 sec, 0.006641/0.006641 sec, 0.006689/0.006689 sec, 0.006434/0.006434 sec, 0.006861/0.006861 sec, 0.00669/0.00669 sec, 0.006736/0.006736 sec, 0.006728/0.006728 sec, 0.006721/0.006721 sec, 0.006691/0.006691 sec, 0.006672/0.006672 sec, 0.007472/0.007472 sec, 0.006588/0.006588 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 0.131255/0 sec (0.000301/0.000301 sec, 0.000262/0.000262 sec, 0.000331/0.000331 sec, 0.000294/0.000294 sec, 0.000503/0.000503 sec, 0.000314/0.000314 sec, 0.000527/0.000527 sec, 0.000312/0.000312 sec, 0.000337/0.000337 sec, 0.000338/0.000338 sec, 0.000324/0.000324 sec, 0.000494/0.000494 sec, 0.000316/0.000316 sec, 0.000481/0.000481 sec, 0.004588/0.004588 sec, 0.004565/0.004565 sec, 0.004554/0.004554 sec, 0.004626/0.004626 sec, 0.005681/0.005681 sec, 0.007684/0.007684 sec, 0.009083/0.009083 sec, 0.009731/0.009731 sec, 0.010253/0.010253 sec, 0.012172/0.012172 sec, 0.013579/0.013579 sec, 0.012912/0.012912 sec, 0.01394/0.01394 sec, 0.012753/0.012753 sec )
[LOG] Total clause size reduction: 6660 --> 28 (475 --> 1, 475 --> 1, 475 --> 1, 475 --> 1, 477 --> 1, 474 --> 1, 474 --> 1, 475 --> 1, 475 --> 1, 472 --> 1, 472 --> 1, 473 --> 1, 477 --> 1, 477 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 158.571 --> 0.666667 (237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 238.5 --> 0.5, 237 --> 0.5, 237 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 236 --> 0.5, 236 --> 0.5, 236.5 --> 0.5, 238.5 --> 0.5, 238.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.261119 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.83 sec (Real time) / 2.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.35 sec (Real time) / 7.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.396776 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.388769/0 sec (0.01125/0 sec, 0.011138/0 sec, 0.011052/0 sec, 0.011296/0 sec, 0.011215/0 sec, 0.011224/0 sec, 0.011192/0 sec, 0.011385/0 sec, 0.011437/0 sec, 0.011086/0 sec, 0.012055/0 sec, 0.011673/0 sec, 0.011075/0 sec, 0.011594/0 sec, 0.011345/0 sec, 0.011098/0 sec, 0.006897/0 sec, 0.006732/0 sec, 0.006742/0 sec, 0.006921/0 sec, 0.007281/0 sec, 0.009261/0 sec, 0.012877/0 sec, 0.011921/0 sec, 0.014206/0 sec, 0.016343/0 sec, 0.016611/0 sec, 0.017771/0 sec, 0.017869/0 sec, 0.018358/0 sec, 0.018982/0 sec, 0.018882/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.142995/0 sec (0.008816/0.008816 sec, 0.008893/0.008893 sec, 0.008871/0.008871 sec, 0.008978/0.008978 sec, 0.008813/0.008813 sec, 0.008962/0.008962 sec, 0.008966/0.008966 sec, 0.009103/0.009103 sec, 0.008759/0.008759 sec, 0.008842/0.008842 sec, 0.00924/0.00924 sec, 0.00917/0.00917 sec, 0.008787/0.008787 sec, 0.009142/0.009142 sec, 0.008912/0.008912 sec, 0.008632/0.008632 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0.20425/0 sec (0.000367/0.000367 sec, 0.000395/0.000395 sec, 0.000389/0.000389 sec, 0.000444/0.000444 sec, 0.00053/0.00053 sec, 0.000388/0.000388 sec, 0.000366/0.000366 sec, 0.000441/0.000441 sec, 0.000832/0.000832 sec, 0.00039/0.00039 sec, 0.00096/0.00096 sec, 0.000642/0.000642 sec, 0.000418/0.000418 sec, 0.000582/0.000582 sec, 0.000554/0.000554 sec, 0.000544/0.000544 sec, 0.006117/0.006117 sec, 0.006015/0.006015 sec, 0.006021/0.006021 sec, 0.006201/0.006201 sec, 0.006561/0.006561 sec, 0.008544/0.008544 sec, 0.012157/0.012157 sec, 0.011192/0.011192 sec, 0.013473/0.013473 sec, 0.015622/0.015622 sec, 0.015886/0.015886 sec, 0.017045/0.017045 sec, 0.01714/0.01714 sec, 0.017628/0.017628 sec, 0.018253/0.018253 sec, 0.018153/0.018153 sec )
[LOG] Total clause size reduction: 10023 --> 32 (628 --> 1, 628 --> 1, 632 --> 1, 629 --> 1, 627 --> 1, 623 --> 1, 623 --> 1, 624 --> 1, 625 --> 1, 622 --> 1, 622 --> 1, 623 --> 1, 627 --> 1, 624 --> 1, 624 --> 1, 626 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 208.812 --> 0.666667 (314 --> 0.5, 314 --> 0.5, 316 --> 0.5, 314.5 --> 0.5, 313.5 --> 0.5, 311.5 --> 0.5, 311.5 --> 0.5, 312 --> 0.5, 312.5 --> 0.5, 311 --> 0.5, 311 --> 0.5, 311.5 --> 0.5, 313.5 --> 0.5, 312 --> 0.5, 312 --> 0.5, 313 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.400251 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.31 sec (Real time) / 17.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.30 sec (Real time) / 55.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.604868 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.594158/1 sec (0.014984/0 sec, 0.014999/0 sec, 0.014714/0 sec, 0.014996/0 sec, 0.014566/0 sec, 0.014561/0 sec, 0.014535/0 sec, 0.014799/0 sec, 0.014705/0 sec, 0.015354/0 sec, 0.01542/0 sec, 0.015303/0 sec, 0.015288/0 sec, 0.014944/0 sec, 0.01559/0 sec, 0.015121/0 sec, 0.014757/0 sec, 0.015564/0 sec, 0.009238/0 sec, 0.009119/0 sec, 0.009252/0 sec, 0.009492/0 sec, 0.010443/0 sec, 0.013482/0 sec, 0.014836/0 sec, 0.015567/0 sec, 0.017359/0 sec, 0.018636/0 sec, 0.021235/0 sec, 0.021051/0 sec, 0.022872/0 sec, 0.025036/0 sec, 0.025425/1 sec, 0.02656/0 sec, 0.02639/0 sec, 0.027965/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.216063/0 sec (0.01197/0.01197 sec, 0.012194/0.012194 sec, 0.011829/0.011829 sec, 0.012226/0.012226 sec, 0.011812/0.011812 sec, 0.011756/0.011756 sec, 0.011777/0.011777 sec, 0.011784/0.011784 sec, 0.011809/0.011809 sec, 0.011937/0.011937 sec, 0.012243/0.012243 sec, 0.01214/0.01214 sec, 0.012242/0.012242 sec, 0.01172/0.01172 sec, 0.012316/0.012316 sec, 0.012288/0.012288 sec, 0.011947/0.011947 sec, 0.011933/0.011933 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 9e-06/9e-06 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0.318455/1 sec (0.000445/0.000445 sec, 0.000467/0.000467 sec, 0.00046/0.00046 sec, 0.000484/0.000484 sec, 0.000474/0.000474 sec, 0.000433/0.000433 sec, 0.000477/0.000477 sec, 0.000723/0.000723 sec, 0.000546/0.000546 sec, 0.000717/0.000717 sec, 0.000609/0.000609 sec, 0.000483/0.000483 sec, 0.000594/0.000594 sec, 0.000835/0.000835 sec, 0.000872/0.000872 sec, 0.000443/0.000443 sec, 0.000491/0.000491 sec, 0.001271/0.001271 sec, 0.008268/0.008268 sec, 0.00822/0.00822 sec, 0.008354/0.008354 sec, 0.008596/0.008596 sec, 0.009555/0.009555 sec, 0.012576/0.012576 sec, 0.013941/0.013941 sec, 0.014657/0.014657 sec, 0.016422/0.016422 sec, 0.017736/0.017736 sec, 0.020337/0.020337 sec, 0.020145/0.020145 sec, 0.021965/0.021965 sec, 0.024136/0.024136 sec, 0.024522/0.024522 sec, 0.025656/0.025656 sec, 0.025484/0.025484 sec, 0.027061/0.027061 sec )
[LOG] Total clause size reduction: 14093 --> 36 (784 --> 1, 783 --> 1, 785 --> 1, 787 --> 1, 779 --> 1, 782 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 790 --> 1, 786 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 260.981 --> 0.666667 (392 --> 0.5, 391.5 --> 0.5, 392.5 --> 0.5, 393.5 --> 0.5, 389.5 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 395 --> 0.5, 393 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.609099 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 111.00 sec (Real time) / 108.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1098.02 sec (Real time) / 1096.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.815921 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.801875/1 sec (0.019588/0 sec, 0.018428/0 sec, 0.01766/0 sec, 0.017819/0 sec, 0.018044/0 sec, 0.01799/0 sec, 0.018739/0 sec, 0.018868/0 sec, 0.018707/0 sec, 0.018533/0 sec, 0.018651/0 sec, 0.018516/0 sec, 0.018465/0 sec, 0.018356/0 sec, 0.018947/0 sec, 0.018349/0 sec, 0.018724/0 sec, 0.01801/0 sec, 0.019366/0 sec, 0.0187/0 sec, 0.010914/0 sec, 0.010831/0 sec, 0.010741/0 sec, 0.010845/0 sec, 0.011689/0 sec, 0.013423/0 sec, 0.016968/0 sec, 0.01635/0 sec, 0.018221/1 sec, 0.021692/0 sec, 0.022298/0 sec, 0.025261/0 sec, 0.027787/0 sec, 0.028539/0 sec, 0.028898/0 sec, 0.031136/0 sec, 0.031705/0 sec, 0.030895/0 sec, 0.03168/0 sec, 0.031542/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.293716/0 sec (0.014854/0.014854 sec, 0.014609/0.014609 sec, 0.014234/0.014234 sec, 0.014321/0.014321 sec, 0.014594/0.014594 sec, 0.014504/0.014504 sec, 0.014965/0.014965 sec, 0.014968/0.014968 sec, 0.015041/0.015041 sec, 0.014863/0.014863 sec, 0.014894/0.014894 sec, 0.014809/0.014809 sec, 0.014884/0.014884 sec, 0.014616/0.014616 sec, 0.014776/0.014776 sec, 0.013962/0.013962 sec, 0.014244/0.014244 sec, 0.014216/0.014216 sec, 0.015395/0.015395 sec, 0.014781/0.014781 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.424652/0 sec (0.001185/0.001185 sec, 0.000596/0.000596 sec, 0.000604/0.000604 sec, 0.000705/0.000705 sec, 0.000644/0.000644 sec, 0.000649/0.000649 sec, 0.000545/0.000545 sec, 0.000638/0.000638 sec, 0.000668/0.000668 sec, 0.000682/0.000682 sec, 0.000741/0.000741 sec, 0.000751/0.000751 sec, 0.000616/0.000616 sec, 0.000733/0.000733 sec, 0.001174/0.001174 sec, 0.001389/0.001389 sec, 0.001499/0.001499 sec, 0.000718/0.000718 sec, 0.000666/0.000666 sec, 0.000767/0.000767 sec, 0.009697/0.009697 sec, 0.009699/0.009699 sec, 0.009635/0.009635 sec, 0.009739/0.009739 sec, 0.010576/0.010576 sec, 0.012309/0.012309 sec, 0.015846/0.015846 sec, 0.015196/0.015196 sec, 0.017088/0.017088 sec, 0.020578/0.020578 sec, 0.021166/0.021166 sec, 0.024135/0.024135 sec, 0.026639/0.026639 sec, 0.027412/0.027412 sec, 0.027764/0.027764 sec, 0.029999/0.029999 sec, 0.030548/0.030548 sec, 0.029761/0.029761 sec, 0.030521/0.030521 sec, 0.030374/0.030374 sec )
[LOG] Total clause size reduction: 19867 --> 40 (992 --> 1, 992 --> 1, 995 --> 1, 994 --> 1, 1000 --> 1, 996 --> 1, 996 --> 1, 997 --> 1, 996 --> 1, 993 --> 1, 993 --> 1, 994 --> 1, 992 --> 1, 988 --> 1, 988 --> 1, 989 --> 1, 990 --> 1, 987 --> 1, 988 --> 1, 987 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 331.117 --> 0.666667 (496 --> 0.5, 496 --> 0.5, 497.5 --> 0.5, 497 --> 0.5, 500 --> 0.5, 498 --> 0.5, 498 --> 0.5, 498.5 --> 0.5, 498 --> 0.5, 496.5 --> 0.5, 496.5 --> 0.5, 497 --> 0.5, 496 --> 0.5, 494 --> 0.5, 494 --> 0.5, 494.5 --> 0.5, 495 --> 0.5, 493.5 --> 0.5, 494 --> 0.5, 493.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.821996 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.24 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 344.83 sec (Real time) / 338.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3317.06 sec (Real time) / 3311.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 1.10327 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.08598/1 sec (0.022603/0 sec, 0.022266/0 sec, 0.022243/0 sec, 0.021964/0 sec, 0.021821/0 sec, 0.022121/0 sec, 0.021976/0 sec, 0.021909/0 sec, 0.022363/0 sec, 0.023841/0 sec, 0.022185/1 sec, 0.022678/0 sec, 0.022412/0 sec, 0.022194/0 sec, 0.022375/0 sec, 0.022321/0 sec, 0.021937/0 sec, 0.022247/0 sec, 0.02306/0 sec, 0.022494/0 sec, 0.023077/0 sec, 0.022282/0 sec, 0.013677/0 sec, 0.013363/0 sec, 0.01345/0 sec, 0.013869/0 sec, 0.015842/0 sec, 0.017127/0 sec, 0.019515/0 sec, 0.021117/0 sec, 0.021202/0 sec, 0.024752/0 sec, 0.024692/0 sec, 0.027798/0 sec, 0.029169/0 sec, 0.030458/0 sec, 0.034748/0 sec, 0.035383/0 sec, 0.037105/0 sec, 0.037839/0 sec, 0.041302/0 sec, 0.040109/0 sec, 0.041438/0 sec, 0.039659/0 sec )
[LOG] Nr of iterations: 66 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.39354/1 sec (0.017907/0.017907 sec, 0.017834/0.017834 sec, 0.017664/0.017664 sec, 0.01767/0.01767 sec, 0.017607/0.017607 sec, 0.017828/0.017828 sec, 0.017634/0.017634 sec, 0.017553/0.017553 sec, 0.017805/0.017805 sec, 0.018858/0.018858 sec, 0.017827/0.017827 sec, 0.017711/0.017711 sec, 0.017649/0.017649 sec, 0.017639/0.017639 sec, 0.017865/0.017865 sec, 0.01764/0.01764 sec, 0.017602/0.017602 sec, 0.01758/0.01758 sec, 0.018688/0.018688 sec, 0.018221/0.018221 sec, 0.018492/0.018492 sec, 0.018034/0.018034 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 9e-06/9e-06 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0.582478/0 sec (0.000639/0.000639 sec, 0.000729/0.000729 sec, 0.000882/0.000882 sec, 0.000667/0.000667 sec, 0.000629/0.000629 sec, 0.000684/0.000684 sec, 0.000733/0.000733 sec, 0.000709/0.000709 sec, 0.000856/0.000856 sec, 0.001371/0.001371 sec, 0.000699/0.000699 sec, 0.001217/0.001217 sec, 0.001025/0.001025 sec, 0.000733/0.000733 sec, 0.000683/0.000683 sec, 0.00071/0.00071 sec, 0.000737/0.000737 sec, 0.001079/0.001079 sec, 0.000777/0.000777 sec, 0.000672/0.000672 sec, 0.00105/0.00105 sec, 0.00072/0.00072 sec, 0.012247/0.012247 sec, 0.012058/0.012058 sec, 0.012147/0.012147 sec, 0.012565/0.012565 sec, 0.014542/0.014542 sec, 0.015833/0.015833 sec, 0.0182/0.0182 sec, 0.019823/0.019823 sec, 0.01987/0.01987 sec, 0.023449/0.023449 sec, 0.023377/0.023377 sec, 0.026484/0.026484 sec, 0.027841/0.027841 sec, 0.029158/0.029158 sec, 0.033419/0.033419 sec, 0.034065/0.034065 sec, 0.035697/0.035697 sec, 0.036502/0.036502 sec, 0.039968/0.039968 sec, 0.038784/0.038784 sec, 0.040113/0.040113 sec, 0.038335/0.038335 sec )
[LOG] Total clause size reduction: 25140 --> 44 (1140 --> 1, 1140 --> 1, 1140 --> 1, 1140 --> 1, 1139 --> 1, 1142 --> 1, 1139 --> 1, 1140 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1143 --> 1, 1140 --> 1, 1140 --> 1, 1141 --> 1, 1146 --> 1, 1144 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 380.909 --> 0.666667 (570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 569.5 --> 0.5, 571 --> 0.5, 569.5 --> 0.5, 570 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 571.5 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570.5 --> 0.5, 573 --> 0.5, 572 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.1097 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.53 sec (Real time) / 1.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5749.23 sec (Real time) / 5683.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.01 sec (Real time) / 9975.06 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 1.53297 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.5081/2 sec (0.02897/0 sec, 0.028438/0 sec, 0.028228/0 sec, 0.029556/0 sec, 0.027994/0 sec, 0.028153/0 sec, 0.028116/0 sec, 0.028615/0 sec, 0.029112/0 sec, 0.028568/0 sec, 0.028937/0 sec, 0.028047/0 sec, 0.028663/1 sec, 0.02869/0 sec, 0.028545/0 sec, 0.029738/0 sec, 0.029178/0 sec, 0.029474/0 sec, 0.029517/0 sec, 0.03037/0 sec, 0.032115/0 sec, 0.030486/0 sec, 0.030061/0 sec, 0.031428/0 sec, 0.017426/0 sec, 0.01714/0 sec, 0.017242/0 sec, 0.017521/0 sec, 0.020044/0 sec, 0.020854/0 sec, 0.022862/0 sec, 0.024804/0 sec, 0.025286/0 sec, 0.028708/0 sec, 0.030128/0 sec, 0.031942/0 sec, 0.036338/0 sec, 0.036873/0 sec, 0.039079/0 sec, 0.039966/0 sec, 0.043306/0 sec, 0.0444/0 sec, 0.046556/0 sec, 0.046521/0 sec, 0.047908/0 sec, 0.050558/1 sec, 0.050631/0 sec, 0.051003/0 sec )
[LOG] Nr of iterations: 72 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.548755/0 sec (0.022582/0.022582 sec, 0.022306/0.022306 sec, 0.022486/0.022486 sec, 0.023556/0.023556 sec, 0.022295/0.022295 sec, 0.022162/0.022162 sec, 0.022288/0.022288 sec, 0.022186/0.022186 sec, 0.022902/0.022902 sec, 0.022729/0.022729 sec, 0.023137/0.023137 sec, 0.022137/0.022137 sec, 0.022526/0.022526 sec, 0.022341/0.022341 sec, 0.022415/0.022415 sec, 0.022398/0.022398 sec, 0.023095/0.023095 sec, 0.022728/0.022728 sec, 0.022584/0.022584 sec, 0.024304/0.024304 sec, 0.024181/0.024181 sec, 0.024573/0.024573 sec, 0.023576/0.023576 sec, 0.022981/0.022981 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1.2e-05/1.2e-05 sec, 1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.797842/2 sec (0.000882/0.000882 sec, 0.000859/0.000859 sec, 0.000834/0.000834 sec, 0.000938/0.000938 sec, 0.000814/0.000814 sec, 0.000893/0.000893 sec, 0.000921/0.000921 sec, 0.001469/0.001469 sec, 0.001243/0.001243 sec, 0.000864/0.000864 sec, 0.000928/0.000928 sec, 0.000937/0.000937 sec, 0.000935/0.000935 sec, 0.000922/0.000922 sec, 0.000926/0.000926 sec, 0.002257/0.002257 sec, 0.000999/0.000999 sec, 0.00175/0.00175 sec, 0.001821/0.001821 sec, 0.000989/0.000989 sec, 0.002691/0.002691 sec, 0.00091/0.00091 sec, 0.001213/0.001213 sec, 0.003123/0.003123 sec, 0.015568/0.015568 sec, 0.015516/0.015516 sec, 0.01563/0.01563 sec, 0.015908/0.015908 sec, 0.018426/0.018426 sec, 0.019251/0.019251 sec, 0.021235/0.021235 sec, 0.023195/0.023195 sec, 0.023654/0.023654 sec, 0.027098/0.027098 sec, 0.028489/0.028489 sec, 0.030329/0.030329 sec, 0.034696/0.034696 sec, 0.035248/0.035248 sec, 0.03743/0.03743 sec, 0.038319/0.038319 sec, 0.041658/0.041658 sec, 0.042775/0.042775 sec, 0.044903/0.044903 sec, 0.044885/0.044885 sec, 0.046217/0.046217 sec, 0.04893/0.04893 sec, 0.048986/0.048986 sec, 0.049378/0.049378 sec )
[LOG] Total clause size reduction: 33977 --> 48 (1415 --> 1, 1415 --> 1, 1415 --> 1, 1418 --> 1, 1411 --> 1, 1415 --> 1, 1411 --> 1, 1412 --> 1, 1423 --> 1, 1419 --> 1, 1419 --> 1, 1420 --> 1, 1419 --> 1, 1416 --> 1, 1416 --> 1, 1417 --> 1, 1413 --> 1, 1410 --> 1, 1410 --> 1, 1411 --> 1, 1414 --> 1, 1411 --> 1, 1411 --> 1, 1412 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 471.903 --> 0.666667 (707.5 --> 0.5, 707.5 --> 0.5, 707.5 --> 0.5, 709 --> 0.5, 705.5 --> 0.5, 707.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 711.5 --> 0.5, 709.5 --> 0.5, 709.5 --> 0.5, 710 --> 0.5, 709.5 --> 0.5, 708 --> 0.5, 708 --> 0.5, 708.5 --> 0.5, 706.5 --> 0.5, 705 --> 0.5, 705 --> 0.5, 705.5 --> 0.5, 707 --> 0.5, 705.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.54151 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.06 sec (Real time) / 1.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9900.93 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9977.04 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 1.84971 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.81951/2 sec (0.032011/0 sec, 0.031556/0 sec, 0.032109/0 sec, 0.031559/0 sec, 0.031351/0 sec, 0.031458/0 sec, 0.031528/1 sec, 0.032141/0 sec, 0.032697/0 sec, 0.032533/0 sec, 0.032363/0 sec, 0.03245/0 sec, 0.032019/0 sec, 0.032477/0 sec, 0.033163/0 sec, 0.033429/0 sec, 0.032232/0 sec, 0.033447/0 sec, 0.034728/0 sec, 0.032207/0 sec, 0.032861/0 sec, 0.034061/0 sec, 0.033242/0 sec, 0.033615/0 sec, 0.033922/0 sec, 0.034443/0 sec, 0.019202/0 sec, 0.019231/0 sec, 0.01921/0 sec, 0.019279/0 sec, 0.021222/0 sec, 0.022626/0 sec, 0.024735/0 sec, 0.026119/0 sec, 0.026646/0 sec, 0.029176/0 sec, 0.030825/0 sec, 0.03375/0 sec, 0.037676/0 sec, 0.038731/1 sec, 0.041004/0 sec, 0.042902/0 sec, 0.046291/0 sec, 0.046087/0 sec, 0.048636/0 sec, 0.049881/0 sec, 0.052726/0 sec, 0.052165/0 sec, 0.053829/0 sec, 0.055013/0 sec, 0.056236/0 sec, 0.056714/0 sec )
[LOG] Nr of iterations: 78 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.663752/1 sec (0.025185/0.025185 sec, 0.024901/0.024901 sec, 0.024917/0.024917 sec, 0.024989/0.024989 sec, 0.024831/0.024831 sec, 0.024781/0.024781 sec, 0.024671/0.024671 sec, 0.025258/0.025258 sec, 0.025879/0.025879 sec, 0.025361/0.025361 sec, 0.025305/0.025305 sec, 0.025094/0.025094 sec, 0.025035/0.025035 sec, 0.02545/0.02545 sec, 0.025366/0.025366 sec, 0.025617/0.025617 sec, 0.02511/0.02511 sec, 0.026627/0.026627 sec, 0.027892/0.027892 sec, 0.025442/0.025442 sec, 0.025379/0.025379 sec, 0.024615/0.024615 sec, 0.025864/0.025864 sec, 0.026398/0.026398 sec, 0.026309/0.026309 sec, 0.027132/0.027132 sec, 1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0.955373/1 sec (0.000813/0.000813 sec, 0.000931/0.000931 sec, 0.001379/0.001379 sec, 0.000907/0.000907 sec, 0.000928/0.000928 sec, 0.000973/0.000973 sec, 0.001005/0.001005 sec, 0.001071/0.001071 sec, 0.000954/0.000954 sec, 0.001459/0.001459 sec, 0.001167/0.001167 sec, 0.001443/0.001443 sec, 0.001197/0.001197 sec, 0.001294/0.001294 sec, 0.002023/0.002023 sec, 0.001876/0.001876 sec, 0.000993/0.000993 sec, 0.001037/0.001037 sec, 0.001033/0.001033 sec, 0.000926/0.000926 sec, 0.001684/0.001684 sec, 0.003548/0.003548 sec, 0.001563/0.001563 sec, 0.001448/0.001448 sec, 0.001706/0.001706 sec, 0.00144/0.00144 sec, 0.017123/0.017123 sec, 0.017384/0.017384 sec, 0.017231/0.017231 sec, 0.01747/0.01747 sec, 0.019395/0.019395 sec, 0.020777/0.020777 sec, 0.022853/0.022853 sec, 0.02428/0.02428 sec, 0.024747/0.024747 sec, 0.027328/0.027328 sec, 0.028982/0.028982 sec, 0.031938/0.031938 sec, 0.0358/0.0358 sec, 0.036866/0.036866 sec, 0.039121/0.039121 sec, 0.040992/0.040992 sec, 0.044373/0.044373 sec, 0.044197/0.044197 sec, 0.046733/0.046733 sec, 0.048002/0.048002 sec, 0.050786/0.050786 sec, 0.050241/0.050241 sec, 0.051909/0.051909 sec, 0.053114/0.053114 sec, 0.054175/0.054175 sec, 0.054758/0.054758 sec )
[LOG] Total clause size reduction: 40549 --> 52 (1564 --> 1, 1564 --> 1, 1567 --> 1, 1566 --> 1, 1560 --> 1, 1563 --> 1, 1560 --> 1, 1561 --> 1, 1563 --> 1, 1559 --> 1, 1559 --> 1, 1560 --> 1, 1559 --> 1, 1556 --> 1, 1556 --> 1, 1557 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1559 --> 1, 1558 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 519.859 --> 0.666667 (782 --> 0.5, 782 --> 0.5, 783.5 --> 0.5, 783 --> 0.5, 780 --> 0.5, 781.5 --> 0.5, 780 --> 0.5, 780.5 --> 0.5, 781.5 --> 0.5, 779.5 --> 0.5, 779.5 --> 0.5, 780 --> 0.5, 779.5 --> 0.5, 778 --> 0.5, 778 --> 0.5, 778.5 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 779.5 --> 0.5, 779 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.85939 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.42 sec (Real time) / 2.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.02 sec (Real time) / 9914.20 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9973.74 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 2.45426 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.41633/2 sec (0.040469/0 sec, 0.041118/0 sec, 0.039927/0 sec, 0.040135/0 sec, 0.041187/0 sec, 0.040339/0 sec, 0.040049/0 sec, 0.04028/0 sec, 0.040268/0 sec, 0.040988/0 sec, 0.040588/0 sec, 0.040566/0 sec, 0.040734/0 sec, 0.041999/0 sec, 0.040124/0 sec, 0.041905/0 sec, 0.042783/1 sec, 0.044246/0 sec, 0.041845/0 sec, 0.04134/0 sec, 0.041978/0 sec, 0.040779/0 sec, 0.041554/0 sec, 0.041499/0 sec, 0.043877/0 sec, 0.039881/0 sec, 0.043105/0 sec, 0.044196/0 sec, 0.023513/0 sec, 0.023251/0 sec, 0.023308/0 sec, 0.023595/0 sec, 0.024657/0 sec, 0.02767/0 sec, 0.028895/0 sec, 0.029387/0 sec, 0.032913/0 sec, 0.035142/0 sec, 0.034412/0 sec, 0.038718/0 sec, 0.040046/0 sec, 0.042985/0 sec, 0.046832/0 sec, 0.049948/1 sec, 0.0502/0 sec, 0.053755/0 sec, 0.056803/0 sec, 0.058059/0 sec, 0.059089/0 sec, 0.062475/0 sec, 0.06195/0 sec, 0.06392/0 sec, 0.065183/0 sec, 0.067919/0 sec, 0.06699/0 sec, 0.066952/0 sec )
[LOG] Nr of iterations: 84 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.916615/0 sec (0.031892/0.031892 sec, 0.032493/0.032493 sec, 0.032001/0.032001 sec, 0.032019/0.032019 sec, 0.033005/0.033005 sec, 0.032198/0.032198 sec, 0.031906/0.031906 sec, 0.032165/0.032165 sec, 0.03209/0.03209 sec, 0.032812/0.032812 sec, 0.032288/0.032288 sec, 0.032216/0.032216 sec, 0.032654/0.032654 sec, 0.032656/0.032656 sec, 0.031984/0.031984 sec, 0.0336/0.0336 sec, 0.032085/0.032085 sec, 0.035275/0.035275 sec, 0.032422/0.032422 sec, 0.032539/0.032539 sec, 0.032984/0.032984 sec, 0.031768/0.031768 sec, 0.033173/0.033173 sec, 0.032502/0.032502 sec, 0.033214/0.033214 sec, 0.031677/0.031677 sec, 0.035009/0.035009 sec, 0.035557/0.035557 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 1.23953/1 sec (0.001056/0.001056 sec, 0.001672/0.001672 sec, 0.001015/0.001015 sec, 0.00119/0.00119 sec, 0.001237/0.001237 sec, 0.001176/0.001176 sec, 0.001164/0.001164 sec, 0.001201/0.001201 sec, 0.00121/0.00121 sec, 0.001227/0.001227 sec, 0.001401/0.001401 sec, 0.001304/0.001304 sec, 0.00122/0.00122 sec, 0.002106/0.002106 sec, 0.001001/0.001001 sec, 0.001256/0.001256 sec, 0.003643/0.003643 sec, 0.001936/0.001936 sec, 0.002344/0.002344 sec, 0.001711/0.001711 sec, 0.001967/0.001967 sec, 0.002029/0.002029 sec, 0.001353/0.001353 sec, 0.002/0.002 sec, 0.003787/0.003787 sec, 0.001387/0.001387 sec, 0.001331/0.001331 sec, 0.001747/0.001747 sec, 0.021065/0.021065 sec, 0.020999/0.020999 sec, 0.021089/0.021089 sec, 0.021356/0.021356 sec, 0.022409/0.022409 sec, 0.025445/0.025445 sec, 0.026658/0.026658 sec, 0.02716/0.02716 sec, 0.030659/0.030659 sec, 0.032851/0.032851 sec, 0.032154/0.032154 sec, 0.036446/0.036446 sec, 0.037757/0.037757 sec, 0.040703/0.040703 sec, 0.04456/0.04456 sec, 0.04766/0.04766 sec, 0.04791/0.04791 sec, 0.051468/0.051468 sec, 0.054372/0.054372 sec, 0.055723/0.055723 sec, 0.056779/0.056779 sec, 0.060023/0.060023 sec, 0.059561/0.059561 sec, 0.061539/0.061539 sec, 0.062767/0.062767 sec, 0.065565/0.065565 sec, 0.064604/0.064604 sec, 0.064577/0.064577 sec )
[LOG] Total clause size reduction: 53009 --> 56 (1896 --> 1, 1896 --> 1, 1899 --> 1, 1898 --> 1, 1890 --> 1, 1893 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 631.06 --> 0.666667 (948 --> 0.5, 948 --> 0.5, 949.5 --> 0.5, 949 --> 0.5, 945 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.46617 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.08 sec (Real time) / 2.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9906.61 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9972.40 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 2.87343 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.82737/3 sec (0.044032/0 sec, 0.044029/0 sec, 0.04389/0 sec, 0.044324/0 sec, 0.044182/0 sec, 0.044768/0 sec, 0.043682/0 sec, 0.045284/0 sec, 0.044876/0 sec, 0.044042/0 sec, 0.04533/1 sec, 0.044399/0 sec, 0.045265/0 sec, 0.045993/0 sec, 0.045356/0 sec, 0.046926/0 sec, 0.0457/0 sec, 0.045234/0 sec, 0.044516/0 sec, 0.045511/0 sec, 0.044514/0 sec, 0.04298/0 sec, 0.045411/0 sec, 0.04406/0 sec, 0.044992/0 sec, 0.04649/0 sec, 0.046174/0 sec, 0.050783/0 sec, 0.044974/0 sec, 0.04396/0 sec, 0.025068/0 sec, 0.024536/0 sec, 0.024606/0 sec, 0.025126/1 sec, 0.027393/0 sec, 0.02851/0 sec, 0.030103/0 sec, 0.031573/0 sec, 0.033313/0 sec, 0.035887/0 sec, 0.036738/0 sec, 0.039985/0 sec, 0.042105/0 sec, 0.045706/0 sec, 0.048238/0 sec, 0.05065/0 sec, 0.053672/0 sec, 0.056674/0 sec, 0.059272/0 sec, 0.062197/0 sec, 0.064871/0 sec, 0.06545/0 sec, 0.065322/0 sec, 0.067617/0 sec, 0.068979/1 sec, 0.070171/0 sec, 0.070608/0 sec, 0.072695/0 sec, 0.072793/0 sec, 0.075835/0 sec )
[LOG] Nr of iterations: 90 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.04833/1 sec (0.034458/0.034458 sec, 0.034827/0.034827 sec, 0.034571/0.034571 sec, 0.034901/0.034901 sec, 0.034815/0.034815 sec, 0.035286/0.035286 sec, 0.034278/0.034278 sec, 0.035844/0.035844 sec, 0.035046/0.035046 sec, 0.034246/0.034246 sec, 0.035233/0.035233 sec, 0.034838/0.034838 sec, 0.034953/0.034953 sec, 0.035154/0.035154 sec, 0.035042/0.035042 sec, 0.034534/0.034534 sec, 0.034732/0.034732 sec, 0.034462/0.034462 sec, 0.034703/0.034703 sec, 0.035105/0.035105 sec, 0.034388/0.034388 sec, 0.033296/0.033296 sec, 0.034579/0.034579 sec, 0.034618/0.034618 sec, 0.034942/0.034942 sec, 0.034818/0.034818 sec, 0.035783/0.035783 sec, 0.040031/0.040031 sec, 0.033921/0.033921 sec, 0.034426/0.034426 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 1.45865/2 sec (0.001155/0.001155 sec, 0.001269/0.001269 sec, 0.001203/0.001203 sec, 0.001376/0.001376 sec, 0.001373/0.001373 sec, 0.001314/0.001314 sec, 0.001242/0.001242 sec, 0.001367/0.001367 sec, 0.001682/0.001682 sec, 0.001626/0.001626 sec, 0.002295/0.002295 sec, 0.001517/0.001517 sec, 0.002247/0.002247 sec, 0.003174/0.003174 sec, 0.002264/0.002264 sec, 0.004041/0.004041 sec, 0.00276/0.00276 sec, 0.002715/0.002715 sec, 0.001562/0.001562 sec, 0.001715/0.001715 sec, 0.002042/0.002042 sec, 0.00166/0.00166 sec, 0.002717/0.002717 sec, 0.001322/0.001322 sec, 0.001739/0.001739 sec, 0.00337/0.00337 sec, 0.002033/0.002033 sec, 0.002049/0.002049 sec, 0.002791/0.002791 sec, 0.001334/0.001334 sec, 0.022189/0.022189 sec, 0.022067/0.022067 sec, 0.022135/0.022135 sec, 0.022697/0.022697 sec, 0.024933/0.024933 sec, 0.026054/0.026054 sec, 0.027473/0.027473 sec, 0.029091/0.029091 sec, 0.030792/0.030792 sec, 0.033388/0.033388 sec, 0.034235/0.034235 sec, 0.037482/0.037482 sec, 0.039568/0.039568 sec, 0.043198/0.043198 sec, 0.045684/0.045684 sec, 0.048006/0.048006 sec, 0.051132/0.051132 sec, 0.054167/0.054167 sec, 0.056675/0.056675 sec, 0.059558/0.059558 sec, 0.062282/0.062282 sec, 0.062888/0.062888 sec, 0.062664/0.062664 sec, 0.065175/0.065175 sec, 0.066536/0.066536 sec, 0.067734/0.067734 sec, 0.068185/0.068185 sec, 0.070265/0.070265 sec, 0.070266/0.070266 sec, 0.073176/0.073176 sec )
[LOG] Total clause size reduction: 61549 --> 60 (2054 --> 1, 2054 --> 1, 2058 --> 1, 2057 --> 1, 2048 --> 1, 2051 --> 1, 2048 --> 1, 2049 --> 1, 2054 --> 1, 2050 --> 1, 2050 --> 1, 2051 --> 1, 2052 --> 1, 2049 --> 1, 2049 --> 1, 2049 --> 1, 2055 --> 1, 2051 --> 1, 2051 --> 1, 2052 --> 1, 2051 --> 1, 2048 --> 1, 2048 --> 1, 2049 --> 1, 2049 --> 1, 2046 --> 1, 2046 --> 1, 2047 --> 1, 2052 --> 1, 2051 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 683.878 --> 0.666667 (1027 --> 0.5, 1027 --> 0.5, 1029 --> 0.5, 1028.5 --> 0.5, 1024 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1027 --> 0.5, 1025 --> 0.5, 1025 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1027.5 --> 0.5, 1025.5 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1023 --> 0.5, 1023 --> 0.5, 1023.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.88719 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.57 sec (Real time) / 3.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9912.23 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9971.58 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 3.56188 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.50073/3 sec (0.050452/0 sec, 0.04962/0 sec, 0.049609/0 sec, 0.050143/0 sec, 0.049799/0 sec, 0.052235/0 sec, 0.051532/0 sec, 0.051392/0 sec, 0.050876/0 sec, 0.050286/0 sec, 0.047733/0 sec, 0.048165/0 sec, 0.048738/0 sec, 0.048361/0 sec, 0.05086/0 sec, 0.048668/1 sec, 0.050214/0 sec, 0.048881/0 sec, 0.052297/0 sec, 0.053518/0 sec, 0.051522/0 sec, 0.047884/0 sec, 0.048694/0 sec, 0.048733/0 sec, 0.049397/0 sec, 0.050402/0 sec, 0.053241/0 sec, 0.050745/0 sec, 0.051707/0 sec, 0.051264/0 sec, 0.051422/0 sec, 0.051366/0 sec, 0.02818/0 sec, 0.027878/0 sec, 0.027809/0 sec, 0.028839/0 sec, 0.029641/1 sec, 0.031962/0 sec, 0.033741/0 sec, 0.035151/0 sec, 0.037737/0 sec, 0.039324/0 sec, 0.041896/0 sec, 0.042674/0 sec, 0.04785/0 sec, 0.050381/0 sec, 0.054568/0 sec, 0.058371/0 sec, 0.061976/0 sec, 0.062945/0 sec, 0.068462/0 sec, 0.071628/0 sec, 0.07383/0 sec, 0.074874/0 sec, 0.078171/0 sec, 0.081252/1 sec, 0.085143/0 sec, 0.084776/0 sec, 0.086601/0 sec, 0.086394/0 sec, 0.086862/0 sec, 0.088694/0 sec, 0.091808/0 sec, 0.091558/0 sec )
[LOG] Nr of iterations: 96 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.21672/1 sec (0.037724/0.037724 sec, 0.037409/0.037409 sec, 0.037559/0.037559 sec, 0.038025/0.038025 sec, 0.037516/0.037516 sec, 0.039659/0.039659 sec, 0.039135/0.039135 sec, 0.038803/0.038803 sec, 0.038539/0.038539 sec, 0.037844/0.037844 sec, 0.036408/0.036408 sec, 0.036887/0.036887 sec, 0.037394/0.037394 sec, 0.036963/0.036963 sec, 0.038011/0.038011 sec, 0.037071/0.037071 sec, 0.03785/0.03785 sec, 0.037155/0.037155 sec, 0.039396/0.039396 sec, 0.038883/0.038883 sec, 0.03832/0.03832 sec, 0.036764/0.036764 sec, 0.037032/0.037032 sec, 0.038101/0.038101 sec, 0.038402/0.038402 sec, 0.038749/0.038749 sec, 0.037814/0.037814 sec, 0.037725/0.037725 sec, 0.039411/0.039411 sec, 0.038768/0.038768 sec, 0.037952/0.037952 sec, 0.038826/0.038826 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 2.1e-05/2.1e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 2.1e-05/2.1e-05 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 1.85726/2 sec (0.00137/0.00137 sec, 0.001615/0.001615 sec, 0.001434/0.001434 sec, 0.001621/0.001621 sec, 0.00177/0.00177 sec, 0.0017/0.0017 sec, 0.001618/0.001618 sec, 0.001708/0.001708 sec, 0.001693/0.001693 sec, 0.001688/0.001688 sec, 0.001516/0.001516 sec, 0.001683/0.001683 sec, 0.001719/0.001719 sec, 0.001612/0.001612 sec, 0.002956/0.002956 sec, 0.001614/0.001614 sec, 0.002427/0.002427 sec, 0.001623/0.001623 sec, 0.002846/0.002846 sec, 0.004397/0.004397 sec, 0.003487/0.003487 sec, 0.002021/0.002021 sec, 0.002241/0.002241 sec, 0.001561/0.001561 sec, 0.001865/0.001865 sec, 0.001759/0.001759 sec, 0.004813/0.004813 sec, 0.002544/0.002544 sec, 0.001905/0.001905 sec, 0.002174/0.002174 sec, 0.002766/0.002766 sec, 0.00225/0.00225 sec, 0.024748/0.024748 sec, 0.024789/0.024789 sec, 0.024666/0.024666 sec, 0.025775/0.025775 sec, 0.02649/0.02649 sec, 0.028722/0.028722 sec, 0.030463/0.030463 sec, 0.032162/0.032162 sec, 0.034389/0.034389 sec, 0.036248/0.036248 sec, 0.038474/0.038474 sec, 0.039546/0.039546 sec, 0.044692/0.044692 sec, 0.047365/0.047365 sec, 0.051487/0.051487 sec, 0.055351/0.055351 sec, 0.058823/0.058823 sec, 0.059889/0.059889 sec, 0.06537/0.06537 sec, 0.068543/0.068543 sec, 0.070697/0.070697 sec, 0.071805/0.071805 sec, 0.074953/0.074953 sec, 0.078056/0.078056 sec, 0.081921/0.081921 sec, 0.08139/0.08139 sec, 0.083214/0.083214 sec, 0.083189/0.083189 sec, 0.083674/0.083674 sec, 0.085456/0.085456 sec, 0.088478/0.088478 sec, 0.088443/0.088443 sec )
[LOG] Total clause size reduction: 80083 --> 64 (2505 --> 1, 2505 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2505 --> 1, 2507 --> 1, 2504 --> 1, 2504 --> 1, 2505 --> 1, 2505 --> 1, 2501 --> 1, 2501 --> 1, 2501 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2501 --> 1, 2498 --> 1, 2498 --> 1, 2499 --> 1, 2505 --> 1, 2502 --> 1, 2502 --> 1, 2501 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 834.198 --> 0.666667 (1252.5 --> 0.5, 1252.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1252.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1250.5 --> 0.5, 1249 --> 0.5, 1249 --> 0.5, 1249.5 --> 0.5, 1252.5 --> 0.5, 1251 --> 0.5, 1251 --> 0.5, 1250.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.57904 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.39 sec (Real time) / 4.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9917.65 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9972.44 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.004879 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003402/0 sec (0.001939/0 sec, 0.001463/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001548/0 sec (0.001544/0.001544 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.001315/0 sec (2.2e-05/2.2e-05 sec, 0.001293/0.001293 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005629 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.004041 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00259/0 sec (0.001403/0 sec, 0.001187/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001027/0 sec (0.001023/0.001023 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.001033/0 sec (2.1e-05/2.1e-05 sec, 0.001012/0.001012 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004731 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.009872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007785/0 sec (0.004797/0 sec, 0.002988/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.003825/0 sec (0.00382/0.00382 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.002666/0 sec (5.1e-05/5.1e-05 sec, 0.002615/0.002615 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011436 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.008991 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006845/0 sec (0.004198/0 sec, 0.002647/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.003222/0 sec (0.003217/0.003217 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.002326/0 sec (5.2e-05/5.2e-05 sec, 0.002274/0.002274 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010571 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.021632 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018243/0 sec (0.011398/0 sec, 0.006845/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.00909/0 sec (0.009084/0.009084 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0.00615/0 sec (0.000117/0.000117 sec, 0.006033/0.006033 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.025307 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.020032 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016548/0 sec (0.010244/0 sec, 0.006304/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.007957/0 sec (0.007951/0.007951 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0.005631/0 sec (0.000109/0.000109 sec, 0.005522/0.005522 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.023709 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.05377 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046963/0 sec (0.030101/0 sec, 0.016862/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.024387/0 sec (0.024375/0.024375 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.015386/0 sec (0.000246/0.000246 sec, 0.01514/0.01514 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.064179 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.051413 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04457/0 sec (0.02896/0 sec, 0.01561/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.022483/0 sec (0.022471/0.022471 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.014114/0 sec (0.000259/0.000259 sec, 0.013855/0.013855 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.062663 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.138806 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.123943/0 sec (0.081433/0 sec, 0.04251/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.064867/0 sec (0.064843/0.064843 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0.039001/0 sec (0.00056/0.00056 sec, 0.038441/0.038441 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.172576 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.137363 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.121834/0 sec (0.081163/0 sec, 0.040671/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.062877/0 sec (0.062848/0.062848 sec, 2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0.036893/0 sec (0.000626/0.000626 sec, 0.036267/0.036267 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.171125 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.003107 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001781/0 sec (0.000199/0 sec, 0.000161/0 sec, 0.000747/0 sec, 0.000101/0 sec, 9e-05/0 sec, 0.000483/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.000611/0 sec (1.2e-05/1.2e-05 sec, 1e-05/1e-05 sec, 0.000586/0.000586 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.0004/0 sec (0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec, 0.000386/0.000386 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.2 --> 0 (0 --> 0, 0 --> 0, 18 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003687 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.002389 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000985/0 sec (0.00015/0 sec, 0.000122/0 sec, 0.00046/0 sec, 8.5e-05/0 sec, 7.6e-05/0 sec, 9.2e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.000353/0 sec (1.2e-05/1.2e-05 sec, 9e-06/9e-06 sec, 0.00033/0.00033 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 2.1e-05/0 sec (0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.2 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002946 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.006688 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005008/0 sec (0.000391/0 sec, 0.000301/0 sec, 0.000297/0 sec, 0.000317/0 sec, 0.001842/0 sec, 0.000164/0 sec, 0.00015/0 sec, 0.000151/0 sec, 0.00015/0 sec, 0.001245/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001588/0 sec (1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 0.001536/0.001536 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.00111/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.4e-05/2.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001086/0.001086 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.5714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00749 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.004165 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002592/0 sec (0.000302/0 sec, 0.000232/0 sec, 0.000225/0 sec, 0.00023/0 sec, 0.000958/0 sec, 0.000134/0 sec, 0.000122/0 sec, 0.000122/0 sec, 0.000122/0 sec, 0.000145/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000778/0 sec (1.8e-05/1.8e-05 sec, 1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 0.000722/0.000722 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 10.2857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004921 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.014545 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012139/0 sec (0.000746/0 sec, 0.000606/0 sec, 0.000596/0 sec, 0.00061/0 sec, 0.000583/0 sec, 0.00059/0 sec, 0.003908/0 sec, 0.000293/0 sec, 0.000271/0 sec, 0.000269/0 sec, 0.000269/0 sec, 0.000269/0 sec, 0.000269/0 sec, 0.00286/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.003386/0 sec (1.7e-05/1.7e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 0.003292/0.003292 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.002627/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.5e-05/4.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002582/0.002582 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.8889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015836 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.008078 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006076/0 sec (0.000535/0 sec, 0.000421/0 sec, 0.000413/0 sec, 0.00043/0 sec, 0.000421/0 sec, 0.00042/0 sec, 0.001986/0 sec, 0.000221/0 sec, 0.000202/0 sec, 0.0002/0 sec, 0.0002/0 sec, 0.000199/0 sec, 0.000201/0 sec, 0.000227/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00164/0 sec (1.6e-05/1.6e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 0.001552/0.001552 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.3e-05/3.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 16.5556 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009114 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.029436 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.025667/0 sec (0.001335/0 sec, 0.001182/0 sec, 0.001198/0 sec, 0.00118/0 sec, 0.001195/0 sec, 0.001208/0 sec, 0.001175/0 sec, 0.001182/0 sec, 0.00785/0 sec, 0.00049/0 sec, 0.000461/0 sec, 0.000486/0 sec, 0.000458/0 sec, 0.00046/0 sec, 0.000459/0 sec, 0.000459/0 sec, 0.000458/0 sec, 0.004431/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.006783/0 sec (2.2e-05/2.2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 2.2e-05/2.2e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 0.006618/0.006618 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.004036/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.4e-05/7.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003962/0.003962 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 36.2727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03155 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.0161 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013077/0 sec (0.000893/0 sec, 0.000782/0 sec, 0.000781/0 sec, 0.000796/0 sec, 0.00079/0 sec, 0.000784/0 sec, 0.000783/0 sec, 0.000788/0 sec, 0.003725/0 sec, 0.000344/0 sec, 0.000345/0 sec, 0.000321/0 sec, 0.00032/0 sec, 0.00032/0 sec, 0.000318/0 sec, 0.000319/0 sec, 0.000319/0 sec, 0.000349/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.003036/0 sec (2.1e-05/2.1e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 0.002892/0.002892 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 7.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.1e-05/5.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01772 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.05579 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049558/0 sec (0.002159/0 sec, 0.001946/0 sec, 0.001987/0 sec, 0.00199/0 sec, 0.002092/0 sec, 0.002014/0 sec, 0.001973/0 sec, 0.00195/0 sec, 0.001949/0 sec, 0.001961/0 sec, 0.013251/0 sec, 0.000779/0 sec, 0.000722/0 sec, 0.000716/0 sec, 0.000722/0 sec, 0.000729/0 sec, 0.000723/0 sec, 0.000716/0 sec, 0.000722/0 sec, 0.000716/0 sec, 0.000729/0 sec, 0.009012/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.011485/0 sec (3e-05/3e-05 sec, 2.9e-05/2.9e-05 sec, 2.7e-05/2.7e-05 sec, 2.6e-05/2.6e-05 sec, 2.8e-05/2.8e-05 sec, 2.7e-05/2.7e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 0.011215/0.011215 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0.008396/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000115/0.000115 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008281/0.008281 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 49.7692 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.059405 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.030106 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025508/0 sec (0.001616/0 sec, 0.001346/0 sec, 0.001322/0 sec, 0.001332/0 sec, 0.001337/0 sec, 0.001374/0 sec, 0.001347/0 sec, 0.001335/0 sec, 0.001359/0 sec, 0.001362/0 sec, 0.006179/0 sec, 0.000547/0 sec, 0.000498/0 sec, 0.000502/0 sec, 0.000499/0 sec, 0.000506/0 sec, 0.000506/0 sec, 0.000502/0 sec, 0.0005/0 sec, 0.000494/0 sec, 0.000499/0 sec, 0.000546/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.005068/0 sec (2.6e-05/2.6e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.3e-05/2.3e-05 sec, 0.004825/0.004825 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 0.000105/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.9e-05/7.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 31.9231 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.032615 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.092203 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082698/1 sec (0.003233/0 sec, 0.003017/0 sec, 0.002985/0 sec, 0.002949/0 sec, 0.003001/0 sec, 0.002984/0 sec, 0.00299/0 sec, 0.002961/0 sec, 0.002966/0 sec, 0.00294/0 sec, 0.002939/0 sec, 0.002965/0 sec, 0.020285/0 sec, 0.001133/0 sec, 0.00105/0 sec, 0.001058/0 sec, 0.001044/0 sec, 0.001049/0 sec, 0.00106/0 sec, 0.001079/0 sec, 0.001087/0 sec, 0.001106/0 sec, 0.001112/1 sec, 0.001115/0 sec, 0.001102/0 sec, 0.013488/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.017673/0 sec (4.2e-05/4.2e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.6e-05/3.6e-05 sec, 3.5e-05/3.5e-05 sec, 3.4e-05/3.4e-05 sec, 3.2e-05/3.2e-05 sec, 3.4e-05/3.4e-05 sec, 3.1e-05/3.1e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 3.2e-05/3.2e-05 sec, 0.01725/0.01725 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0.012523/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000167/0.000167 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.012356/0.012356 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 63.9333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.097662 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.046177 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03986/0 sec (0.002182/0 sec, 0.001833/0 sec, 0.001788/0 sec, 0.001812/0 sec, 0.001815/0 sec, 0.001824/0 sec, 0.00183/0 sec, 0.001836/0 sec, 0.001808/0 sec, 0.001811/0 sec, 0.001881/0 sec, 0.00186/0 sec, 0.008779/0 sec, 0.000716/0 sec, 0.000668/0 sec, 0.000669/0 sec, 0.000676/0 sec, 0.000672/0 sec, 0.000666/0 sec, 0.000677/0 sec, 0.000664/0 sec, 0.000679/0 sec, 0.000664/0 sec, 0.000673/0 sec, 0.000664/0 sec, 0.000713/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.007228/0 sec (3.2e-05/3.2e-05 sec, 2.8e-05/2.8e-05 sec, 2.8e-05/2.8e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 0.006908/0.006908 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.000134/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000106/0.000106 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40.1333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.050067 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.13519 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.121323/0 sec (0.00472/0 sec, 0.004275/0 sec, 0.004166/0 sec, 0.004227/0 sec, 0.00429/0 sec, 0.004256/0 sec, 0.004388/0 sec, 0.004254/0 sec, 0.004247/0 sec, 0.004194/0 sec, 0.004154/0 sec, 0.004152/0 sec, 0.004108/0 sec, 0.004137/0 sec, 0.025701/0 sec, 0.001552/0 sec, 0.001456/0 sec, 0.001457/0 sec, 0.001449/0 sec, 0.00145/0 sec, 0.001443/0 sec, 0.00147/0 sec, 0.001447/0 sec, 0.001459/0 sec, 0.001445/0 sec, 0.001451/0 sec, 0.00145/0 sec, 0.001452/0 sec, 0.001459/0 sec, 0.015614/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.022047/0 sec (6e-05/6e-05 sec, 5.1e-05/5.1e-05 sec, 4.7e-05/4.7e-05 sec, 4.7e-05/4.7e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.2e-05/4.2e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 3.9e-05/3.9e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 0.021423/0.021423 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0.014361/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000226/0.000226 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.014135/0.014135 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 78.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.143294 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.076602 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06699/1 sec (0.003176/0 sec, 0.00273/0 sec, 0.002757/0 sec, 0.002746/0 sec, 0.002813/0 sec, 0.002855/0 sec, 0.002829/0 sec, 0.002829/0 sec, 0.002898/0 sec, 0.0028/0 sec, 0.00279/0 sec, 0.002766/0 sec, 0.002754/0 sec, 0.002789/0 sec, 0.013107/1 sec, 0.001039/0 sec, 0.000937/0 sec, 0.000922/0 sec, 0.000962/0 sec, 0.000944/0 sec, 0.000949/0 sec, 0.000946/0 sec, 0.000955/0 sec, 0.000944/0 sec, 0.000946/0 sec, 0.000938/0 sec, 0.000966/0 sec, 0.000945/0 sec, 0.000953/0 sec, 0.001005/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.010702/1 sec (4.1e-05/4.1e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 3.6e-05/3.6e-05 sec, 3.5e-05/3.5e-05 sec, 3.5e-05/3.5e-05 sec, 3.4e-05/3.4e-05 sec, 3.3e-05/3.3e-05 sec, 3.4e-05/3.4e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 3.2e-05/3.2e-05 sec, 0.010208/0.010208 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0.000187/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000149/0.000149 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.8e-05/3.8e-05 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 48.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.082007 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.197502 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.177856/0 sec (0.006156/0 sec, 0.00568/0 sec, 0.005792/0 sec, 0.005882/0 sec, 0.006001/0 sec, 0.005946/0 sec, 0.005998/0 sec, 0.00601/0 sec, 0.006127/0 sec, 0.006048/0 sec, 0.005954/0 sec, 0.00605/0 sec, 0.00645/0 sec, 0.006346/0 sec, 0.005922/0 sec, 0.005827/0 sec, 0.032398/0 sec, 0.002069/0 sec, 0.00189/0 sec, 0.001899/0 sec, 0.001882/0 sec, 0.00189/0 sec, 0.001884/0 sec, 0.001883/0 sec, 0.001897/0 sec, 0.001885/0 sec, 0.001895/0 sec, 0.001887/0 sec, 0.001897/0 sec, 0.001923/0 sec, 0.001892/0 sec, 0.001921/0 sec, 0.001893/0 sec, 0.018782/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.027347/0 sec (7.8e-05/7.8e-05 sec, 7e-05/7e-05 sec, 6.7e-05/6.7e-05 sec, 6.4e-05/6.4e-05 sec, 6.2e-05/6.2e-05 sec, 6.2e-05/6.2e-05 sec, 6e-05/6e-05 sec, 5.9e-05/5.9e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.5e-05/5.5e-05 sec, 6.4e-05/6.4e-05 sec, 6.1e-05/6.1e-05 sec, 6.1e-05/6.1e-05 sec, 5.5e-05/5.5e-05 sec, 5.5e-05/5.5e-05 sec, 0.026347/0.026347 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.017173/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000297/0.000297 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.016876/0.016876 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 93.4211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.208798 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.103685 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.091439/0 sec (0.003621/0 sec, 0.003253/0 sec, 0.003332/0 sec, 0.00334/0 sec, 0.003415/0 sec, 0.003454/0 sec, 0.003491/0 sec, 0.003478/0 sec, 0.003504/0 sec, 0.003472/0 sec, 0.003328/0 sec, 0.003468/0 sec, 0.003436/0 sec, 0.003414/0 sec, 0.003398/0 sec, 0.003451/0 sec, 0.01644/0 sec, 0.001268/0 sec, 0.001187/0 sec, 0.001183/0 sec, 0.00117/0 sec, 0.001175/0 sec, 0.001172/0 sec, 0.001177/0 sec, 0.001168/0 sec, 0.001185/0 sec, 0.00117/0 sec, 0.001177/0 sec, 0.001178/0 sec, 0.001176/0 sec, 0.001169/0 sec, 0.001184/0 sec, 0.001166/0 sec, 0.001239/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.013527/0 sec (4.8e-05/4.8e-05 sec, 4.1e-05/4.1e-05 sec, 4.2e-05/4.2e-05 sec, 4.1e-05/4.1e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.6e-05/3.6e-05 sec, 3.5e-05/3.5e-05 sec, 3.5e-05/3.5e-05 sec, 3.4e-05/3.4e-05 sec, 3.4e-05/3.4e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.4e-05/3.4e-05 sec, 0.012912/0.012912 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.00022/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000182/0.000182 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.8e-05/3.8e-05 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 57.0526 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.110899 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.288763 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.261701/0 sec (0.008276/0 sec, 0.00758/0 sec, 0.007429/0 sec, 0.007825/0 sec, 0.008322/0 sec, 0.008189/0 sec, 0.008303/0 sec, 0.008354/0 sec, 0.008648/0 sec, 0.008945/0 sec, 0.009796/0 sec, 0.01001/0 sec, 0.009713/0 sec, 0.008659/0 sec, 0.008553/0 sec, 0.008603/0 sec, 0.008579/0 sec, 0.008587/0 sec, 0.040606/0 sec, 0.002677/0 sec, 0.002451/0 sec, 0.00246/0 sec, 0.002457/0 sec, 0.00244/0 sec, 0.002454/0 sec, 0.002451/0 sec, 0.002444/0 sec, 0.002449/0 sec, 0.002457/0 sec, 0.002449/0 sec, 0.002459/0 sec, 0.002452/0 sec, 0.002445/0 sec, 0.002453/0 sec, 0.002456/0 sec, 0.002441/0 sec, 0.002448/0 sec, 0.022381/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.033238/0 sec (0.00012/0.00012 sec, 8.5e-05/8.5e-05 sec, 7.8e-05/7.8e-05 sec, 7.7e-05/7.7e-05 sec, 8.1e-05/8.1e-05 sec, 7.7e-05/7.7e-05 sec, 7.6e-05/7.6e-05 sec, 7.4e-05/7.4e-05 sec, 7.4e-05/7.4e-05 sec, 8.1e-05/8.1e-05 sec, 8.9e-05/8.9e-05 sec, 8.9e-05/8.9e-05 sec, 7.6e-05/7.6e-05 sec, 7.3e-05/7.3e-05 sec, 7.4e-05/7.4e-05 sec, 7.4e-05/7.4e-05 sec, 7.2e-05/7.2e-05 sec, 7.3e-05/7.3e-05 sec, 0.031779/0.031779 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.020292/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000386/0.000386 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.019906/0.019906 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 108.524 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.30446 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.149175 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.132478/0 sec (0.004829/0 sec, 0.004399/0 sec, 0.004304/0 sec, 0.00439/0 sec, 0.004605/0 sec, 0.004494/0 sec, 0.004511/0 sec, 0.004525/0 sec, 0.004631/0 sec, 0.004569/0 sec, 0.004577/0 sec, 0.004534/0 sec, 0.004739/0 sec, 0.004929/0 sec, 0.004826/0 sec, 0.004864/0 sec, 0.004546/0 sec, 0.004544/0 sec, 0.021127/0 sec, 0.001675/0 sec, 0.001496/0 sec, 0.001497/0 sec, 0.00148/0 sec, 0.001494/0 sec, 0.001491/0 sec, 0.001492/0 sec, 0.001474/0 sec, 0.0015/0 sec, 0.001471/0 sec, 0.001503/0 sec, 0.001472/0 sec, 0.001491/0 sec, 0.001485/0 sec, 0.001488/0 sec, 0.00148/0 sec, 0.001489/0 sec, 0.001472/0 sec, 0.001585/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.017353/0 sec (6.3e-05/6.3e-05 sec, 5.3e-05/5.3e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.7e-05/4.7e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.6e-05/4.6e-05 sec, 4.6e-05/4.6e-05 sec, 4.7e-05/4.7e-05 sec, 4.4e-05/4.4e-05 sec, 4e-05/4e-05 sec, 4.2e-05/4.2e-05 sec, 0.016496/0.016496 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0.000288/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000233/0.000233 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.5e-05/5.5e-05 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 65.6667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.158822 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.421202 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.383268/0 sec (0.011816/0 sec, 0.011232/0 sec, 0.011111/0 sec, 0.011014/0 sec, 0.011464/0 sec, 0.011497/0 sec, 0.011654/0 sec, 0.011725/0 sec, 0.0118/0 sec, 0.013042/0 sec, 0.012627/0 sec, 0.012111/0 sec, 0.012588/0 sec, 0.01253/0 sec, 0.012528/0 sec, 0.012401/0 sec, 0.012446/0 sec, 0.012438/0 sec, 0.012352/0 sec, 0.012481/0 sec, 0.051884/0 sec, 0.003437/0 sec, 0.003097/0 sec, 0.003114/0 sec, 0.003081/0 sec, 0.003109/0 sec, 0.003089/0 sec, 0.003105/0 sec, 0.003094/0 sec, 0.003128/0 sec, 0.003028/0 sec, 0.003062/0 sec, 0.00304/0 sec, 0.003067/0 sec, 0.003042/0 sec, 0.003082/0 sec, 0.003052/0 sec, 0.0032/0 sec, 0.003185/0 sec, 0.003202/0 sec, 0.003065/0 sec, 0.028248/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.041114/0 sec (0.000151/0.000151 sec, 0.000126/0.000126 sec, 0.000112/0.000112 sec, 0.000107/0.000107 sec, 0.000108/0.000108 sec, 0.000106/0.000106 sec, 0.000103/0.000103 sec, 9.9e-05/9.9e-05 sec, 0.000103/0.000103 sec, 0.000103/0.000103 sec, 0.000101/0.000101 sec, 0.0001/0.0001 sec, 9.9e-05/9.9e-05 sec, 0.0001/0.0001 sec, 9.7e-05/9.7e-05 sec, 9.7e-05/9.7e-05 sec, 9.7e-05/9.7e-05 sec, 9.6e-05/9.6e-05 sec, 9.7e-05/9.7e-05 sec, 0.0001/0.0001 sec, 0.038992/0.038992 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0.025621/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000476/0.000476 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.025145/0.025145 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 123.783 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.443022 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.226708 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.203383/1 sec (0.005933/0 sec, 0.005551/0 sec, 0.005644/0 sec, 0.005791/0 sec, 0.005671/0 sec, 0.005902/0 sec, 0.00575/0 sec, 0.006032/0 sec, 0.006223/0 sec, 0.006216/0 sec, 0.006134/0 sec, 0.006141/0 sec, 0.006159/0 sec, 0.006121/1 sec, 0.006092/0 sec, 0.006047/0 sec, 0.00604/0 sec, 0.005996/0 sec, 0.006021/0 sec, 0.006099/0 sec, 0.027452/0 sec, 0.002075/0 sec, 0.00195/0 sec, 0.001928/0 sec, 0.001948/0 sec, 0.001922/0 sec, 0.001913/0 sec, 0.001898/0 sec, 0.001902/0 sec, 0.001907/0 sec, 0.001936/0 sec, 0.001928/0 sec, 0.001922/0 sec, 0.001939/0 sec, 0.00195/0 sec, 0.001941/0 sec, 0.001932/0 sec, 0.001942/0 sec, 0.001973/0 sec, 0.002026/0 sec, 0.001997/0 sec, 0.017439/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.022318/1 sec (7.2e-05/7.2e-05 sec, 6.5e-05/6.5e-05 sec, 6.3e-05/6.3e-05 sec, 6.1e-05/6.1e-05 sec, 6.2e-05/6.2e-05 sec, 5.8e-05/5.8e-05 sec, 5.9e-05/5.9e-05 sec, 5.7e-05/5.7e-05 sec, 5.6e-05/5.6e-05 sec, 5.6e-05/5.6e-05 sec, 5.7e-05/5.7e-05 sec, 5.5e-05/5.5e-05 sec, 5.4e-05/5.4e-05 sec, 6.3e-05/6.3e-05 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 0.021148/0.021148 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.015695/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000295/0.000295 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0154/0.0154 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 74.3478 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.239409 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.568306 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.515537/1 sec (0.012938/0 sec, 0.012564/0 sec, 0.01287/0 sec, 0.013226/0 sec, 0.014554/0 sec, 0.01468/0 sec, 0.015402/0 sec, 0.017341/0 sec, 0.01613/0 sec, 0.016006/0 sec, 0.015467/0 sec, 0.015723/0 sec, 0.015513/0 sec, 0.015559/0 sec, 0.015962/0 sec, 0.015992/0 sec, 0.016132/0 sec, 0.015845/0 sec, 0.015784/0 sec, 0.01573/0 sec, 0.015692/1 sec, 0.01592/0 sec, 0.066374/0 sec, 0.004611/0 sec, 0.003821/0 sec, 0.00375/0 sec, 0.003688/0 sec, 0.00373/0 sec, 0.003709/0 sec, 0.003724/0 sec, 0.003688/0 sec, 0.003722/0 sec, 0.003693/0 sec, 0.003715/0 sec, 0.003679/0 sec, 0.00371/0 sec, 0.003676/0 sec, 0.003704/0 sec, 0.003687/0 sec, 0.003723/0 sec, 0.003699/0 sec, 0.003715/0 sec, 0.003695/0 sec, 0.003712/0 sec, 0.003693/0 sec, 0.031589/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.052587/0 sec (0.000151/0.000151 sec, 0.000133/0.000133 sec, 0.000128/0.000128 sec, 0.000129/0.000129 sec, 0.00013/0.00013 sec, 0.000127/0.000127 sec, 0.000144/0.000144 sec, 0.000138/0.000138 sec, 0.000123/0.000123 sec, 0.00012/0.00012 sec, 0.00012/0.00012 sec, 0.00012/0.00012 sec, 0.000119/0.000119 sec, 0.000114/0.000114 sec, 0.000112/0.000112 sec, 0.000118/0.000118 sec, 0.000112/0.000112 sec, 0.000115/0.000115 sec, 0.000112/0.000112 sec, 0.000113/0.000113 sec, 0.000114/0.000114 sec, 0.000116/0.000116 sec, 0.049856/0.049856 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0.028498/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000669/0.000669 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.027829/0.027829 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 139.16 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.596603 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.285576 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.257042/0 sec (0.007432/0 sec, 0.007028/0 sec, 0.00678/0 sec, 0.006982/0 sec, 0.007292/0 sec, 0.007343/0 sec, 0.007418/0 sec, 0.007557/0 sec, 0.007922/0 sec, 0.007925/0 sec, 0.007977/0 sec, 0.008022/0 sec, 0.008052/0 sec, 0.00808/0 sec, 0.008194/0 sec, 0.008179/0 sec, 0.007904/0 sec, 0.008182/0 sec, 0.008239/0 sec, 0.008197/0 sec, 0.008173/0 sec, 0.008266/0 sec, 0.034241/0 sec, 0.002469/0 sec, 0.00222/0 sec, 0.002245/0 sec, 0.002219/0 sec, 0.002246/0 sec, 0.002231/0 sec, 0.002232/0 sec, 0.002229/0 sec, 0.002233/0 sec, 0.002229/0 sec, 0.00224/0 sec, 0.002225/0 sec, 0.002245/0 sec, 0.002231/0 sec, 0.002233/0 sec, 0.002225/0 sec, 0.00223/0 sec, 0.002229/0 sec, 0.002236/0 sec, 0.002214/0 sec, 0.002237/0 sec, 0.002213/0 sec, 0.002346/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.027346/0 sec (9.2e-05/9.2e-05 sec, 7.8e-05/7.8e-05 sec, 7.5e-05/7.5e-05 sec, 7.4e-05/7.4e-05 sec, 7.1e-05/7.1e-05 sec, 7.2e-05/7.2e-05 sec, 6.9e-05/6.9e-05 sec, 7e-05/7e-05 sec, 7.2e-05/7.2e-05 sec, 7.1e-05/7.1e-05 sec, 7e-05/7e-05 sec, 7e-05/7e-05 sec, 6.7e-05/6.7e-05 sec, 7e-05/7e-05 sec, 7e-05/7e-05 sec, 7.1e-05/7.1e-05 sec, 7.1e-05/7.1e-05 sec, 7e-05/7e-05 sec, 7.6e-05/7.6e-05 sec, 7e-05/7e-05 sec, 7e-05/7e-05 sec, 6.9e-05/6.9e-05 sec, 0.025729/0.025729 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0.000421/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000354/0.000354 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.7e-05/6.7e-05 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 83.08 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.30198 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.772043 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.703273/0 sec (0.015773/0 sec, 0.015448/0 sec, 0.016233/0 sec, 0.017076/0 sec, 0.01742/0 sec, 0.019084/0 sec, 0.018616/0 sec, 0.019295/0 sec, 0.020177/0 sec, 0.02015/0 sec, 0.021109/0 sec, 0.020184/0 sec, 0.020871/0 sec, 0.020945/0 sec, 0.021473/0 sec, 0.021286/0 sec, 0.021096/0 sec, 0.021043/0 sec, 0.024647/0 sec, 0.023063/0 sec, 0.02056/0 sec, 0.020498/0 sec, 0.020526/0 sec, 0.02072/0 sec, 0.07732/0 sec, 0.005154/0 sec, 0.004628/0 sec, 0.004568/0 sec, 0.004571/0 sec, 0.004559/0 sec, 0.004588/0 sec, 0.004574/0 sec, 0.00457/0 sec, 0.004548/0 sec, 0.004571/0 sec, 0.004548/0 sec, 0.004562/0 sec, 0.004536/0 sec, 0.004555/0 sec, 0.004648/0 sec, 0.004558/0 sec, 0.004558/0 sec, 0.004558/0 sec, 0.004547/0 sec, 0.004558/0 sec, 0.004557/0 sec, 0.004574/0 sec, 0.004544/0 sec, 0.004559/0 sec, 0.038467/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.059956/0 sec (0.000174/0.000174 sec, 0.000157/0.000157 sec, 0.000158/0.000158 sec, 0.000151/0.000151 sec, 0.000154/0.000154 sec, 0.000152/0.000152 sec, 0.000149/0.000149 sec, 0.000147/0.000147 sec, 0.000146/0.000146 sec, 0.000146/0.000146 sec, 0.000144/0.000144 sec, 0.000143/0.000143 sec, 0.000143/0.000143 sec, 0.000143/0.000143 sec, 0.000146/0.000146 sec, 0.000142/0.000142 sec, 0.000138/0.000138 sec, 0.00014/0.00014 sec, 0.000163/0.000163 sec, 0.000137/0.000137 sec, 0.000136/0.000136 sec, 0.000138/0.000138 sec, 0.000138/0.000138 sec, 0.000139/0.000139 sec, 0.056402/0.056402 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0.034552/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000695/0.000695 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.033857/0.033857 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 154.63 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.807723 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.94 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.397131 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.359514/0 sec (0.009123/0 sec, 0.008442/0 sec, 0.008526/0 sec, 0.009116/0 sec, 0.009559/0 sec, 0.009324/0 sec, 0.009526/0 sec, 0.009724/0 sec, 0.009775/0 sec, 0.010244/0 sec, 0.010835/0 sec, 0.012134/0 sec, 0.012602/0 sec, 0.012496/0 sec, 0.012578/0 sec, 0.011242/0 sec, 0.011032/0 sec, 0.010794/0 sec, 0.011041/0 sec, 0.010951/0 sec, 0.011019/0 sec, 0.010974/0 sec, 0.010841/0 sec, 0.011021/0 sec, 0.039943/0 sec, 0.002808/0 sec, 0.002668/0 sec, 0.002656/0 sec, 0.002653/0 sec, 0.002633/0 sec, 0.002669/0 sec, 0.002657/0 sec, 0.002654/0 sec, 0.002648/0 sec, 0.002659/0 sec, 0.002655/0 sec, 0.002657/0 sec, 0.002651/0 sec, 0.002667/0 sec, 0.002662/0 sec, 0.002656/0 sec, 0.00266/0 sec, 0.002656/0 sec, 0.002632/0 sec, 0.002649/0 sec, 0.002654/0 sec, 0.002654/0 sec, 0.002639/0 sec, 0.002665/0 sec, 0.00279/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.031032/0 sec (0.000126/0.000126 sec, 9.4e-05/9.4e-05 sec, 9.4e-05/9.4e-05 sec, 9.4e-05/9.4e-05 sec, 9.4e-05/9.4e-05 sec, 8.8e-05/8.8e-05 sec, 9.1e-05/9.1e-05 sec, 8.8e-05/8.8e-05 sec, 9e-05/9e-05 sec, 8.9e-05/8.9e-05 sec, 0.000102/0.000102 sec, 0.000107/0.000107 sec, 0.000109/0.000109 sec, 0.000103/0.000103 sec, 0.000105/0.000105 sec, 8.9e-05/8.9e-05 sec, 8.8e-05/8.8e-05 sec, 8.9e-05/8.9e-05 sec, 8.9e-05/8.9e-05 sec, 8.6e-05/8.6e-05 sec, 8.8e-05/8.8e-05 sec, 8.6e-05/8.6e-05 sec, 8.5e-05/8.5e-05 sec, 8.5e-05/8.5e-05 sec, 0.028738/0.028738 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0.000486/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00041/0.00041 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.6e-05/7.6e-05 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 91.8519 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.418503 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.361504 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 97 new AND gates.
[LOG] Size before ABC: 115 AND gates.
[LOG] Size after ABC: 95 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.336045/0 sec (0.021207/0 sec, 0.024628/0 sec, 0.026892/0 sec, 0.030161/0 sec, 0.027446/0 sec, 0.021459/0 sec, 0.032716/0 sec, 0.031936/0 sec, 0.029468/0 sec, 0.028133/0 sec, 0.029576/0 sec, 0.032423/0 sec )
[LOG] Nr of iterations: 73 (8, 16, 6, 2, 6, 2, 7, 15, 5, 1, 4, 1 )
[LOG] Total clause computation time: 0.141258/0 sec (0.016984/0.016984 sec, 0.016417/0.016417 sec, 0.023528/0.023528 sec, 0.022959/0.022959 sec, 0.022069/0.022069 sec, 0.020371/0.020371 sec, 0.004044/0.004044 sec, 0.006437/0.006437 sec, 0.004486/0.004486 sec, 7e-06/7e-06 sec, 0.00233/0.00233 sec, 0.001626/0.001626 sec )
[LOG] Total clause minimization time: 0.184758/0 sec (0.00315/0.00315 sec, 0.00707/0.00707 sec, 0.002323/0.002323 sec, 0.006163/0.006163 sec, 0.004284/0.004284 sec, 0.000128/0.000128 sec, 0.028025/0.028025 sec, 0.024758/0.024758 sec, 0.024366/0.024366 sec, 0.027589/0.027589 sec, 0.026653/0.026653 sec, 0.030249/0.030249 sec )
[LOG] Total clause size reduction: 4182 --> 126 (966 --> 10, 1860 --> 33, 550 --> 12, 108 --> 0, 535 --> 10, 102 --> 1, 10 --> 10, 33 --> 32, 12 --> 12, 0 --> 0, 5 --> 5, 1 --> 1 )
[LOG] Average clause size reduction: 57.2877 --> 1.72603 (120.75 --> 1.25, 116.25 --> 2.0625, 91.6667 --> 2, 54 --> 0, 89.1667 --> 1.66667, 51 --> 0.5, 1.42857 --> 1.42857, 2.2 --> 2.13333, 2.4 --> 2.4, 0 --> 0, 1.25 --> 1.25, 1 --> 1 )
[LOG] Overall execution time: 0.363025 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 261 5 21 1 231
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 2.55038 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 164 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 164 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.47898/3 sec (0.062117/0 sec, 0.062784/1 sec, 0.064147/0 sec, 0.053327/0 sec, 0.05803/0 sec, 0.089091/0 sec, 0.049939/0 sec, 0.32844/0 sec, 0.261351/0 sec, 0.410025/1 sec, 0.210206/0 sec, 0.182924/0 sec, 0.296277/1 sec, 0.350321/0 sec )
[LOG] Nr of iterations: 121 (20, 17, 4, 4, 6, 12, 5, 14, 14, 3, 3, 4, 11, 4 )
[LOG] Total clause computation time: 0.671621/1 sec (0.03933/0.03933 sec, 0.04135/0.04135 sec, 0.046533/0.046533 sec, 0.038681/0.038681 sec, 0.042258/0.042258 sec, 0.057463/0.057463 sec, 0.046115/0.046115 sec, 0.009021/0.009021 sec, 0.189521/0.189521 sec, 0.004258/0.004258 sec, 0.140166/0.140166 sec, 0.001715/0.001715 sec, 0.011805/0.011805 sec, 0.003405/0.003405 sec )
[LOG] Total clause minimization time: 1.78388/2 sec (0.020695/0.020695 sec, 0.019361/0.019361 sec, 0.015829/0.015829 sec, 0.012699/0.012699 sec, 0.013911/0.013911 sec, 0.029629/0.029629 sec, 0.001929/0.001929 sec, 0.31803/0.31803 sec, 0.070249/0.070249 sec, 0.404475/0.404475 sec, 0.068717/0.068717 sec, 0.179869/0.179869 sec, 0.282828/0.282828 sec, 0.345664/0.345664 sec )
[LOG] Total clause size reduction: 9494 --> 268 (3363 --> 51, 2608 --> 50, 435 --> 4, 402 --> 5, 655 --> 10, 1419 --> 25, 496 --> 7, 31 --> 31, 39 --> 39, 4 --> 4, 5 --> 5, 5 --> 5, 25 --> 25, 7 --> 7 )
[LOG] Average clause size reduction: 78.4628 --> 2.21488 (168.15 --> 2.55, 153.412 --> 2.94118, 108.75 --> 1, 100.5 --> 1.25, 109.167 --> 1.66667, 118.25 --> 2.08333, 99.2 --> 1.4, 2.21429 --> 2.21429, 2.78571 --> 2.78571, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 1.25 --> 1.25, 2.27273 --> 2.27273, 1.75 --> 1.75 )
[LOG] Overall execution time: 2.55238 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.71 sec (Real time) / 2.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 370 6 24 1 333
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 19.4164 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 270 new AND gates.
[LOG] Size before ABC: 313 AND gates.
[LOG] Size after ABC: 268 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.2418/19 sec (0.146426/0 sec, 0.149587/0 sec, 0.088619/0 sec, 0.097937/0 sec, 0.090566/0 sec, 0.079907/0 sec, 1.87136/2 sec, 1.08844/1 sec, 0.060745/1 sec, 1.5422/1 sec, 0.527891/1 sec, 0.348956/0 sec, 2.76767/3 sec, 2.41514/2 sec, 3.0534/3 sec, 2.96503/3 sec, 0.758285/1 sec, 1.18968/1 sec )
[LOG] Nr of iterations: 171 (23, 22, 6, 6, 3, 6, 5, 22, 3, 19, 17, 5, 5, 2, 5, 4, 17, 1 )
[LOG] Total clause computation time: 3.26898/3 sec (0.08956/0.08956 sec, 0.084256/0.084256 sec, 0.058956/0.058956 sec, 0.06549/0.06549 sec, 0.057365/0.057365 sec, 0.069384/0.069384 sec, 0.089003/0.089003 sec, 1.00157/1.00157 sec, 0.055596/0.055596 sec, 0.045174/0.045174 sec, 0.03093/0.03093 sec, 0.016007/0.016007 sec, 0.016411/0.016411 sec, 0.607939/0.607939 sec, 0.031085/0.031085 sec, 0.576845/0.576845 sec, 0.363379/0.363379 sec, 0.010028/0.010028 sec )
[LOG] Total clause minimization time: 15.9233/16 sec (0.052927/0.052927 sec, 0.061408/0.061408 sec, 0.026541/0.026541 sec, 0.029293/0.029293 sec, 0.030036/0.030036 sec, 0.007442/0.007442 sec, 1.77923/1.77923 sec, 0.083068/0.083068 sec, 0.002112/0.002112 sec, 1.49465/1.49465 sec, 0.494583/0.494583 sec, 0.330954/0.330954 sec, 2.7493/2.7493 sec, 1.80519/1.80519 sec, 3.02017/3.02017 sec, 2.38617/2.38617 sec, 0.392444/0.392444 sec, 1.17774/1.17774 sec )
[LOG] Total clause size reduction: 15868 --> 492 (4752 --> 92, 4242 --> 93, 895 --> 8, 815 --> 7, 308 --> 3, 735 --> 11, 584 --> 7, 3045 --> 64, 280 --> 3, 70 --> 66, 64 --> 60, 8 --> 8, 7 --> 7, 3 --> 3, 11 --> 11, 7 --> 7, 41 --> 41, 1 --> 1 )
[LOG] Average clause size reduction: 92.7953 --> 2.87719 (206.609 --> 4, 192.818 --> 4.22727, 149.167 --> 1.33333, 135.833 --> 1.16667, 102.667 --> 1, 122.5 --> 1.83333, 116.8 --> 1.4, 138.409 --> 2.90909, 93.3333 --> 1, 3.68421 --> 3.47368, 3.76471 --> 3.52941, 1.6 --> 1.6, 1.4 --> 1.4, 1.5 --> 1.5, 2.2 --> 2.2, 1.75 --> 1.75, 2.41176 --> 2.41176, 1 --> 1 )
[LOG] Overall execution time: 19.4193 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.62 sec (Real time) / 19.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.80 sec (Real time) / 1.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 513 7 27 1 472
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 140.34 sec CPU time.
[LOG] Relation determinization time: 141 sec real time.
[LOG] Final circuit size: 360 new AND gates.
[LOG] Size before ABC: 410 AND gates.
[LOG] Size after ABC: 359 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 139.882/140 sec (0.415086/0 sec, 0.670191/1 sec, 0.298782/0 sec, 0.259782/0 sec, 0.277857/1 sec, 0.272451/0 sec, 0.310014/0 sec, 0.723479/1 sec, 0.785986/1 sec, 0.224396/0 sec, 20.7677/21 sec, 15.8755/16 sec, 17.7273/17 sec, 18.5758/19 sec, 1.67182/2 sec, 17.7823/17 sec, 22.2178/23 sec, 1.85706/2 sec, 1.50164/1 sec, 17.6669/18 sec )
[LOG] Nr of iterations: 238 (24, 27, 6, 4, 10, 10, 13, 15, 22, 3, 22, 23, 4, 3, 9, 9, 9, 5, 19, 1 )
[LOG] Total clause computation time: 12.9296/12 sec (0.332937/0.332937 sec, 0.299735/0.299735 sec, 0.237254/0.237254 sec, 0.21525/0.21525 sec, 0.2503/0.2503 sec, 0.207361/0.207361 sec, 0.249572/0.249572 sec, 0.641826/0.641826 sec, 0.618274/0.618274 sec, 0.215766/0.215766 sec, 2.41963/2.41963 sec, 1.09416/1.09416 sec, 0.061223/0.061223 sec, 1.10047/1.10047 sec, 0.064145/0.064145 sec, 0.049979/0.049979 sec, 4.1603/4.1603 sec, 0.049779/0.049779 sec, 0.620173/0.620173 sec, 0.041427/0.041427 sec )
[LOG] Total clause minimization time: 126.844/128 sec (0.07587/0.07587 sec, 0.363655/0.363655 sec, 0.055532/0.055532 sec, 0.039174/0.039174 sec, 0.021757/0.021757 sec, 0.059291/0.059291 sec, 0.054483/0.054483 sec, 0.075245/0.075245 sec, 0.160488/0.160488 sec, 0.002903/0.002903 sec, 18.3428/18.3428 sec, 14.7759/14.7759 sec, 17.6618/17.6618 sec, 17.4708/17.4708 sec, 1.60316/1.60316 sec, 17.7273/17.7273 sec, 18.0531/18.0531 sec, 1.80312/1.80312 sec, 0.876513/0.876513 sec, 17.6215/17.6215 sec )
[LOG] Total clause size reduction: 25887 --> 677 (6049 --> 76, 6422 --> 109, 1065 --> 8, 603 --> 4, 1782 --> 17, 1584 --> 19, 2004 --> 44, 2324 --> 50, 3444 --> 67, 322 --> 4, 70 --> 70, 85 --> 79, 5 --> 5, 4 --> 4, 17 --> 17, 19 --> 19, 24 --> 21, 8 --> 8, 55 --> 55, 1 --> 1 )
[LOG] Average clause size reduction: 108.769 --> 2.84454 (252.042 --> 3.16667, 237.852 --> 4.03704, 177.5 --> 1.33333, 150.75 --> 1, 178.2 --> 1.7, 158.4 --> 1.9, 154.154 --> 3.38462, 154.933 --> 3.33333, 156.545 --> 3.04545, 107.333 --> 1.33333, 3.18182 --> 3.18182, 3.69565 --> 3.43478, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.88889 --> 1.88889, 2.11111 --> 2.11111, 2.66667 --> 2.33333, 1.6 --> 1.6, 2.89474 --> 2.89474, 1 --> 1 )
[LOG] Overall execution time: 140.345 sec CPU time.
[LOG] Overall execution time: 141 sec real time.
Synthesis time: 140.77 sec (Real time) / 139.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.84 sec (Real time) / 1.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 649 8 30 1 602
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 286.283 sec CPU time.
[LOG] Relation determinization time: 287 sec real time.
[LOG] Final circuit size: 663 new AND gates.
[LOG] Size before ABC: 826 AND gates.
[LOG] Size after ABC: 662 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 285.376/286 sec (0.4466/0 sec, 0.458772/1 sec, 0.745682/1 sec, 0.451694/0 sec, 0.796421/1 sec, 1.88785/2 sec, 0.933649/1 sec, 1.10667/1 sec, 2.12963/2 sec, 21.0743/21 sec, 2.78391/3 sec, 19.8196/20 sec, 17.6386/17 sec, 24.1801/24 sec, 20.087/21 sec, 23.3452/23 sec, 24.3502/24 sec, 19.722/20 sec, 25.0235/25 sec, 27.6523/28 sec, 19.9669/20 sec, 2.29951/2 sec, 2.49041/3 sec, 25.985/26 sec )
[LOG] Nr of iterations: 455 (8, 5, 34, 11, 10, 11, 11, 17, 43, 49, 36, 11, 7, 1, 27, 10, 9, 5, 6, 16, 40, 44, 35, 9 )
[LOG] Total clause computation time: 17.9115/16 sec (0.429824/0.429824 sec, 0.4376/0.4376 sec, 0.561305/0.561305 sec, 0.392192/0.392192 sec, 0.368832/0.368832 sec, 1.77999/1.77999 sec, 0.30894/0.30894 sec, 0.393144/0.393144 sec, 1.12588/1.12588 sec, 2.8136/2.8136 sec, 0.457663/0.457663 sec, 0.446679/0.446679 sec, 0.156601/0.156601 sec, 0.952836/0.952836 sec, 0.167911/0.167911 sec, 0.124842/0.124842 sec, 2.061/2.061 sec, 0.076244/0.076244 sec, 1.95612/1.95612 sec, 1.12607/1.12607 sec, 0.399643/0.399643 sec, 0.212807/0.212807 sec, 0.722774/0.722774 sec, 0.439041/0.439041 sec )
[LOG] Total clause minimization time: 267.25/270 sec (0.008811/0.008811 sec, 0.012803/0.012803 sec, 0.173052/0.173052 sec, 0.051166/0.051166 sec, 0.419342/0.419342 sec, 0.099738/0.099738 sec, 0.616009/0.616009 sec, 0.704021/0.704021 sec, 0.992164/0.992164 sec, 18.2462/18.2462 sec, 2.31529/2.31529 sec, 19.3641/19.3641 sec, 17.4752/17.4752 sec, 23.2206/23.2206 sec, 19.907/19.907 sec, 23.2125/23.2125 sec, 22.2824/22.2824 sec, 19.6387/19.6387 sec, 23.0605/23.0605 sec, 26.5182/26.5182 sec, 19.5564/19.5564 sec, 2.07626/2.07626 sec, 1.75898/1.75898 sec, 25.54/25.54 sec )
[LOG] Total clause size reduction: 49545 --> 1547 (2296 --> 12, 1244 --> 12, 8811 --> 124, 2520 --> 22, 2151 --> 15, 2240 --> 21, 2260 --> 18, 3168 --> 74, 7812 --> 208, 8448 --> 239, 6125 --> 96, 1740 --> 27, 12 --> 12, 1 --> 1, 79 --> 78, 22 --> 21, 15 --> 15, 7 --> 7, 9 --> 8, 74 --> 74, 190 --> 170, 202 --> 179, 96 --> 91, 23 --> 23 )
[LOG] Average clause size reduction: 108.89 --> 3.4 (287 --> 1.5, 248.8 --> 2.4, 259.147 --> 3.64706, 229.091 --> 2, 215.1 --> 1.5, 203.636 --> 1.90909, 205.455 --> 1.63636, 186.353 --> 4.35294, 181.674 --> 4.83721, 172.408 --> 4.87755, 170.139 --> 2.66667, 158.182 --> 2.45455, 1.71429 --> 1.71429, 1 --> 1, 2.92593 --> 2.88889, 2.2 --> 2.1, 1.66667 --> 1.66667, 1.4 --> 1.4, 1.5 --> 1.33333, 4.625 --> 4.625, 4.75 --> 4.25, 4.59091 --> 4.06818, 2.74286 --> 2.6, 2.55556 --> 2.55556 )
[LOG] Overall execution time: 286.289 sec CPU time.
[LOG] Overall execution time: 287 sec real time.
Synthesis time: 286.74 sec (Real time) / 284.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.70 sec (Real time) / 3.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1000 9 33 1 947
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 405.745 sec CPU time.
[LOG] Relation determinization time: 406 sec real time.
[LOG] Final circuit size: 773 new AND gates.
[LOG] Size before ABC: 964 AND gates.
[LOG] Size after ABC: 773 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 404.514/405 sec (0.516999/0 sec, 0.534388/1 sec, 1.08663/1 sec, 1.40301/1 sec, 0.626238/1 sec, 0.654749/1 sec, 1.38526/1 sec, 0.628468/1 sec, 16.969/17 sec, 2.72284/2 sec, 21.9998/23 sec, 3.27932/3 sec, 19.3046/19 sec, 27.1665/27 sec, 22.0913/22 sec, 35.2238/36 sec, 37.8047/38 sec, 32.9073/33 sec, 23.077/23 sec, 28.894/29 sec, 23.2777/23 sec, 26.979/27 sec, 22.7842/23 sec, 24.05/24 sec, 3.87228/4 sec, 25.2747/25 sec )
[LOG] Nr of iterations: 537 (3, 5, 48, 11, 9, 9, 10, 4, 51, 39, 44, 49, 8, 2, 2, 41, 10, 8, 7, 8, 3, 39, 35, 42, 44, 6 )
[LOG] Total clause computation time: 27.15/28 sec (0.504742/0.504742 sec, 0.513987/0.513987 sec, 0.536653/0.536653 sec, 0.527165/0.527165 sec, 0.493864/0.493864 sec, 0.497206/0.497206 sec, 0.476746/0.476746 sec, 0.53237/0.53237 sec, 1.1111/1.1111 sec, 0.59142/0.59142 sec, 1.00908/1.00908 sec, 1.87169/1.87169 sec, 1.02423/1.02423 sec, 0.178733/0.178733 sec, 4.07593/4.07593 sec, 4.49284/4.49284 sec, 0.216302/0.216302 sec, 0.141998/0.141998 sec, 2.36025/2.36025 sec, 0.162828/0.162828 sec, 0.09622/0.09622 sec, 2.49414/2.49414 sec, 1.71782/1.71782 sec, 0.486698/0.486698 sec, 0.702891/0.702891 sec, 0.333127/0.333127 sec )
[LOG] Total clause minimization time: 377.043/374 sec (0.002162/0.002162 sec, 0.010602/0.010602 sec, 0.537802/0.537802 sec, 0.865165/0.865165 sec, 0.120719/0.120719 sec, 0.145069/0.145069 sec, 0.897893/0.897893 sec, 0.085994/0.085994 sec, 15.8394/15.8394 sec, 2.11666/2.11666 sec, 20.9713/20.9713 sec, 1.38813/1.38813 sec, 18.2689/18.2689 sec, 26.9807/26.9807 sec, 18.0073/18.0073 sec, 30.7162/30.7162 sec, 37.5775/37.5775 sec, 32.756/32.756 sec, 20.707/20.707 sec, 28.7211/28.7211 sec, 23.1711/23.1711 sec, 24.469/24.469 sec, 21.0513/21.0513 sec, 23.5463/23.5463 sec, 3.15636/3.15636 sec, 24.9335/24.9335 sec )
[LOG] Total clause size reduction: 64911 --> 1984 (742 --> 4, 1400 --> 8, 13771 --> 202, 2830 --> 17, 2152 --> 13, 2040 --> 14, 2178 --> 17, 699 --> 6, 11500 --> 248, 8018 --> 168, 8213 --> 219, 9120 --> 232, 1323 --> 22, 4 --> 4, 2 --> 2, 149 --> 134, 17 --> 17, 13 --> 13, 11 --> 11, 14 --> 13, 6 --> 6, 156 --> 148, 136 --> 127, 208 --> 137, 192 --> 185, 17 --> 17 )
[LOG] Average clause size reduction: 120.877 --> 3.6946 (247.333 --> 1.33333, 280 --> 1.6, 286.896 --> 4.20833, 257.273 --> 1.54545, 239.111 --> 1.44444, 226.667 --> 1.55556, 217.8 --> 1.7, 174.75 --> 1.5, 225.49 --> 4.86275, 205.59 --> 4.30769, 186.659 --> 4.97727, 186.122 --> 4.73469, 165.375 --> 2.75, 2 --> 2, 1 --> 1, 3.63415 --> 3.26829, 1.7 --> 1.7, 1.625 --> 1.625, 1.57143 --> 1.57143, 1.75 --> 1.625, 2 --> 2, 4 --> 3.79487, 3.88571 --> 3.62857, 4.95238 --> 3.2619, 4.36364 --> 4.20455, 2.83333 --> 2.83333 )
[LOG] Overall execution time: 405.753 sec CPU time.
[LOG] Overall execution time: 406 sec real time.
Synthesis time: 406.60 sec (Real time) / 402.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.85 sec (Real time) / 4.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1154 10 35 1 1096
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 376.558 sec CPU time.
[LOG] Relation determinization time: 377 sec real time.
[LOG] Final circuit size: 1064 new AND gates.
[LOG] Size before ABC: 1337 AND gates.
[LOG] Size after ABC: 1062 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 374.985/376 sec (0.714508/1 sec, 0.645444/0 sec, 1.38736/2 sec, 1.20273/1 sec, 1.2778/1 sec, 1.424/2 sec, 1.233/1 sec, 0.718411/1 sec, 2.35437/2 sec, 1.44113/1 sec, 3.41182/4 sec, 3.76276/4 sec, 3.66555/3 sec, 23.8837/24 sec, 38.0325/38 sec, 16.5675/17 sec, 18.2155/18 sec, 16.4185/17 sec, 13.8534/13 sec, 8.47527/9 sec, 24.193/24 sec, 43.1767/43 sec, 50.2011/51 sec, 23.4678/23 sec, 17.873/18 sec, 19.7938/20 sec, 15.7654/16 sec, 21.829/22 sec )
[LOG] Nr of iterations: 666 (2, 2, 36, 12, 14, 17, 11, 5, 49, 12, 47, 71, 64, 11, 1, 1, 28, 8, 9, 16, 8, 4, 47, 10, 42, 69, 61, 9 )
[LOG] Total clause computation time: 57.3639/54 sec (0.69916/0.69916 sec, 0.632269/0.632269 sec, 0.603707/0.603707 sec, 0.566143/0.566143 sec, 1.09772/1.09772 sec, 0.610884/0.610884 sec, 0.545553/0.545553 sec, 0.54326/0.54326 sec, 0.702453/0.702453 sec, 0.611062/0.611062 sec, 1.6637/1.6637 sec, 2.06925/2.06925 sec, 1.21015/1.21015 sec, 1.48924/1.48924 sec, 0.284801/0.284801 sec, 0.486163/0.486163 sec, 0.197087/0.197087 sec, 0.211887/0.211887 sec, 0.927289/0.927289 sec, 3.77434/3.77434 sec, 0.172011/0.172011 sec, 16.1194/16.1194 sec, 15.7673/15.7673 sec, 0.119679/0.119679 sec, 0.789282/0.789282 sec, 1.07756/1.07756 sec, 1.76094/1.76094 sec, 2.63169/2.63169 sec )
[LOG] Total clause minimization time: 317.231/321 sec (0.002889/0.002889 sec, 0.001782/0.001782 sec, 0.768974/0.768974 sec, 0.623876/0.623876 sec, 0.167168/0.167168 sec, 0.800926/0.800926 sec, 0.67405/0.67405 sec, 0.163184/0.163184 sec, 1.63584/1.63584 sec, 0.816839/0.816839 sec, 1.72964/1.72964 sec, 1.66775/1.66775 sec, 2.42827/2.42827 sec, 22.3797/22.3797 sec, 37.7389/37.7389 sec, 16.0716/16.0716 sec, 18.0061/18.0061 sec, 16.1967/16.1967 sec, 12.9159/12.9159 sec, 4.68904/4.68904 sec, 24.0112/24.0112 sec, 27.0452/27.0452 sec, 34.4197/34.4197 sec, 23.3381/23.3381 sec, 17.0694/17.0694 sec, 18.6969/18.6969 sec, 13.9852/13.9852 sec, 19.1866/19.1866 sec )
[LOG] Total clause size reduction: 84642 --> 2559 (413 --> 2, 388 --> 1, 11235 --> 116, 3421 --> 21, 3861 --> 33, 4480 --> 40, 2770 --> 15, 1012 --> 6, 12240 --> 229, 2552 --> 16, 11224 --> 237, 14630 --> 354, 13104 --> 306, 2070 --> 28, 2 --> 2, 1 --> 1, 75 --> 75, 12 --> 12, 11 --> 11, 40 --> 39, 11 --> 11, 6 --> 6, 217 --> 211, 14 --> 14, 195 --> 185, 345 --> 298, 289 --> 266, 24 --> 24 )
[LOG] Average clause size reduction: 127.09 --> 3.84234 (206.5 --> 1, 194 --> 0.5, 312.083 --> 3.22222, 285.083 --> 1.75, 275.786 --> 2.35714, 263.529 --> 2.35294, 251.818 --> 1.36364, 202.4 --> 1.2, 249.796 --> 4.67347, 212.667 --> 1.33333, 238.809 --> 5.04255, 206.056 --> 4.98592, 204.75 --> 4.78125, 188.182 --> 2.54545, 2 --> 2, 1 --> 1, 2.67857 --> 2.67857, 1.5 --> 1.5, 1.22222 --> 1.22222, 2.5 --> 2.4375, 1.375 --> 1.375, 1.5 --> 1.5, 4.61702 --> 4.48936, 1.4 --> 1.4, 4.64286 --> 4.40476, 5 --> 4.31884, 4.7377 --> 4.36066, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 376.567 sec CPU time.
[LOG] Overall execution time: 377 sec real time.
Synthesis time: 377.38 sec (Real time) / 371.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.37 sec (Real time) / 8.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1485 11 37 1 1425
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 677.025 sec CPU time.
[LOG] Relation determinization time: 678 sec real time.
[LOG] Final circuit size: 1128 new AND gates.
[LOG] Size before ABC: 1353 AND gates.
[LOG] Size after ABC: 1128 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 671.319/673 sec (1.57446/2 sec, 1.28629/1 sec, 3.97197/4 sec, 3.04035/3 sec, 2.93314/3 sec, 2.81003/3 sec, 2.94913/3 sec, 2.83085/3 sec, 168.44/168 sec, 2.88661/3 sec, 46.3859/47 sec, 2.73682/2 sec, 7.50194/8 sec, 7.64806/8 sec, 7.81473/7 sec, 27.5188/28 sec, 23.4445/24 sec, 29.5851/29 sec, 29.4902/30 sec, 20.2467/20 sec, 28.2858/28 sec, 25.3891/26 sec, 50.4811/50 sec, 33.0832/33 sec, 10.4547/11 sec, 21.6635/22 sec, 52.9448/53 sec, 13.9811/14 sec, 19.1892/19 sec, 20.7512/21 sec )
[LOG] Nr of iterations: 698 (4, 5, 46, 11, 7, 6, 11, 13, 47, 6, 48, 9, 95, 43, 23, 3, 2, 41, 9, 6, 5, 8, 12, 44, 5, 45, 5, 92, 27, 20 )
[LOG] Total clause computation time: 43.4333/46 sec (1.52944/1.52944 sec, 1.21964/1.21964 sec, 1.52831/1.52831 sec, 1.17017/1.17017 sec, 1.05084/1.05084 sec, 0.887476/0.887476 sec, 0.964474/0.964474 sec, 1.04025/1.04025 sec, 2.27148/2.27148 sec, 1.02404/1.02404 sec, 3.14668/3.14668 sec, 1.04936/1.04936 sec, 4.0926/4.0926 sec, 2.17237/2.17237 sec, 1.91195/1.91195 sec, 1.49607/1.49607 sec, 2.26479/2.26479 sec, 0.52744/0.52744 sec, 1.21524/1.21524 sec, 0.401693/0.401693 sec, 0.359731/0.359731 sec, 0.472647/0.472647 sec, 0.346595/0.346595 sec, 2.64976/2.64976 sec, 0.29358/0.29358 sec, 2.8549/2.8549 sec, 1.02654/1.02654 sec, 2.75915/2.75915 sec, 0.723745/0.723745 sec, 0.982363/0.982363 sec )
[LOG] Total clause minimization time: 626.925/625 sec (0.017737/0.017737 sec, 0.030495/0.030495 sec, 2.39874/2.39874 sec, 1.83676/1.83676 sec, 1.85411/1.85411 sec, 1.89328/1.89328 sec, 1.95444/1.95444 sec, 1.76065/1.76065 sec, 166.129/166.129 sec, 1.83471/1.83471 sec, 43.1995/43.1995 sec, 1.6537/1.6537 sec, 3.346/3.346 sec, 5.43258/5.43258 sec, 5.86816/5.86816 sec, 26.0028/26.0028 sec, 21.1566/21.1566 sec, 29.0229/29.0229 sec, 28.2506/28.2506 sec, 19.8225/19.8225 sec, 27.9025/27.9025 sec, 24.8944/24.8944 sec, 50.1107/50.1107 sec, 30.3961/30.3961 sec, 10.1391/10.1391 sec, 18.7734/18.7734 sec, 51.8956/51.8956 sec, 11.1757/11.1757 sec, 18.4315/18.4315 sec, 19.741/19.741 sec )
[LOG] Total clause size reduction: 101351 --> 2742 (1389 --> 6, 1736 --> 11, 16515 --> 193, 3550 --> 21, 2118 --> 8, 1675 --> 7, 3130 --> 20, 3684 --> 20, 13156 --> 239, 1360 --> 7, 12831 --> 226, 1976 --> 15, 21996 --> 578, 9786 --> 180, 5104 --> 74, 6 --> 6, 3 --> 3, 149 --> 145, 15 --> 15, 8 --> 8, 7 --> 7, 14 --> 14, 20 --> 20, 214 --> 210, 7 --> 7, 200 --> 196, 8 --> 8, 553 --> 374, 82 --> 65, 59 --> 59 )
[LOG] Average clause size reduction: 145.202 --> 3.92837 (347.25 --> 1.5, 347.2 --> 2.2, 359.022 --> 4.19565, 322.727 --> 1.90909, 302.571 --> 1.14286, 279.167 --> 1.16667, 284.545 --> 1.81818, 283.385 --> 1.53846, 279.915 --> 5.08511, 226.667 --> 1.16667, 267.312 --> 4.70833, 219.556 --> 1.66667, 231.537 --> 6.08421, 227.581 --> 4.18605, 221.913 --> 3.21739, 2 --> 2, 1.5 --> 1.5, 3.63415 --> 3.53659, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.4 --> 1.4, 1.75 --> 1.75, 1.66667 --> 1.66667, 4.86364 --> 4.77273, 1.4 --> 1.4, 4.44444 --> 4.35556, 1.6 --> 1.6, 6.01087 --> 4.06522, 3.03704 --> 2.40741, 2.95 --> 2.95 )
[LOG] Overall execution time: 677.044 sec CPU time.
[LOG] Overall execution time: 678 sec real time.
Synthesis time: 678.19 sec (Real time) / 666.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.97 sec (Real time) / 5.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1601 12 40 1 1534
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 520.026 sec CPU time.
[LOG] Relation determinization time: 521 sec real time.
[LOG] Final circuit size: 1290 new AND gates.
[LOG] Size before ABC: 1524 AND gates.
[LOG] Size after ABC: 1290 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 518.121/519 sec (0.723199/1 sec, 0.727855/1 sec, 1.73379/1 sec, 1.52836/2 sec, 1.4581/1 sec, 1.58738/2 sec, 1.78327/2 sec, 1.53262/1 sec, 3.17909/3 sec, 1.82439/2 sec, 4.10857/4 sec, 2.24314/3 sec, 13.3241/13 sec, 28.417/28 sec, 33.6882/34 sec, 27.7355/28 sec, 29.7484/30 sec, 7.51349/7 sec, 20.9556/21 sec, 17.8452/18 sec, 17.3947/18 sec, 30.5206/30 sec, 22.681/23 sec, 16.7206/17 sec, 27.9424/28 sec, 23.1529/23 sec, 18.7713/19 sec, 29.9999/30 sec, 5.84693/5 sec, 28.1313/29 sec, 26.2365/26 sec, 18.8075/19 sec, 23.513/23 sec, 26.7457/27 sec )
[LOG] Nr of iterations: 819 (6, 7, 43, 14, 12, 8, 9, 19, 62, 10, 60, 14, 3, 99, 33, 39, 12, 5, 5, 40, 13, 6, 7, 7, 18, 61, 7, 59, 12, 2, 55, 31, 30, 11 )
[LOG] Total clause computation time: 34.0368/39 sec (0.674906/0.674906 sec, 0.685198/0.685198 sec, 0.687783/0.687783 sec, 0.831759/0.831759 sec, 0.607842/0.607842 sec, 0.705833/0.705833 sec, 0.70652/0.70652 sec, 0.828623/0.828623 sec, 0.944594/0.944594 sec, 0.612427/0.612427 sec, 1.09053/1.09053 sec, 0.680102/0.680102 sec, 0.656543/0.656543 sec, 7.12224/7.12224 sec, 1.49837/1.49837 sec, 1.45128/1.45128 sec, 1.51963/1.51963 sec, 0.489641/0.489641 sec, 1.07775/1.07775 sec, 0.349199/0.349199 sec, 0.525646/0.525646 sec, 0.163301/0.163301 sec, 1.15509/1.15509 sec, 0.167412/0.167412 sec, 1/1 sec, 1.08592/1.08592 sec, 2.02175/2.02175 sec, 1.20712/1.20712 sec, 0.307895/0.307895 sec, 0.17475/0.17475 sec, 1.03708/1.03708 sec, 0.330488/0.330488 sec, 1.1011/1.1011 sec, 0.5385/0.5385 sec )
[LOG] Total clause minimization time: 483.486/479 sec (0.033305/0.033305 sec, 0.028851/0.028851 sec, 1.02575/1.02575 sec, 0.680586/0.680586 sec, 0.834706/0.834706 sec, 0.866694/0.866694 sec, 1.06225/1.06225 sec, 0.686077/0.686077 sec, 2.20993/2.20993 sec, 1.19575/1.19575 sec, 2.99246/2.99246 sec, 1.54763/1.54763 sec, 12.6523/12.6523 sec, 21.2587/21.2587 sec, 32.1623/32.1623 sec, 26.2552/26.2552 sec, 28.2091/28.2091 sec, 7.01104/7.01104 sec, 19.863/19.863 sec, 17.4784/17.4784 sec, 16.8559/16.8559 sec, 30.3452/30.3452 sec, 21.5131/21.5131 sec, 16.5416/16.5416 sec, 26.929/26.929 sec, 22.0438/22.0438 sec, 16.7376/16.7376 sec, 28.7725/28.7725 sec, 5.52648/5.52648 sec, 27.9451/27.9451 sec, 25.1739/25.1739 sec, 18.4585/18.4585 sec, 22.3952/22.3952 sec, 26.1937/26.1937 sec )
[LOG] Total clause size reduction: 141458 --> 3255 (2630 --> 10, 2958 --> 12, 17892 --> 168, 5304 --> 19, 4290 --> 18, 2604 --> 10, 2960 --> 14, 6336 --> 34, 24888 --> 293, 2997 --> 15, 18939 --> 402, 3744 --> 19, 536 --> 3, 24108 --> 641, 7840 --> 127, 9272 --> 163, 2673 --> 32, 10 --> 10, 9 --> 9, 142 --> 127, 19 --> 19, 8 --> 8, 10 --> 10, 11 --> 11, 34 --> 32, 293 --> 242, 11 --> 11, 402 --> 320, 17 --> 17, 3 --> 3, 265 --> 224, 118 --> 99, 103 --> 101, 32 --> 32 )
[LOG] Average clause size reduction: 172.72 --> 3.97436 (438.333 --> 1.66667, 422.571 --> 1.71429, 416.093 --> 3.90698, 378.857 --> 1.35714, 357.5 --> 1.5, 325.5 --> 1.25, 328.889 --> 1.55556, 333.474 --> 1.78947, 401.419 --> 4.72581, 299.7 --> 1.5, 315.65 --> 6.7, 267.429 --> 1.35714, 178.667 --> 1, 243.515 --> 6.47475, 237.576 --> 3.84848, 237.744 --> 4.17949, 222.75 --> 2.66667, 2 --> 2, 1.8 --> 1.8, 3.55 --> 3.175, 1.46154 --> 1.46154, 1.33333 --> 1.33333, 1.42857 --> 1.42857, 1.57143 --> 1.57143, 1.88889 --> 1.77778, 4.80328 --> 3.96721, 1.57143 --> 1.57143, 6.81356 --> 5.42373, 1.41667 --> 1.41667, 1.5 --> 1.5, 4.81818 --> 4.07273, 3.80645 --> 3.19355, 3.43333 --> 3.36667, 2.90909 --> 2.90909 )
[LOG] Overall execution time: 520.037 sec CPU time.
[LOG] Overall execution time: 521 sec real time.
Synthesis time: 521.02 sec (Real time) / 511.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.30 sec (Real time) / 16.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1826 13 43 1 1753
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 669.809 sec CPU time.
[LOG] Relation determinization time: 671 sec real time.
[LOG] Final circuit size: 1470 new AND gates.
[LOG] Size before ABC: 1819 AND gates.
[LOG] Size after ABC: 1468 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 667.353/668 sec (0.983988/1 sec, 0.820796/0 sec, 1.68876/2 sec, 1.5037/2 sec, 1.38684/1 sec, 1.74782/2 sec, 2.05038/2 sec, 2.01456/2 sec, 3.84328/4 sec, 1.68475/1 sec, 4.43184/5 sec, 2.03408/2 sec, 11.4899/11 sec, 2.10764/2 sec, 35.6425/36 sec, 30.7769/31 sec, 22.8387/23 sec, 29.2749/29 sec, 21.8657/22 sec, 28.0863/28 sec, 35.1616/35 sec, 27.5509/28 sec, 35.7891/36 sec, 26.9125/27 sec, 33.6061/33 sec, 34.9758/35 sec, 31.7357/32 sec, 24.4848/25 sec, 25.4769/25 sec, 28.6073/29 sec, 29.5561/30 sec, 25.1041/25 sec, 16.9258/17 sec, 27.0736/27 sec, 30.3835/30 sec, 27.7355/28 sec )
[LOG] Nr of iterations: 919 (6, 2, 49, 10, 17, 16, 13, 17, 70, 4, 54, 8, 7, 11, 84, 83, 24, 18, 5, 1, 44, 8, 14, 15, 6, 9, 65, 2, 46, 6, 4, 7, 80, 76, 21, 17 )
[LOG] Total clause computation time: 77.0013/77 sec (0.933032/0.933032 sec, 0.777963/0.777963 sec, 0.741348/0.741348 sec, 1.29251/1.29251 sec, 1.23666/1.23666 sec, 0.713681/0.713681 sec, 0.788269/0.788269 sec, 1.73935/1.73935 sec, 1.02319/1.02319 sec, 0.716058/0.716058 sec, 2.66781/2.66781 sec, 0.834286/0.834286 sec, 0.862133/0.862133 sec, 0.819884/0.819884 sec, 1.85525/1.85525 sec, 5.08146/5.08146 sec, 1.54787/1.54787 sec, 20.7088/20.7088 sec, 0.746014/0.746014 sec, 0.722882/0.722882 sec, 5.18286/5.18286 sec, 2.51251/2.51251 sec, 0.272951/0.272951 sec, 3.64514/3.64514 sec, 2.99579/2.99579 sec, 0.219533/0.219533 sec, 1.57894/1.57894 sec, 0.474591/0.474591 sec, 4.31122/4.31122 sec, 0.320536/0.320536 sec, 0.247854/0.247854 sec, 0.296117/0.296117 sec, 0.569867/0.569867 sec, 4.28747/4.28747 sec, 1.90236/1.90236 sec, 2.37509/2.37509 sec )
[LOG] Total clause minimization time: 589.549/590 sec (0.03231/0.03231 sec, 0.023729/0.023729 sec, 0.922613/0.922613 sec, 0.193738/0.193738 sec, 0.130942/0.130942 sec, 1.01576/1.01576 sec, 1.24283/1.24283 sec, 0.252359/0.252359 sec, 2.79118/2.79118 sec, 0.949563/0.949563 sec, 1.73407/1.73407 sec, 1.17566/1.17566 sec, 10.6072/10.6072 sec, 1.26587/1.26587 sec, 33.732/33.732 sec, 25.6552/25.6552 sec, 21.2546/21.2546 sec, 8.54351/8.54351 sec, 21.1064/21.1064 sec, 27.3476/27.3476 sec, 29.9611/29.9611 sec, 25.0241/25.0241 sec, 35.5006/35.5006 sec, 23.2492/23.2492 sec, 30.5961/30.5961 sec, 34.7411/34.7411 sec, 30.1225/30.1225 sec, 23.9912/23.9912 sec, 21.1432/21.1432 sec, 28.2722/28.2722 sec, 29.2912/29.2912 sec, 24.7943/24.7943 sec, 16.3301/16.3301 sec, 22.7554/22.7554 sec, 28.4598/28.4598 sec, 25.3402/25.3402 sec )
[LOG] Total clause size reduction: 159752 --> 3831 (2805 --> 10, 524 --> 1, 21840 --> 201, 3960 --> 22, 6816 --> 42, 6105 --> 26, 4824 --> 25, 6160 --> 32, 25185 --> 374, 1026 --> 6, 18550 --> 381, 2163 --> 14, 1890 --> 11, 2940 --> 19, 21580 --> 511, 21238 --> 487, 5934 --> 63, 4369 --> 54, 10 --> 10, 1 --> 1, 143 --> 137, 18 --> 15, 28 --> 26, 26 --> 25, 7 --> 7, 11 --> 11, 320 --> 291, 3 --> 3, 270 --> 223, 10 --> 9, 6 --> 5, 11 --> 10, 472 --> 331, 399 --> 341, 54 --> 53, 54 --> 54 )
[LOG] Average clause size reduction: 173.832 --> 4.16866 (467.5 --> 1.66667, 262 --> 0.5, 445.714 --> 4.10204, 396 --> 2.2, 400.941 --> 2.47059, 381.562 --> 1.625, 371.077 --> 1.92308, 362.353 --> 1.88235, 359.786 --> 5.34286, 256.5 --> 1.5, 343.519 --> 7.05556, 270.375 --> 1.75, 270 --> 1.57143, 267.273 --> 1.72727, 256.905 --> 6.08333, 255.88 --> 5.86747, 247.25 --> 2.625, 242.722 --> 3, 2 --> 2, 1 --> 1, 3.25 --> 3.11364, 2.25 --> 1.875, 2 --> 1.85714, 1.73333 --> 1.66667, 1.16667 --> 1.16667, 1.22222 --> 1.22222, 4.92308 --> 4.47692, 1.5 --> 1.5, 5.86957 --> 4.84783, 1.66667 --> 1.5, 1.5 --> 1.25, 1.57143 --> 1.42857, 5.9 --> 4.1375, 5.25 --> 4.48684, 2.57143 --> 2.52381, 3.17647 --> 3.17647 )
[LOG] Overall execution time: 669.821 sec CPU time.
[LOG] Overall execution time: 671 sec real time.
Synthesis time: 671.25 sec (Real time) / 657.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.73 sec (Real time) / 27.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2039 14 45 1 1964
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 699.903 sec CPU time.
[LOG] Relation determinization time: 702 sec real time.
[LOG] Final circuit size: 954 new AND gates.
[LOG] Size before ABC: 1088 AND gates.
[LOG] Size after ABC: 954 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 696.689/698 sec (1.84541/2 sec, 20.1041/20 sec, 0.936683/1 sec, 2.26426/2 sec, 4.53433/5 sec, 17.3683/17 sec, 12.6948/13 sec, 2.80121/3 sec, 2.12883/2 sec, 2.56728/2 sec, 2.28122/3 sec, 3.00378/3 sec, 2.31317/2 sec, 2.88293/3 sec, 14.7989/15 sec, 13.8088/14 sec, 6.40734/6 sec, 13.1179/13 sec, 26.4096/27 sec, 25.116/25 sec, 25.8278/26 sec, 27.2339/27 sec, 31.1021/31 sec, 29.1788/29 sec, 38.5171/39 sec, 23.1952/23 sec, 24.0822/24 sec, 48.6201/49 sec, 26.4761/27 sec, 29.087/29 sec, 23.8043/24 sec, 29.8321/30 sec, 21.0793/21 sec, 37.2326/37 sec, 27.179/27 sec, 27.5841/28 sec, 30.4601/30 sec, 18.8121/19 sec )
[LOG] Nr of iterations: 560 (6, 3, 4, 54, 53, 6, 7, 15, 11, 11, 11, 10, 5, 15, 11, 14, 39, 17, 18, 3, 2, 2, 39, 49, 5, 6, 12, 9, 10, 10, 8, 4, 14, 9, 13, 22, 16, 17 )
[LOG] Total clause computation time: 101.122/105 sec (1.35951/1.35951 sec, 20.0747/20.0747 sec, 0.892695/0.892695 sec, 0.864627/0.864627 sec, 1.85067/1.85067 sec, 0.783636/0.783636 sec, 1.07441/1.07441 sec, 1.44703/1.44703 sec, 0.943182/0.943182 sec, 1.11471/1.11471 sec, 0.953637/0.953637 sec, 1.57593/1.57593 sec, 0.913147/0.913147 sec, 1.56781/1.56781 sec, 1.70853/1.70853 sec, 0.942687/0.942687 sec, 4.40757/4.40757 sec, 3.63959/3.63959 sec, 5.29301/5.29301 sec, 7.95144/7.95144 sec, 4.30852/4.30852 sec, 0.238278/0.238278 sec, 2.002/2.002 sec, 1.14743/1.14743 sec, 0.131148/0.131148 sec, 1.67533/1.67533 sec, 0.14248/0.14248 sec, 17.384/17.384 sec, 0.243644/0.243644 sec, 0.206068/0.206068 sec, 0.183547/0.183547 sec, 0.153891/0.153891 sec, 0.705664/0.705664 sec, 0.152007/0.152007 sec, 0.235776/0.235776 sec, 1.5685/1.5685 sec, 6.58352/6.58352 sec, 4.70125/4.70125 sec )
[LOG] Total clause minimization time: 594.651/593 sec (0.4625/0.4625 sec, 0.008365/0.008365 sec, 0.016984/0.016984 sec, 1.36517/1.36517 sec, 2.64607/2.64607 sec, 16.5582/16.5582 sec, 11.5909/11.5909 sec, 1.32968/1.32968 sec, 1.14314/1.14314 sec, 1.42823/1.42823 sec, 1.30053/1.30053 sec, 1.40158/1.40158 sec, 1.37282/1.37282 sec, 1.29012/1.29012 sec, 13.0648/13.0648 sec, 12.8411/12.8411 sec, 1.96947/1.96947 sec, 9.45002/9.45002 sec, 21.0901/21.0901 sec, 17.1473/17.1473 sec, 21.5025/21.5025 sec, 26.9777/26.9777 sec, 29.0727/29.0727 sec, 28.0057/28.0057 sec, 38.3676/38.3676 sec, 21.5007/21.5007 sec, 23.9156/23.9156 sec, 31.2153/31.2153 sec, 26.2126/26.2126 sec, 28.8602/28.8602 sec, 23.5994/23.5994 sec, 29.6612/29.6612 sec, 20.3541/20.3541 sec, 37.0628/37.0628 sec, 26.9245/26.9245 sec, 25.9954/25.9954 sec, 23.8561/23.8561 sec, 14.0894/14.0894 sec )
[LOG] Total clause size reduction: 121731 --> 2088 (2670 --> 9, 1066 --> 3, 1806 --> 4, 29786 --> 274, 28236 --> 491, 2105 --> 8, 2526 --> 9, 5698 --> 24, 3810 --> 23, 3670 --> 18, 3610 --> 18, 3222 --> 20, 1296 --> 8, 4480 --> 29, 3050 --> 24, 3848 --> 36, 10754 --> 147, 4448 --> 66, 4709 --> 54, 4 --> 4, 3 --> 3, 2 --> 2, 128 --> 125, 435 --> 332, 8 --> 8, 9 --> 9, 19 --> 19, 16 --> 16, 18 --> 18, 18 --> 18, 13 --> 13, 8 --> 8, 29 --> 29, 18 --> 18, 36 --> 36, 57 --> 57, 66 --> 54, 54 --> 54 )
[LOG] Average clause size reduction: 217.377 --> 3.72857 (445 --> 1.5, 355.333 --> 1, 451.5 --> 1, 551.593 --> 5.07407, 532.755 --> 9.26415, 350.833 --> 1.33333, 360.857 --> 1.28571, 379.867 --> 1.6, 346.364 --> 2.09091, 333.636 --> 1.63636, 328.182 --> 1.63636, 322.2 --> 2, 259.2 --> 1.6, 298.667 --> 1.93333, 277.273 --> 2.18182, 274.857 --> 2.57143, 275.744 --> 3.76923, 261.647 --> 3.88235, 261.611 --> 3, 1.33333 --> 1.33333, 1.5 --> 1.5, 1 --> 1, 3.28205 --> 3.20513, 8.87755 --> 6.77551, 1.6 --> 1.6, 1.5 --> 1.5, 1.58333 --> 1.58333, 1.77778 --> 1.77778, 1.8 --> 1.8, 1.8 --> 1.8, 1.625 --> 1.625, 2 --> 2, 2.07143 --> 2.07143, 2 --> 2, 2.76923 --> 2.76923, 2.59091 --> 2.59091, 4.125 --> 3.375, 3.17647 --> 3.17647 )
[LOG] Overall execution time: 699.918 sec CPU time.
[LOG] Overall execution time: 702 sec real time.
Synthesis time: 701.65 sec (Real time) / 689.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.59 sec (Real time) / 12.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1566 15 47 1 1485
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 574.802 sec CPU time.
[LOG] Relation determinization time: 576 sec real time.
[LOG] Final circuit size: 1068 new AND gates.
[LOG] Size before ABC: 1296 AND gates.
[LOG] Size after ABC: 1068 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 572.375/573 sec (0.757585/1 sec, 0.944132/1 sec, 0.77264/0 sec, 1.30806/2 sec, 2.30517/2 sec, 1.43417/1 sec, 1.50243/2 sec, 1.40029/1 sec, 1.61473/2 sec, 1.49876/1 sec, 12.9595/13 sec, 1.5679/2 sec, 1.72795/2 sec, 1.93478/2 sec, 13.356/13 sec, 2.12161/2 sec, 4.40297/5 sec, 20.6387/20 sec, 32.7709/33 sec, 32.048/32 sec, 17.7926/18 sec, 21.7513/22 sec, 32.5734/32 sec, 22.2347/23 sec, 26.4634/26 sec, 22.3019/23 sec, 20.0864/20 sec, 25.3225/25 sec, 8.56224/9 sec, 18.0724/18 sec, 32.6213/32 sec, 19.4743/20 sec, 21.6578/22 sec, 46.0281/46 sec, 16.19/16 sec, 19.7887/20 sec, 16.6208/16 sec, 31.5568/32 sec, 7.50907/8 sec, 8.70142/8 sec )
[LOG] Nr of iterations: 769 (8, 3, 5, 46, 28, 12, 12, 6, 11, 10, 22, 18, 16, 9, 12, 13, 90, 55, 29, 16, 6, 2, 3, 43, 16, 11, 11, 5, 10, 9, 20, 14, 15, 7, 11, 11, 79, 38, 22, 15 )
[LOG] Total clause computation time: 78.8411/83 sec (0.718162/0.718162 sec, 0.917068/0.917068 sec, 0.725583/0.725583 sec, 0.730566/0.730566 sec, 0.799394/0.799394 sec, 0.770442/0.770442 sec, 0.70529/0.70529 sec, 0.676104/0.676104 sec, 0.745113/0.745113 sec, 0.773507/0.773507 sec, 0.759336/0.759336 sec, 0.787877/0.787877 sec, 0.862903/0.862903 sec, 0.848138/0.848138 sec, 0.871855/0.871855 sec, 0.854321/0.854321 sec, 1.55882/1.55882 sec, 1.20392/1.20392 sec, 8.62751/8.62751 sec, 24.2875/24.2875 sec, 3.15685/3.15685 sec, 7.55948/7.55948 sec, 1.25711/1.25711 sec, 0.927145/0.927145 sec, 4.50514/4.50514 sec, 0.125159/0.125159 sec, 0.198817/0.198817 sec, 0.209525/0.209525 sec, 0.253732/0.253732 sec, 0.118281/0.118281 sec, 4.35213/4.35213 sec, 1.69458/1.69458 sec, 0.159668/0.159668 sec, 0.114764/0.114764 sec, 0.243832/0.243832 sec, 0.159853/0.159853 sec, 1.01694/1.01694 sec, 0.343529/0.343529 sec, 1.2962/1.2962 sec, 2.925/2.925 sec )
[LOG] Total clause minimization time: 492.706/490 sec (0.019656/0.019656 sec, 0.007634/0.007634 sec, 0.029012/0.029012 sec, 0.549185/0.549185 sec, 1.4801/1.4801 sec, 0.642527/0.642527 sec, 0.776831/0.776831 sec, 0.703505/0.703505 sec, 0.848882/0.848882 sec, 0.704455/0.704455 sec, 12.1787/12.1787 sec, 0.75824/0.75824 sec, 0.842962/0.842962 sec, 1.06421/1.06421 sec, 12.4622/12.4622 sec, 1.24455/1.24455 sec, 2.80055/2.80055 sec, 19.4015/19.4015 sec, 24.1126/24.1126 sec, 7.73139/7.73139 sec, 14.6209/14.6209 sec, 14.1752/14.1752 sec, 31.3005/31.3005 sec, 21.2819/21.2819 sec, 21.9391/21.9391 sec, 22.162/22.162 sec, 19.8726/19.8726 sec, 25.0997/25.0997 sec, 8.29304/8.29304 sec, 17.9387/17.9387 sec, 28.2521/28.2521 sec, 17.7624/17.7624 sec, 21.4824/21.4824 sec, 45.8968/45.8968 sec, 15.9312/15.9312 sec, 19.6123/19.6123 sec, 15.5783/15.5783 sec, 31.1942/31.1942 sec, 6.19531/6.19531 sec, 5.75892/5.75892 sec )
[LOG] Total clause size reduction: 155012 --> 2543 (3934 --> 17, 1122 --> 2, 2544 --> 8, 26775 --> 172, 15498 --> 171, 4873 --> 14, 4730 --> 18, 2085 --> 7, 4100 --> 16, 3654 --> 16, 8232 --> 49, 6290 --> 32, 5175 --> 39, 2808 --> 23, 3586 --> 35, 3636 --> 28, 26878 --> 438, 15714 --> 224, 8008 --> 147, 4275 --> 79, 13 --> 13, 2 --> 2, 5 --> 5, 148 --> 142, 42 --> 41, 14 --> 14, 18 --> 18, 7 --> 7, 16 --> 16, 16 --> 16, 40 --> 40, 22 --> 22, 39 --> 39, 16 --> 16, 35 --> 35, 22 --> 22, 348 --> 285, 121 --> 117, 92 --> 79, 79 --> 79 )
[LOG] Average clause size reduction: 201.576 --> 3.30689 (491.75 --> 2.125, 374 --> 0.666667, 508.8 --> 1.6, 582.065 --> 3.73913, 553.5 --> 6.10714, 406.083 --> 1.16667, 394.167 --> 1.5, 347.5 --> 1.16667, 372.727 --> 1.45455, 365.4 --> 1.6, 374.182 --> 2.22727, 349.444 --> 1.77778, 323.438 --> 2.4375, 312 --> 2.55556, 298.833 --> 2.91667, 279.692 --> 2.15385, 298.644 --> 4.86667, 285.709 --> 4.07273, 276.138 --> 5.06897, 267.188 --> 4.9375, 2.16667 --> 2.16667, 1 --> 1, 1.66667 --> 1.66667, 3.44186 --> 3.30233, 2.625 --> 2.5625, 1.27273 --> 1.27273, 1.63636 --> 1.63636, 1.4 --> 1.4, 1.6 --> 1.6, 1.77778 --> 1.77778, 2 --> 2, 1.57143 --> 1.57143, 2.6 --> 2.6, 2.28571 --> 2.28571, 3.18182 --> 3.18182, 2 --> 2, 4.40506 --> 3.60759, 3.18421 --> 3.07895, 4.18182 --> 3.59091, 5.26667 --> 5.26667 )
[LOG] Overall execution time: 574.816 sec CPU time.
[LOG] Overall execution time: 576 sec real time.
Synthesis time: 575.99 sec (Real time) / 565.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.72 sec (Real time) / 10.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1714 16 49 1 1629
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 778.12 sec CPU time.
[LOG] Relation determinization time: 780 sec real time.
[LOG] Final circuit size: 1361 new AND gates.
[LOG] Size before ABC: 1632 AND gates.
[LOG] Size after ABC: 1360 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 774.377/775 sec (18.7674/19 sec, 0.930024/1 sec, 0.955084/1 sec, 2.00829/2 sec, 4.6674/5 sec, 2.40775/2 sec, 1.79555/2 sec, 2.05324/2 sec, 1.9323/2 sec, 2.13889/2 sec, 18.5433/19 sec, 13.3337/13 sec, 2.2553/2 sec, 2.0636/2 sec, 3.09348/3 sec, 3.42273/3 sec, 4.48527/4 sec, 6.00407/6 sec, 5.77345/6 sec, 30.7378/31 sec, 14.3852/14 sec, 25.5976/26 sec, 28.2343/28 sec, 26.3117/27 sec, 26.4103/26 sec, 30.5898/31 sec, 52.3813/52 sec, 26.0506/27 sec, 30.8321/30 sec, 26.3463/27 sec, 40.4903/40 sec, 37.4713/38 sec, 31.6217/32 sec, 35.8543/36 sec, 26.4843/26 sec, 35.4668/36 sec, 20.104/20 sec, 23.9334/24 sec, 22.9734/23 sec, 48.5508/48 sec, 24.7791/25 sec, 12.14/12 sec )
[LOG] Nr of iterations: 935 (8, 9, 2, 48, 24, 16, 13, 10, 18, 9, 20, 11, 15, 16, 28, 23, 93, 51, 47, 21, 22, 5, 7, 1, 42, 21, 10, 8, 6, 17, 7, 19, 9, 13, 15, 25, 19, 77, 47, 43, 19, 21 )
[LOG] Total clause computation time: 102.139/107 sec (0.981901/0.981901 sec, 0.846681/0.846681 sec, 0.891643/0.891643 sec, 0.83431/0.83431 sec, 2.09743/2.09743 sec, 0.976801/0.976801 sec, 0.861149/0.861149 sec, 0.989859/0.989859 sec, 0.908629/0.908629 sec, 0.966416/0.966416 sec, 0.991355/0.991355 sec, 1.07244/1.07244 sec, 1.78709/1.78709 sec, 0.965457/0.965457 sec, 1.87058/1.87058 sec, 2.16658/2.16658 sec, 2.60966/2.60966 sec, 2.46741/2.46741 sec, 2.35735/2.35735 sec, 3.90705/3.90705 sec, 5.23307/5.23307 sec, 4.74143/4.74143 sec, 5.9996/5.9996 sec, 0.387208/0.387208 sec, 1.15081/1.15081 sec, 6.72114/6.72114 sec, 15.5719/15.5719 sec, 0.190701/0.190701 sec, 0.108046/0.108046 sec, 0.315973/0.315973 sec, 4.10213/4.10213 sec, 0.323472/0.323472 sec, 0.29522/0.29522 sec, 3.24584/3.24584 sec, 0.253891/0.253891 sec, 0.151779/0.151779 sec, 0.374017/0.374017 sec, 1.8661/1.8661 sec, 0.679582/0.679582 sec, 12.1695/12.1695 sec, 3.5564/3.5564 sec, 4.15139/4.15139 sec )
[LOG] Total clause minimization time: 671.005/666 sec (17.7571/17.7571 sec, 0.053318/0.053318 sec, 0.036902/0.036902 sec, 1.13893/1.13893 sec, 2.53336/2.53336 sec, 1.40034/1.40034 sec, 0.903013/0.903013 sec, 1.03415/1.03415 sec, 0.987306/0.987306 sec, 1.14519/1.14519 sec, 17.5244/17.5244 sec, 12.2303/12.2303 sec, 0.442736/0.442736 sec, 1.06734/1.06734 sec, 1.19034/1.19034 sec, 1.22553/1.22553 sec, 1.82062/1.82062 sec, 3.49137/3.49137 sec, 3.37028/3.37028 sec, 26.7967/26.7967 sec, 9.11275/9.11275 sec, 20.8354/20.8354 sec, 22.2074/22.2074 sec, 25.9047/25.9047 sec, 25.2259/25.2259 sec, 23.8417/23.8417 sec, 36.7845/36.7845 sec, 25.8381/25.8381 sec, 30.7022/30.7022 sec, 26.0059/26.0059 sec, 36.3644/36.3644 sec, 37.1219/37.1219 sec, 31.3021/31.3021 sec, 32.5844/32.5844 sec, 26.2105/26.2105 sec, 35.293/35.293 sec, 19.7059/19.7059 sec, 22.0323/22.0323 sec, 22.2638/22.2638 sec, 36.3583/36.3583 sec, 21.1985/21.1985 sec, 7.96262/7.96262 sec )
[LOG] Total clause size reduction: 197033 --> 3116 (4207 --> 23, 4800 --> 24, 681 --> 1, 29845 --> 187, 14283 --> 179, 7185 --> 36, 5604 --> 22, 4077 --> 17, 7446 --> 27, 3392 --> 19, 7942 --> 39, 4050 --> 22, 5432 --> 27, 5775 --> 37, 9720 --> 63, 7436 --> 54, 30912 --> 436, 16000 --> 194, 14306 --> 202, 6120 --> 104, 6405 --> 83, 12 --> 12, 16 --> 16, 1 --> 1, 139 --> 134, 137 --> 112, 14 --> 14, 12 --> 12, 9 --> 9, 27 --> 27, 12 --> 12, 39 --> 39, 18 --> 18, 23 --> 23, 37 --> 37, 52 --> 52, 39 --> 39, 317 --> 288, 161 --> 155, 174 --> 153, 93 --> 84, 83 --> 83 )
[LOG] Average clause size reduction: 210.73 --> 3.33262 (525.875 --> 2.875, 533.333 --> 2.66667, 340.5 --> 0.5, 621.771 --> 3.89583, 595.125 --> 7.45833, 449.062 --> 2.25, 431.077 --> 1.69231, 407.7 --> 1.7, 413.667 --> 1.5, 376.889 --> 2.11111, 397.1 --> 1.95, 368.182 --> 2, 362.133 --> 1.8, 360.938 --> 2.3125, 347.143 --> 2.25, 323.304 --> 2.34783, 332.387 --> 4.68817, 313.725 --> 3.80392, 304.383 --> 4.29787, 291.429 --> 4.95238, 291.136 --> 3.77273, 2.4 --> 2.4, 2.28571 --> 2.28571, 1 --> 1, 3.30952 --> 3.19048, 6.52381 --> 5.33333, 1.4 --> 1.4, 1.5 --> 1.5, 1.5 --> 1.5, 1.58824 --> 1.58824, 1.71429 --> 1.71429, 2.05263 --> 2.05263, 2 --> 2, 1.76923 --> 1.76923, 2.46667 --> 2.46667, 2.08 --> 2.08, 2.05263 --> 2.05263, 4.11688 --> 3.74026, 3.42553 --> 3.29787, 4.04651 --> 3.55814, 4.89474 --> 4.42105, 3.95238 --> 3.95238 )
[LOG] Overall execution time: 778.137 sec CPU time.
[LOG] Overall execution time: 780 sec real time.
Synthesis time: 779.99 sec (Real time) / 762.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.87 sec (Real time) / 22.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2051 17 51 1 1963
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 1158.05 sec CPU time.
[LOG] Relation determinization time: 1160 sec real time.
[LOG] Final circuit size: 1319 new AND gates.
[LOG] Size before ABC: 1595 AND gates.
[LOG] Size after ABC: 1318 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1153.62/1156 sec (0.940209/1 sec, 0.947581/1 sec, 0.910228/1 sec, 3.77461/4 sec, 25.4308/26 sec, 2.55342/2 sec, 2.29201/2 sec, 2.30397/3 sec, 1.97857/2 sec, 14.442/14 sec, 15.102/15 sec, 17.1688/18 sec, 14.6376/14 sec, 23.3095/24 sec, 3.47072/3 sec, 3.50785/4 sec, 9.75874/9 sec, 6.52763/7 sec, 6.80333/7 sec, 21.7204/21 sec, 13.5625/14 sec, 252.703/253 sec, 23.2334/23 sec, 27.3001/28 sec, 32.4658/32 sec, 28.5185/29 sec, 21.2036/21 sec, 38.4657/38 sec, 34.6529/35 sec, 54.8073/55 sec, 39.4698/40 sec, 30.7596/30 sec, 39.1235/40 sec, 18.4574/18 sec, 29.9703/30 sec, 25.2152/25 sec, 40.0321/40 sec, 27.2869/28 sec, 25.7161/26 sec, 33.6572/33 sec, 26.0715/26 sec, 37.1357/38 sec, 39.0678/39 sec, 37.1592/37 sec )
[LOG] Nr of iterations: 1033 (11, 5, 2, 49, 66, 14, 11, 12, 9, 13, 10, 22, 13, 14, 19, 13, 137, 44, 44, 11, 42, 32, 9, 3, 1, 45, 23, 9, 7, 9, 7, 12, 9, 20, 10, 10, 9, 11, 95, 32, 39, 10, 39, 31 )
[LOG] Total clause computation time: 303.92/304 sec (0.791508/0.791508 sec, 0.825173/0.825173 sec, 0.825961/0.825961 sec, 1.7254/1.7254 sec, 2.35688/2.35688 sec, 1.19709/1.19709 sec, 1.07633/1.07633 sec, 1.17944/1.17944 sec, 1.08794/1.08794 sec, 1.12435/1.12435 sec, 1.36632/1.36632 sec, 1.01178/1.01178 sec, 0.998394/0.998394 sec, 1.14632/1.14632 sec, 2.85415/2.85415 sec, 1.27663/1.27663 sec, 4.54688/4.54688 sec, 2.68368/2.68368 sec, 1.40572/1.40572 sec, 1.22942/1.22942 sec, 3.13869/3.13869 sec, 200.739/200.739 sec, 5.2832/5.2832 sec, 4.00347/4.00347 sec, 0.924971/0.924971 sec, 2.94012/2.94012 sec, 2.75414/2.75414 sec, 2.65799/2.65799 sec, 0.353983/0.353983 sec, 13.7033/13.7033 sec, 2.81154/2.81154 sec, 0.381871/0.381871 sec, 0.412737/0.412737 sec, 5.03065/5.03065 sec, 0.348207/0.348207 sec, 0.450936/0.450936 sec, 6.95852/6.95852 sec, 2.25223/2.25223 sec, 2.9621/2.9621 sec, 0.611091/0.611091 sec, 0.549765/0.549765 sec, 0.392385/0.392385 sec, 3.119/3.119 sec, 10.4309/10.4309 sec )
[LOG] Total clause minimization time: 848.208/850 sec (0.119545/0.119545 sec, 0.090524/0.090524 sec, 0.052492/0.052492 sec, 2.00628/2.00628 sec, 23.0128/23.0128 sec, 1.31855/1.31855 sec, 1.18108/1.18108 sec, 1.08932/1.08932 sec, 0.85542/0.85542 sec, 13.2853/13.2853 sec, 13.7018/13.7018 sec, 16.1285/16.1285 sec, 13.6037/13.6037 sec, 22.1262/22.1262 sec, 0.578667/0.578667 sec, 2.19309/2.19309 sec, 5.14827/5.14827 sec, 3.79925/3.79925 sec, 5.35155/5.35155 sec, 20.4538/20.4538 sec, 10.3756/10.3756 sec, 51.9146/51.9146 sec, 17.9266/17.9266 sec, 23.2716/23.2716 sec, 31.5174/31.5174 sec, 25.5455/25.5455 sec, 18.4188/18.4188 sec, 35.7813/35.7813 sec, 34.2741/34.2741 sec, 41.0774/41.0774 sec, 36.6354/36.6354 sec, 30.3523/30.3523 sec, 38.6883/38.6883 sec, 13.4012/13.4012 sec, 29.5944/29.5944 sec, 24.7347/24.7347 sec, 33.0479/33.0479 sec, 25.0086/25.0086 sec, 22.7073/22.7073 sec, 33.0174/33.0174 sec, 25.4874/25.4874 sec, 36.7159/36.7159 sec, 35.9191/35.9191 sec, 26.6993/26.6993 sec )
[LOG] Total clause size reduction: 244880 --> 4016 (6360 --> 25, 2540 --> 11, 722 --> 1, 29376 --> 225, 38610 --> 747, 6630 --> 23, 4980 --> 18, 5324 --> 18, 3744 --> 13, 5448 --> 21, 3951 --> 21, 8967 --> 38, 4908 --> 31, 5278 --> 46, 7002 --> 83, 4524 --> 38, 49504 --> 747, 14964 --> 162, 14405 --> 156, 3250 --> 27, 13120 --> 165, 9889 --> 118, 19 --> 18, 6 --> 6, 1 --> 1, 170 --> 150, 62 --> 59, 12 --> 12, 9 --> 8, 14 --> 14, 10 --> 10, 21 --> 20, 21 --> 20, 35 --> 35, 19 --> 19, 21 --> 20, 19 --> 19, 26 --> 26, 402 --> 360, 91 --> 90, 131 --> 123, 27 --> 25, 150 --> 129, 118 --> 118 )
[LOG] Average clause size reduction: 237.057 --> 3.88771 (578.182 --> 2.27273, 508 --> 2.2, 361 --> 0.5, 599.51 --> 4.59184, 585 --> 11.3182, 473.571 --> 1.64286, 452.727 --> 1.63636, 443.667 --> 1.5, 416 --> 1.44444, 419.077 --> 1.61538, 395.1 --> 2.1, 407.591 --> 1.72727, 377.538 --> 2.38462, 377 --> 3.28571, 368.526 --> 4.36842, 348 --> 2.92308, 361.343 --> 5.45255, 340.091 --> 3.68182, 327.386 --> 3.54545, 295.455 --> 2.45455, 312.381 --> 3.92857, 309.031 --> 3.6875, 2.11111 --> 2, 2 --> 2, 1 --> 1, 3.77778 --> 3.33333, 2.69565 --> 2.56522, 1.33333 --> 1.33333, 1.28571 --> 1.14286, 1.55556 --> 1.55556, 1.42857 --> 1.42857, 1.75 --> 1.66667, 2.33333 --> 2.22222, 1.75 --> 1.75, 1.9 --> 1.9, 2.1 --> 2, 2.11111 --> 2.11111, 2.36364 --> 2.36364, 4.23158 --> 3.78947, 2.84375 --> 2.8125, 3.35897 --> 3.15385, 2.7 --> 2.5, 3.84615 --> 3.30769, 3.80645 --> 3.80645 )
[LOG] Overall execution time: 1158.07 sec CPU time.
[LOG] Overall execution time: 1160 sec real time.
Synthesis time: 1159.95 sec (Real time) / 1139.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.87 sec (Real time) / 28.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2050 18 53 1 1958
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 1107.63 sec CPU time.
[LOG] Relation determinization time: 1110 sec real time.
[LOG] Final circuit size: 2117 new AND gates.
[LOG] Size before ABC: 2601 AND gates.
[LOG] Size after ABC: 2117 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1102.67/1105 sec (21.5066/22 sec, 1.14886/1 sec, 1.01881/1 sec, 4.58947/5 sec, 4.67346/4 sec, 18.554/19 sec, 2.13112/2 sec, 2.43169/3 sec, 2.49823/2 sec, 2.7384/3 sec, 3.01602/3 sec, 14.1363/14 sec, 2.5577/3 sec, 3.05599/3 sec, 3.63479/3 sec, 2.85476/3 sec, 7.78861/8 sec, 7.13488/7 sec, 10.4891/11 sec, 29.7079/29 sec, 26.0832/27 sec, 10.6338/10 sec, 55.7683/56 sec, 31.188/31 sec, 36.0545/36 sec, 44.8854/45 sec, 32.5628/33 sec, 55.4396/56 sec, 40.5012/40 sec, 28.0365/28 sec, 25.4396/26 sec, 41.2/41 sec, 34.5498/35 sec, 32.9868/33 sec, 43.3891/43 sec, 37.4822/38 sec, 24.7495/24 sec, 41.0968/42 sec, 38.4792/38 sec, 30.4674/31 sec, 42.5833/42 sec, 36.3569/37 sec, 44.9041/45 sec, 41.6268/41 sec, 37.8946/38 sec, 42.6452/43 sec )
[LOG] Nr of iterations: 1308 (11, 9, 7, 59, 46, 5, 9, 12, 19, 15, 15, 17, 13, 25, 15, 16, 132, 57, 69, 9, 13, 92, 37, 9, 8, 5, 54, 30, 4, 7, 9, 17, 11, 13, 11, 11, 22, 13, 13, 107, 52, 67, 7, 11, 89, 36 )
[LOG] Total clause computation time: 144.298/141 sec (21.3732/21.3732 sec, 1.05294/1.05294 sec, 0.88286/0.88286 sec, 1.98056/1.98056 sec, 3.06043/3.06043 sec, 1.04155/1.04155 sec, 1.03232/1.03232 sec, 1.95524/1.95524 sec, 1.05856/1.05856 sec, 1.60139/1.60139 sec, 0.971698/0.971698 sec, 2.10447/2.10447 sec, 1.20892/1.20892 sec, 2.04972/2.04972 sec, 1.2109/1.2109 sec, 1.44328/1.44328 sec, 3.73612/3.73612 sec, 2.84978/2.84978 sec, 3.75078/3.75078 sec, 2.18318/2.18318 sec, 1.37617/1.37617 sec, 4.26544/4.26544 sec, 7.82747/7.82747 sec, 6.10913/6.10913 sec, 10.5459/10.5459 sec, 0.972988/0.972988 sec, 7.19472/7.19472 sec, 6.97871/6.97871 sec, 2.15429/2.15429 sec, 0.744175/0.744175 sec, 0.514138/0.514138 sec, 0.682768/0.682768 sec, 0.332468/0.332468 sec, 0.551013/0.551013 sec, 2.85469/2.85469 sec, 2.24697/2.24697 sec, 0.408379/0.408379 sec, 0.551987/0.551987 sec, 0.825859/0.825859 sec, 4.88922/4.88922 sec, 0.506004/0.506004 sec, 1.333/1.333 sec, 0.701456/0.701456 sec, 2.53145/2.53145 sec, 7.73043/7.73043 sec, 12.921/12.921 sec )
[LOG] Total clause minimization time: 956.645/962 sec (0.101265/0.101265 sec, 0.06151/0.06151 sec, 0.102274/0.102274 sec, 2.56198/2.56198 sec, 1.57321/1.57321 sec, 17.4811/17.4811 sec, 1.06554/1.06554 sec, 0.444235/0.444235 sec, 1.40747/1.40747 sec, 1.10122/1.10122 sec, 2.00821/2.00821 sec, 11.9921/11.9921 sec, 1.31062/1.31062 sec, 0.971406/0.971406 sec, 2.39241/2.39241 sec, 1.37712/1.37712 sec, 3.97862/3.97862 sec, 4.22931/4.22931 sec, 6.6776/6.6776 sec, 27.4855/27.4855 sec, 24.6679/24.6679 sec, 6.2834/6.2834 sec, 47.8854/47.8854 sec, 25.0526/25.0526 sec, 25.483/25.483 sec, 43.8831/43.8831 sec, 25.3301/25.3301 sec, 48.4284/48.4284 sec, 38.3199/38.3199 sec, 27.2639/27.2639 sec, 24.8981/24.8981 sec, 40.4877/40.4877 sec, 34.1903/34.1903 sec, 32.409/32.409 sec, 40.5071/40.5071 sec, 35.2035/35.2035 sec, 24.3117/24.3117 sec, 40.5163/40.5163 sec, 37.6248/37.6248 sec, 25.5216/25.5216 sec, 42.0417/42.0417 sec, 34.98/34.98 sec, 44.177/44.177 sec, 39.062/39.062 sec, 30.1088/30.1088 sec, 29.6847/29.6847 sec )
[LOG] Total clause size reduction: 310937 --> 5622 (6800 --> 23, 5432 --> 17, 4632 --> 13, 41992 --> 361, 31590 --> 375, 2164 --> 6, 4216 --> 11, 5753 --> 22, 9324 --> 30, 7056 --> 40, 6706 --> 27, 7472 --> 43, 5508 --> 27, 11184 --> 53, 5838 --> 32, 5925 --> 49, 51483 --> 936, 21112 --> 224, 24752 --> 318, 2792 --> 29, 4200 --> 38, 30485 --> 529, 12024 --> 164, 16 --> 16, 17 --> 17, 10 --> 10, 286 --> 267, 98 --> 91, 6 --> 6, 9 --> 9, 14 --> 14, 27 --> 27, 17 --> 17, 22 --> 22, 19 --> 19, 19 --> 19, 39 --> 39, 26 --> 26, 26 --> 26, 643 --> 481, 181 --> 174, 299 --> 282, 20 --> 19, 30 --> 30, 509 --> 480, 164 --> 164 )
[LOG] Average clause size reduction: 237.719 --> 4.29817 (618.182 --> 2.09091, 603.556 --> 1.88889, 661.714 --> 1.85714, 711.729 --> 6.11864, 686.739 --> 8.15217, 432.8 --> 1.2, 468.444 --> 1.22222, 479.417 --> 1.83333, 490.737 --> 1.57895, 470.4 --> 2.66667, 447.067 --> 1.8, 439.529 --> 2.52941, 423.692 --> 2.07692, 447.36 --> 2.12, 389.2 --> 2.13333, 370.312 --> 3.0625, 390.023 --> 7.09091, 370.386 --> 3.92982, 358.725 --> 4.6087, 310.222 --> 3.22222, 323.077 --> 2.92308, 331.359 --> 5.75, 324.973 --> 4.43243, 1.77778 --> 1.77778, 2.125 --> 2.125, 2 --> 2, 5.2963 --> 4.94444, 3.26667 --> 3.03333, 1.5 --> 1.5, 1.28571 --> 1.28571, 1.55556 --> 1.55556, 1.58824 --> 1.58824, 1.54545 --> 1.54545, 1.69231 --> 1.69231, 1.72727 --> 1.72727, 1.72727 --> 1.72727, 1.77273 --> 1.77273, 2 --> 2, 2 --> 2, 6.00935 --> 4.49533, 3.48077 --> 3.34615, 4.46269 --> 4.20896, 2.85714 --> 2.71429, 2.72727 --> 2.72727, 5.7191 --> 5.39326, 4.55556 --> 4.55556 )
[LOG] Overall execution time: 1107.65 sec CPU time.
[LOG] Overall execution time: 1110 sec real time.
Synthesis time: 1109.78 sec (Real time) / 1081.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.09 sec (Real time) / 1.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 62.83 sec (Real time) / 62.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2899 19 55 1 2802
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 1158.4 sec CPU time.
[LOG] Relation determinization time: 1160 sec real time.
[LOG] Final circuit size: 1636 new AND gates.
[LOG] Size before ABC: 1894 AND gates.
[LOG] Size after ABC: 1635 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1152.73/1155 sec (31.4395/31 sec, 2.6512/3 sec, 1.01248/1 sec, 5.15356/5 sec, 4.80578/5 sec, 2.70347/3 sec, 2.14564/2 sec, 2.34136/2 sec, 2.73993/3 sec, 3.33074/3 sec, 20.2146/21 sec, 2.89444/3 sec, 2.83817/2 sec, 20.5166/21 sec, 19.7913/20 sec, 3.11631/3 sec, 4.63017/5 sec, 26.0745/26 sec, 5.05172/5 sec, 26.8185/27 sec, 3.78172/3 sec, 25.9208/26 sec, 10.4085/11 sec, 28.9555/29 sec, 24.3412/24 sec, 35.3502/36 sec, 40.442/40 sec, 32.6686/33 sec, 43.6606/44 sec, 27.0801/27 sec, 47.7559/48 sec, 32.4735/32 sec, 37.3721/38 sec, 31.7784/31 sec, 38.4156/39 sec, 11.4704/11 sec, 43.0963/44 sec, 39.7464/39 sec, 48.8704/49 sec, 39.883/40 sec, 31.1196/31 sec, 44.2806/45 sec, 36.4923/36 sec, 39.4314/40 sec, 30.8883/31 sec, 48.4809/48 sec, 35.7908/36 sec, 52.5024/53 sec )
[LOG] Nr of iterations: 970 (10, 11, 2, 59, 57, 12, 6, 9, 9, 25, 10, 16, 8, 15, 8, 12, 69, 7, 44, 16, 16, 14, 52, 37, 8, 5, 1, 49, 49, 9, 5, 8, 6, 19, 8, 14, 6, 13, 7, 11, 66, 6, 40, 10, 14, 13, 43, 36 )
[LOG] Total clause computation time: 83.984/89 sec (1.40303/1.40303 sec, 1.14609/1.14609 sec, 0.961333/0.961333 sec, 1.48499/1.48499 sec, 1.5625/1.5625 sec, 1.22813/1.22813 sec, 0.976674/0.976674 sec, 0.983593/0.983593 sec, 1.15518/1.15518 sec, 1.377/1.377 sec, 1.41559/1.41559 sec, 1.29228/1.29228 sec, 1.24713/1.24713 sec, 1.15393/1.15393 sec, 1.29821/1.29821 sec, 1.23591/1.23591 sec, 3.17341/3.17341 sec, 1.29198/1.29198 sec, 1.31307/1.31307 sec, 1.3551/1.3551 sec, 1.25738/1.25738 sec, 1.45512/1.45512 sec, 3.62698/3.62698 sec, 6.13621/6.13621 sec, 1.39025/1.39025 sec, 1.22382/1.22382 sec, 1.16365/1.16365 sec, 2.74781/2.74781 sec, 7.18869/7.18869 sec, 0.396597/0.396597 sec, 4.06749/4.06749 sec, 0.424764/0.424764 sec, 0.181622/0.181622 sec, 0.410638/0.410638 sec, 0.32354/0.32354 sec, 0.273756/0.273756 sec, 0.29624/0.29624 sec, 0.262272/0.262272 sec, 11.203/11.203 sec, 0.278546/0.278546 sec, 7.00665/7.00665 sec, 0.431113/0.431113 sec, 0.427459/0.427459 sec, 0.280852/0.280852 sec, 0.349009/0.349009 sec, 1.35805/1.35805 sec, 0.827916/0.827916 sec, 1.93943/1.93943 sec )
[LOG] Total clause minimization time: 1066.75/1063 sec (30.0003/30.0003 sec, 1.46121/1.46121 sec, 0.010323/0.010323 sec, 3.61277/3.61277 sec, 3.17537/3.17537 sec, 1.431/1.431 sec, 1.12339/1.12339 sec, 1.32097/1.32097 sec, 1.53859/1.53859 sec, 1.90107/1.90107 sec, 18.7555/18.7555 sec, 1.54572/1.54572 sec, 1.54559/1.54559 sec, 19.3131/19.3131 sec, 18.4482/18.4482 sec, 1.83451/1.83451 sec, 1.38538/1.38538 sec, 24.74/24.74 sec, 3.67855/3.67855 sec, 25.4166/25.4166 sec, 2.47733/2.47733 sec, 24.418/24.418 sec, 6.71699/6.71699 sec, 22.7653/22.7653 sec, 22.921/22.921 sec, 34.0948/34.0948 sec, 39.2495/39.2495 sec, 29.8695/29.8695 sec, 36.4269/36.4269 sec, 26.6494/26.6494 sec, 43.6597/43.6597 sec, 32.0182/32.0182 sec, 37.1619/37.1619 sec, 31.3346/31.3346 sec, 38.057/38.057 sec, 11.1653/11.1653 sec, 42.7695/42.7695 sec, 39.4536/39.4536 sec, 37.6383/37.6383 sec, 39.5753/39.5753 sec, 24.0706/24.0706 sec, 43.8212/43.8212 sec, 36.0301/36.0301 sec, 39.121/39.121 sec, 30.5088/30.5088 sec, 47.0913/47.0913 sec, 34.9256/34.9256 sec, 50.525/50.525 sec )
[LOG] Total clause size reduction: 264469 --> 3893 (6543 --> 14, 7260 --> 22, 825 --> 1, 44718 --> 310, 42224 --> 711, 6457 --> 15, 2875 --> 7, 4480 --> 10, 4360 --> 18, 12960 --> 82, 4635 --> 14, 7680 --> 33, 3465 --> 18, 6734 --> 32, 3192 --> 20, 5082 --> 19, 30056 --> 400, 2550 --> 15, 18060 --> 147, 6075 --> 51, 6000 --> 36, 4797 --> 32, 18564 --> 227, 13068 --> 142, 11 --> 11, 5 --> 5, 1 --> 1, 163 --> 147, 548 --> 368, 11 --> 11, 7 --> 7, 10 --> 10, 10 --> 10, 37 --> 37, 11 --> 11, 25 --> 25, 11 --> 11, 26 --> 26, 20 --> 20, 19 --> 19, 363 --> 287, 15 --> 15, 122 --> 117, 22 --> 22, 31 --> 31, 32 --> 32, 167 --> 152, 142 --> 142 )
[LOG] Average clause size reduction: 272.648 --> 4.0134 (654.3 --> 1.4, 660 --> 2, 412.5 --> 0.5, 757.932 --> 5.25424, 740.772 --> 12.4737, 538.083 --> 1.25, 479.167 --> 1.16667, 497.778 --> 1.11111, 484.444 --> 2, 518.4 --> 3.28, 463.5 --> 1.4, 480 --> 2.0625, 433.125 --> 2.25, 448.933 --> 2.13333, 399 --> 2.5, 423.5 --> 1.58333, 435.594 --> 5.7971, 364.286 --> 2.14286, 410.455 --> 3.34091, 379.688 --> 3.1875, 375 --> 2.25, 342.643 --> 2.28571, 357 --> 4.36538, 353.189 --> 3.83784, 1.375 --> 1.375, 1 --> 1, 1 --> 1, 3.32653 --> 3, 11.1837 --> 7.5102, 1.22222 --> 1.22222, 1.4 --> 1.4, 1.25 --> 1.25, 1.66667 --> 1.66667, 1.94737 --> 1.94737, 1.375 --> 1.375, 1.78571 --> 1.78571, 1.83333 --> 1.83333, 2 --> 2, 2.85714 --> 2.85714, 1.72727 --> 1.72727, 5.5 --> 4.34848, 2.5 --> 2.5, 3.05 --> 2.925, 2.2 --> 2.2, 2.21429 --> 2.21429, 2.46154 --> 2.46154, 3.88372 --> 3.53488, 3.94444 --> 3.94444 )
[LOG] Overall execution time: 1158.43 sec CPU time.
[LOG] Overall execution time: 1160 sec real time.
Synthesis time: 1160.62 sec (Real time) / 1137.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.74 sec (Real time) / 27.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2470 20 58 1 2369
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.317801 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 94 new AND gates.
[LOG] Size before ABC: 115 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.297511/0 sec (0.023799/0 sec, 0.022977/0 sec, 0.027287/0 sec, 0.008093/0 sec, 0.028436/0 sec, 0.02461/0 sec, 0.028317/0 sec, 0.026425/0 sec, 0.024153/0 sec, 0.028921/0 sec, 0.02558/0 sec, 0.028913/0 sec )
[LOG] Nr of iterations: 88 (17, 12, 6, 2, 8, 7, 13, 8, 3, 1, 5, 6 )
[LOG] Total clause computation time: 0.119048/0 sec (0.014545/0.014545 sec, 0.016513/0.016513 sec, 0.021312/0.021312 sec, 0.007167/0.007167 sec, 0.022425/0.022425 sec, 0.020845/0.020845 sec, 0.004488/0.004488 sec, 0.003452/0.003452 sec, 0.003571/0.003571 sec, 7e-06/7e-06 sec, 0.001699/0.001699 sec, 0.003024/0.003024 sec )
[LOG] Total clause minimization time: 0.168946/0 sec (0.007994/0.007994 sec, 0.005405/0.005405 sec, 0.005029/0.005029 sec, 3.6e-05/3.6e-05 sec, 0.005032/0.005032 sec, 0.002753/0.002753 sec, 0.023153/0.023153 sec, 0.022382/0.022382 sec, 0.020062/0.020062 sec, 0.028438/0.028438 sec, 0.023327/0.023327 sec, 0.025335/0.025335 sec )
[LOG] Total clause size reduction: 5743 --> 166 (2176 --> 38, 1408 --> 25, 555 --> 15, 166 --> 0, 756 --> 14, 618 --> 12, 26 --> 24, 15 --> 15, 4 --> 4, 0 --> 0, 7 --> 7, 12 --> 12 )
[LOG] Average clause size reduction: 65.2614 --> 1.88636 (128 --> 2.23529, 117.333 --> 2.08333, 92.5 --> 2.5, 83 --> 0, 94.5 --> 1.75, 88.2857 --> 1.71429, 2 --> 1.84615, 1.875 --> 1.875, 1.33333 --> 1.33333, 0 --> 0, 1.4 --> 1.4, 2 --> 2 )
[LOG] Overall execution time: 0.319545 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 268 5 23 1 235
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 1.92098 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 164 new AND gates.
[LOG] Size before ABC: 183 AND gates.
[LOG] Size after ABC: 163 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.88352/1 sec (0.037147/0 sec, 0.040438/0 sec, 0.059954/0 sec, 0.04073/0 sec, 0.044511/0 sec, 0.055645/0 sec, 0.044746/0 sec, 0.60946/0 sec, 0.057755/1 sec, 0.269832/0 sec, 0.051429/0 sec, 0.05139/0 sec, 0.052876/0 sec, 0.46761/0 sec )
[LOG] Nr of iterations: 119 (19, 18, 6, 6, 7, 9, 3, 16, 13, 4, 3, 6, 8, 1 )
[LOG] Total clause computation time: 1.41157/0 sec (0.020222/0.020222 sec, 0.023676/0.023676 sec, 0.050195/0.050195 sec, 0.028819/0.028819 sec, 0.038371/0.038371 sec, 0.040915/0.040915 sec, 0.041765/0.041765 sec, 0.564653/0.564653 sec, 0.00978/0.00978 sec, 0.161404/0.161404 sec, 0.005616/0.005616 sec, 0.001996/0.001996 sec, 0.004423/0.004423 sec, 0.419736/0.419736 sec )
[LOG] Total clause minimization time: 0.455585/1 sec (0.015411/0.015411 sec, 0.015205/0.015205 sec, 0.008461/0.008461 sec, 0.010546/0.010546 sec, 0.004731/0.004731 sec, 0.013299/0.013299 sec, 0.001654/0.001654 sec, 0.043838/0.043838 sec, 0.046682/0.046682 sec, 0.107387/0.107387 sec, 0.044998/0.044998 sec, 0.048599/0.048599 sec, 0.047632/0.047632 sec, 0.047142/0.047142 sec )
[LOG] Total clause size reduction: 9447 --> 274 (3114 --> 53, 2805 --> 53, 720 --> 10, 660 --> 17, 774 --> 8, 1016 --> 18, 244 --> 3, 43 --> 43, 33 --> 31, 6 --> 6, 5 --> 5, 8 --> 8, 18 --> 18, 1 --> 1 )
[LOG] Average clause size reduction: 79.3866 --> 2.30252 (163.895 --> 2.78947, 155.833 --> 2.94444, 120 --> 1.66667, 110 --> 2.83333, 110.571 --> 1.14286, 112.889 --> 2, 81.3333 --> 1, 2.6875 --> 2.6875, 2.53846 --> 2.38462, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 2.25 --> 2.25, 1 --> 1 )
[LOG] Overall execution time: 1.92293 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.08 sec (Real time) / 1.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 376 6 26 1 338
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 5.06525 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 189 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 187 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.98899/5 sec (0.071194/0 sec, 0.073548/0 sec, 0.102875/0 sec, 0.057181/0 sec, 0.084154/0 sec, 0.058717/1 sec, 0.361721/0 sec, 0.262643/0 sec, 0.04954/0 sec, 0.201674/0 sec, 0.455422/1 sec, 0.667722/1 sec, 0.24025/0 sec, 0.890853/1 sec, 0.259509/0 sec, 0.471189/0 sec, 0.319701/1 sec, 0.361097/0 sec )
[LOG] Nr of iterations: 169 (24, 23, 12, 6, 6, 7, 7, 12, 5, 9, 19, 7, 5, 4, 5, 5, 10, 3 )
[LOG] Total clause computation time: 0.830703/1 sec (0.033522/0.033522 sec, 0.043131/0.043131 sec, 0.06462/0.06462 sec, 0.036176/0.036176 sec, 0.056075/0.056075 sec, 0.042635/0.042635 sec, 0.05761/0.05761 sec, 0.232767/0.232767 sec, 0.042813/0.042813 sec, 0.133589/0.133589 sec, 0.011758/0.011758 sec, 0.010053/0.010053 sec, 0.006576/0.006576 sec, 0.010244/0.010244 sec, 0.013487/0.013487 sec, 0.013521/0.013521 sec, 0.015802/0.015802 sec, 0.006324/0.006324 sec )
[LOG] Total clause minimization time: 4.12648/4 sec (0.03504/0.03504 sec, 0.027997/0.027997 sec, 0.036105/0.036105 sec, 0.018985/0.018985 sec, 0.026049/0.026049 sec, 0.013908/0.013908 sec, 0.302018/0.302018 sec, 0.027431/0.027431 sec, 0.004578/0.004578 sec, 0.066755/0.066755 sec, 0.442116/0.442116 sec, 0.65639/0.65639 sec, 0.232354/0.232354 sec, 0.879398/0.879398 sec, 0.244799/0.244799 sec, 0.456441/0.456441 sec, 0.302579/0.302579 sec, 0.353541/0.353541 sec )
[LOG] Total clause size reduction: 17112 --> 465 (4922 --> 103, 4532 --> 88, 1958 --> 31, 810 --> 9, 820 --> 11, 918 --> 15, 864 --> 17, 1573 --> 28, 552 --> 10, 20 --> 17, 67 --> 60, 10 --> 10, 9 --> 9, 6 --> 6, 11 --> 11, 10 --> 10, 23 --> 23, 7 --> 7 )
[LOG] Average clause size reduction: 101.254 --> 2.75148 (205.083 --> 4.29167, 197.043 --> 3.82609, 163.167 --> 2.58333, 135 --> 1.5, 136.667 --> 1.83333, 131.143 --> 2.14286, 123.429 --> 2.42857, 131.083 --> 2.33333, 110.4 --> 2, 2.22222 --> 1.88889, 3.52632 --> 3.15789, 1.42857 --> 1.42857, 1.8 --> 1.8, 1.5 --> 1.5, 2.2 --> 2.2, 2 --> 2, 2.3 --> 2.3, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 5.06781 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.24 sec (Real time) / 5.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 441 7 30 1 397
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 6.69008 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 355 new AND gates.
[LOG] Size before ABC: 436 AND gates.
[LOG] Size after ABC: 354 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.59826/7 sec (0.030038/0 sec, 0.027689/0 sec, 0.106837/0 sec, 0.043984/0 sec, 0.051821/0 sec, 0.047876/0 sec, 0.316454/1 sec, 0.387913/0 sec, 0.176479/0 sec, 0.301408/0 sec, 0.684111/1 sec, 0.900285/1 sec, 0.886567/1 sec, 0.67044/1 sec, 0.249347/0 sec, 0.350276/0 sec, 0.439604/1 sec, 0.32555/0 sec, 0.232547/0 sec, 0.369033/1 sec )
[LOG] Nr of iterations: 306 (2, 7, 37, 7, 10, 8, 23, 27, 31, 25, 1, 5, 14, 5, 7, 5, 22, 23, 24, 23 )
[LOG] Total clause computation time: 0.745734/0 sec (0.027622/0.027622 sec, 0.023197/0.023197 sec, 0.037987/0.037987 sec, 0.033655/0.033655 sec, 0.03455/0.03455 sec, 0.035176/0.035176 sec, 0.05471/0.05471 sec, 0.066412/0.066412 sec, 0.082881/0.082881 sec, 0.216218/0.216218 sec, 0.013069/0.013069 sec, 0.017462/0.017462 sec, 0.013622/0.013622 sec, 0.005117/0.005117 sec, 0.011625/0.011625 sec, 0.012467/0.012467 sec, 0.018056/0.018056 sec, 0.019326/0.019326 sec, 0.00861/0.00861 sec, 0.013972/0.013972 sec )
[LOG] Total clause minimization time: 5.80901/7 sec (0.000264/0.000264 sec, 0.00255/0.00255 sec, 0.065831/0.065831 sec, 0.008166/0.008166 sec, 0.015036/0.015036 sec, 0.010583/0.010583 sec, 0.258972/0.258972 sec, 0.318582/0.318582 sec, 0.089895/0.089895 sec, 0.081875/0.081875 sec, 0.669629/0.669629 sec, 0.881202/0.881202 sec, 0.871118/0.871118 sec, 0.663884/0.663884 sec, 0.236128/0.236128 sec, 0.336312/0.336312 sec, 0.419591/0.419591 sec, 0.304258/0.304258 sec, 0.222003/0.222003 sec, 0.353129/0.353129 sec )
[LOG] Total clause size reduction: 31554 --> 925 (286 --> 1, 1638 --> 12, 8028 --> 188, 1272 --> 10, 1782 --> 18, 1316 --> 10, 3960 --> 76, 4472 --> 102, 4710 --> 110, 3744 --> 64, 1 --> 1, 9 --> 9, 31 --> 30, 7 --> 7, 10 --> 10, 6 --> 6, 76 --> 72, 79 --> 75, 68 --> 65, 59 --> 59 )
[LOG] Average clause size reduction: 103.118 --> 3.02288 (143 --> 0.5, 234 --> 1.71429, 216.973 --> 5.08108, 181.714 --> 1.42857, 178.2 --> 1.8, 164.5 --> 1.25, 172.174 --> 3.30435, 165.63 --> 3.77778, 151.935 --> 3.54839, 149.76 --> 2.56, 1 --> 1, 1.8 --> 1.8, 2.21429 --> 2.14286, 1.4 --> 1.4, 1.42857 --> 1.42857, 1.2 --> 1.2, 3.45455 --> 3.27273, 3.43478 --> 3.26087, 2.83333 --> 2.70833, 2.56522 --> 2.56522 )
[LOG] Overall execution time: 6.69304 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.90 sec (Real time) / 6.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.90 sec (Real time) / 1.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 650 8 33 1 600
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 31.4884 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 636 new AND gates.
[LOG] Size before ABC: 785 AND gates.
[LOG] Size after ABC: 634 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 31.3389/31 sec (0.043874/0 sec, 0.046519/0 sec, 0.097086/0 sec, 0.08125/0 sec, 0.067799/0 sec, 0.063054/0 sec, 0.081673/0 sec, 0.391796/1 sec, 0.433647/0 sec, 1.72178/2 sec, 3.7727/4 sec, 3.78221/4 sec, 2.45073/2 sec, 3.43885/4 sec, 2.13697/2 sec, 1.04983/1 sec, 2.89958/3 sec, 1.23713/1 sec, 0.869757/1 sec, 1.99526/2 sec, 0.582118/0 sec, 0.809266/1 sec, 1.73248/2 sec, 1.55354/1 sec )
[LOG] Nr of iterations: 492 (2, 8, 24, 15, 13, 10, 11, 27, 39, 82, 41, 15, 1, 1, 19, 8, 10, 6, 8, 26, 36, 46, 31, 13 )
[LOG] Total clause computation time: 2.22684/3 sec (0.040947/0.040947 sec, 0.040044/0.040044 sec, 0.047219/0.047219 sec, 0.048262/0.048262 sec, 0.043856/0.043856 sec, 0.042256/0.042256 sec, 0.044582/0.044582 sec, 0.306247/0.306247 sec, 0.321249/0.321249 sec, 0.160077/0.160077 sec, 0.125932/0.125932 sec, 0.217588/0.217588 sec, 0.021811/0.021811 sec, 0.025727/0.025727 sec, 0.018744/0.018744 sec, 0.091372/0.091372 sec, 0.010607/0.010607 sec, 0.00999/0.00999 sec, 0.013989/0.013989 sec, 0.384505/0.384505 sec, 0.038381/0.038381 sec, 0.130416/0.130416 sec, 0.022757/0.022757 sec, 0.020277/0.020277 sec )
[LOG] Total clause minimization time: 29.0357/28 sec (0.000297/0.000297 sec, 0.003959/0.003959 sec, 0.046861/0.046861 sec, 0.030243/0.030243 sec, 0.021178/0.021178 sec, 0.018159/0.018159 sec, 0.034482/0.034482 sec, 0.082294/0.082294 sec, 0.108317/0.108317 sec, 1.55517/1.55517 sec, 3.64152/3.64152 sec, 3.56032/3.56032 sec, 2.42666/2.42666 sec, 3.41079/3.41079 sec, 2.11509/2.11509 sec, 0.955711/0.955711 sec, 2.88649/2.88649 sec, 1.22472/1.22472 sec, 0.853191/0.853191 sec, 1.60749/1.60749 sec, 0.540107/0.540107 sec, 0.675166/0.675166 sec, 1.70668/1.70668 sec, 1.5308/1.5308 sec )
[LOG] Total clause size reduction: 57368 --> 1904 (330 --> 1, 2191 --> 16, 6026 --> 76, 3458 --> 45, 2808 --> 19, 1971 --> 16, 2220 --> 16, 5954 --> 127, 8398 --> 183, 14013 --> 582, 6880 --> 157, 2394 --> 31, 1 --> 1, 1 --> 1, 49 --> 47, 12 --> 10, 15 --> 15, 9 --> 9, 12 --> 11, 127 --> 111, 166 --> 148, 216 --> 165, 89 --> 89, 28 --> 28 )
[LOG] Average clause size reduction: 116.602 --> 3.86992 (165 --> 0.5, 273.875 --> 2, 251.083 --> 3.16667, 230.533 --> 3, 216 --> 1.46154, 197.1 --> 1.6, 201.818 --> 1.45455, 220.519 --> 4.7037, 215.333 --> 4.69231, 170.89 --> 7.09756, 167.805 --> 3.82927, 159.6 --> 2.06667, 1 --> 1, 1 --> 1, 2.57895 --> 2.47368, 1.5 --> 1.25, 1.5 --> 1.5, 1.5 --> 1.5, 1.5 --> 1.375, 4.88462 --> 4.26923, 4.61111 --> 4.11111, 4.69565 --> 3.58696, 2.87097 --> 2.87097, 2.15385 --> 2.15385 )
[LOG] Overall execution time: 31.4919 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.79 sec (Real time) / 31.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.20 sec (Real time) / 4.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 974 9 37 1 918
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 74.0141 sec CPU time.
[LOG] Relation determinization time: 75 sec real time.
[LOG] Final circuit size: 856 new AND gates.
[LOG] Size before ABC: 1091 AND gates.
[LOG] Size after ABC: 853 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 73.7535/74 sec (0.069034/0 sec, 0.084735/1 sec, 0.293553/0 sec, 0.115435/0 sec, 0.123971/0 sec, 0.132505/0 sec, 0.155395/0 sec, 0.284021/1 sec, 0.896769/1 sec, 0.630281/0 sec, 1.63062/2 sec, 1.35092/1 sec, 7.44145/8 sec, 12.6813/12 sec, 8.91721/9 sec, 2.53556/3 sec, 1.64409/1 sec, 1.68453/2 sec, 6.44487/7 sec, 5.45598/5 sec, 1.61355/2 sec, 4.77728/4 sec, 5.91344/6 sec, 1.30272/2 sec, 1.03564/1 sec, 6.53866/6 sec )
[LOG] Nr of iterations: 652 (2, 2, 60, 14, 14, 14, 15, 11, 31, 31, 75, 98, 11, 1, 1, 32, 9, 7, 8, 9, 9, 30, 29, 47, 82, 10 )
[LOG] Total clause computation time: 5.2295/5 sec (0.063993/0.063993 sec, 0.080985/0.080985 sec, 0.088498/0.088498 sec, 0.074648/0.074648 sec, 0.071832/0.071832 sec, 0.088259/0.088259 sec, 0.102102/0.102102 sec, 0.240412/0.240412 sec, 0.115678/0.115678 sec, 0.131583/0.131583 sec, 0.215806/0.215806 sec, 0.414548/0.414548 sec, 0.301734/0.301734 sec, 0.031247/0.031247 sec, 0.037488/0.037488 sec, 1.42004/1.42004 sec, 0.029484/0.029484 sec, 0.022298/0.022298 sec, 0.010567/0.010567 sec, 0.021631/0.021631 sec, 0.021674/0.021674 sec, 0.537368/0.537368 sec, 0.847937/0.847937 sec, 0.037267/0.037267 sec, 0.105889/0.105889 sec, 0.116536/0.116536 sec )
[LOG] Total clause minimization time: 68.397/69 sec (0.001187/0.001187 sec, 0.00031/0.00031 sec, 0.199083/0.199083 sec, 0.03663/0.03663 sec, 0.047957/0.047957 sec, 0.040004/0.040004 sec, 0.048882/0.048882 sec, 0.039374/0.039374 sec, 0.775915/0.775915 sec, 0.492426/0.492426 sec, 1.40619/1.40619 sec, 0.924705/0.924705 sec, 7.13375/7.13375 sec, 12.647/12.647 sec, 8.87626/8.87626 sec, 1.11097/1.11097 sec, 1.61075/1.61075 sec, 1.65836/1.65836 sec, 6.43083/6.43083 sec, 5.4306/5.4306 sec, 1.58801/1.58801 sec, 4.23545/4.23545 sec, 5.06121/5.06121 sec, 1.26038/1.26038 sec, 0.922246/0.922246 sec, 6.41852/6.41852 sec )
[LOG] Total clause size reduction: 81016 --> 2795 (375 --> 1, 354 --> 1, 16815 --> 337, 3575 --> 41, 3406 --> 41, 3237 --> 24, 3290 --> 30, 2250 --> 18, 6510 --> 119, 6270 --> 161, 13912 --> 480, 18139 --> 562, 1860 --> 30, 1 --> 1, 1 --> 1, 84 --> 80, 13 --> 12, 9 --> 9, 11 --> 11, 15 --> 14, 15 --> 15, 119 --> 112, 149 --> 136, 176 --> 164, 400 --> 365, 30 --> 30 )
[LOG] Average clause size reduction: 124.258 --> 4.28681 (187.5 --> 0.5, 177 --> 0.5, 280.25 --> 5.61667, 255.357 --> 2.92857, 243.286 --> 2.92857, 231.214 --> 1.71429, 219.333 --> 2, 204.545 --> 1.63636, 210 --> 3.83871, 202.258 --> 5.19355, 185.493 --> 6.4, 185.092 --> 5.73469, 169.091 --> 2.72727, 1 --> 1, 1 --> 1, 2.625 --> 2.5, 1.44444 --> 1.33333, 1.28571 --> 1.28571, 1.375 --> 1.375, 1.66667 --> 1.55556, 1.66667 --> 1.66667, 3.96667 --> 3.73333, 5.13793 --> 4.68966, 3.74468 --> 3.48936, 4.87805 --> 4.45122, 3 --> 3 )
[LOG] Overall execution time: 74.0183 sec CPU time.
[LOG] Overall execution time: 75 sec real time.
Synthesis time: 74.41 sec (Real time) / 73.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.06 sec (Real time) / 4.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1238 10 40 1 1178
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 92.7758 sec CPU time.
[LOG] Relation determinization time: 93 sec real time.
[LOG] Final circuit size: 946 new AND gates.
[LOG] Size before ABC: 1234 AND gates.
[LOG] Size after ABC: 945 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 92.5308/93 sec (0.074987/0 sec, 0.066133/0 sec, 0.163723/0 sec, 0.075353/0 sec, 0.089741/1 sec, 0.089899/0 sec, 0.111593/0 sec, 0.117498/0 sec, 0.491905/0 sec, 0.658604/1 sec, 0.430526/0 sec, 1.35862/2 sec, 1.49919/1 sec, 7.21203/8 sec, 10.0521/10 sec, 7.5609/7 sec, 9.61592/10 sec, 7.43095/7 sec, 9.95106/10 sec, 3.60733/4 sec, 2.19738/2 sec, 8.10459/8 sec, 5.27479/6 sec, 3.79824/3 sec, 5.37951/6 sec, 1.40585/1 sec, 2.87233/3 sec, 2.83999/3 sec )
[LOG] Nr of iterations: 660 (2, 11, 27, 5, 13, 13, 15, 14, 30, 14, 22, 74, 107, 27, 1, 2, 19, 4, 9, 9, 13, 7, 29, 11, 21, 49, 89, 23 )
[LOG] Total clause computation time: 4.69562/7 sec (0.070848/0.070848 sec, 0.056309/0.056309 sec, 0.066972/0.066972 sec, 0.051107/0.051107 sec, 0.059401/0.059401 sec, 0.05455/0.05455 sec, 0.058686/0.058686 sec, 0.065138/0.065138 sec, 0.352088/0.352088 sec, 0.109707/0.109707 sec, 0.323845/0.323845 sec, 0.14113/0.14113 sec, 0.275859/0.275859 sec, 0.571213/0.571213 sec, 0.271006/0.271006 sec, 0.266388/0.266388 sec, 0.179741/0.179741 sec, 0.012211/0.012211 sec, 0.026581/0.026581 sec, 0.014777/0.014777 sec, 0.134627/0.134627 sec, 0.015667/0.015667 sec, 0.870384/0.870384 sec, 0.017946/0.017946 sec, 0.272314/0.272314 sec, 0.089084/0.089084 sec, 0.141667/0.141667 sec, 0.126372/0.126372 sec )
[LOG] Total clause minimization time: 87.7051/85 sec (0.000363/0.000363 sec, 0.006263/0.006263 sec, 0.092635/0.092635 sec, 0.020769/0.020769 sec, 0.026582/0.026582 sec, 0.031648/0.031648 sec, 0.049012/0.049012 sec, 0.048554/0.048554 sec, 0.135476/0.135476 sec, 0.544566/0.544566 sec, 0.102137/0.102137 sec, 1.2094/1.2094 sec, 1.21199/1.21199 sec, 6.63417/6.63417 sec, 9.77821/9.77821 sec, 7.29022/7.29022 sec, 9.43242/9.43242 sec, 7.41555/7.41555 sec, 9.92105/9.92105 sec, 3.58884/3.58884 sec, 2.0588/2.0588 sec, 8.08528/8.08528 sec, 4.39847/4.39847 sec, 3.7756/3.7756 sec, 5.10313/5.10313 sec, 1.31073/1.31073 sec, 2.72399/2.72399 sec, 2.70926/2.70926 sec )
[LOG] Total clause size reduction: 84007 --> 2885 (416 --> 1, 3910 --> 21, 8138 --> 113, 1220 --> 6, 3492 --> 19, 3456 --> 27, 3682 --> 23, 3237 --> 33, 6699 --> 148, 2873 --> 22, 4683 --> 89, 14673 --> 559, 21200 --> 645, 5174 --> 100, 1 --> 1, 2 --> 2, 45 --> 45, 6 --> 6, 13 --> 13, 13 --> 13, 20 --> 20, 12 --> 12, 148 --> 120, 18 --> 18, 89 --> 83, 254 --> 237, 451 --> 427, 82 --> 82 )
[LOG] Average clause size reduction: 127.283 --> 4.37121 (208 --> 0.5, 355.455 --> 1.90909, 301.407 --> 4.18519, 244 --> 1.2, 268.615 --> 1.46154, 265.846 --> 2.07692, 245.467 --> 1.53333, 231.214 --> 2.35714, 223.3 --> 4.93333, 205.214 --> 1.57143, 212.864 --> 4.04545, 198.284 --> 7.55405, 198.131 --> 6.02804, 191.63 --> 3.7037, 1 --> 1, 1 --> 1, 2.36842 --> 2.36842, 1.5 --> 1.5, 1.44444 --> 1.44444, 1.44444 --> 1.44444, 1.53846 --> 1.53846, 1.71429 --> 1.71429, 5.10345 --> 4.13793, 1.63636 --> 1.63636, 4.2381 --> 3.95238, 5.18367 --> 4.83673, 5.06742 --> 4.79775, 3.56522 --> 3.56522 )
[LOG] Overall execution time: 92.7804 sec CPU time.
[LOG] Overall execution time: 93 sec real time.
Synthesis time: 93.24 sec (Real time) / 92.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.40 sec (Real time) / 5.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1371 11 43 1 1304
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 137.117 sec CPU time.
[LOG] Relation determinization time: 138 sec real time.
[LOG] Final circuit size: 871 new AND gates.
[LOG] Size before ABC: 1093 AND gates.
[LOG] Size after ABC: 869 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 136.766/137 sec (0.091148/0 sec, 0.095053/0 sec, 0.177717/1 sec, 0.129909/0 sec, 0.146834/0 sec, 0.132044/0 sec, 0.133422/0 sec, 0.163613/0 sec, 0.642105/1 sec, 0.174297/0 sec, 0.759154/1 sec, 0.16197/0 sec, 2.00654/2 sec, 1.60772/2 sec, 1.73027/1 sec, 9.7517/10 sec, 17.2724/17 sec, 8.15098/9 sec, 8.36264/8 sec, 8.73372/9 sec, 2.36767/2 sec, 10.712/11 sec, 11.4598/11 sec, 6.73287/7 sec, 17.4083/18 sec, 5.86668/5 sec, 10.8074/11 sec, 8.84532/9 sec, 1.09811/1 sec, 1.04494/1 sec )
[LOG] Nr of iterations: 655 (4, 5, 35, 11, 16, 11, 14, 4, 40, 7, 36, 4, 77, 67, 38, 1, 2, 30, 5, 6, 7, 9, 3, 36, 6, 35, 3, 52, 55, 36 )
[LOG] Total clause computation time: 5.01689/3 sec (0.08264/0.08264 sec, 0.087496/0.087496 sec, 0.080765/0.080765 sec, 0.076956/0.076956 sec, 0.082245/0.082245 sec, 0.077599/0.077599 sec, 0.091607/0.091607 sec, 0.119754/0.119754 sec, 0.151862/0.151862 sec, 0.113869/0.113869 sec, 0.56164/0.56164 sec, 0.098475/0.098475 sec, 0.220216/0.220216 sec, 0.246403/0.246403 sec, 0.226013/0.226013 sec, 0.059454/0.059454 sec, 0.302311/0.302311 sec, 0.09471/0.09471 sec, 0.148674/0.148674 sec, 0.019048/0.019048 sec, 0.024912/0.024912 sec, 0.982735/0.982735 sec, 0.021336/0.021336 sec, 0.679618/0.679618 sec, 0.016807/0.016807 sec, 0.145329/0.145329 sec, 0.011205/0.011205 sec, 0.042998/0.042998 sec, 0.055868/0.055868 sec, 0.094349/0.094349 sec )
[LOG] Total clause minimization time: 131.581/134 sec (0.003252/0.003252 sec, 0.002735/0.002735 sec, 0.09103/0.09103 sec, 0.047853/0.047853 sec, 0.059449/0.059449 sec, 0.048768/0.048768 sec, 0.036387/0.036387 sec, 0.039031/0.039031 sec, 0.483713/0.483713 sec, 0.05505/0.05505 sec, 0.19015/0.19015 sec, 0.058003/0.058003 sec, 1.77605/1.77605 sec, 1.35038/1.35038 sec, 1.49583/1.49583 sec, 9.68889/9.68889 sec, 16.9661/16.9661 sec, 8.04934/8.04934 sec, 8.21015/8.21015 sec, 8.71094/8.71094 sec, 2.33875/2.33875 sec, 9.72526/9.72526 sec, 11.4343/11.4343 sec, 6.04735/6.04735 sec, 17.3875/17.3875 sec, 5.7155/5.7155 sec, 10.7922/10.7922 sec, 8.79586/8.79586 sec, 1.03613/1.03613 sec, 0.94527/0.94527 sec )
[LOG] Total clause size reduction: 93211 --> 2494 (1374 --> 5, 1716 --> 7, 11594 --> 104, 3310 --> 38, 4800 --> 49, 3150 --> 14, 3796 --> 18, 834 --> 5, 11778 --> 226, 1542 --> 8, 10115 --> 204, 741 --> 5, 15960 --> 454, 13794 --> 317, 7696 --> 120, 1 --> 1, 2 --> 2, 69 --> 68, 6 --> 6, 7 --> 7, 8 --> 8, 10 --> 10, 5 --> 5, 187 --> 158, 8 --> 8, 204 --> 157, 5 --> 5, 190 --> 184, 197 --> 189, 112 --> 112 )
[LOG] Average clause size reduction: 142.307 --> 3.80763 (343.5 --> 1.25, 343.2 --> 1.4, 331.257 --> 2.97143, 300.909 --> 3.45455, 300 --> 3.0625, 286.364 --> 1.27273, 271.143 --> 1.28571, 208.5 --> 1.25, 294.45 --> 5.65, 220.286 --> 1.14286, 280.972 --> 5.66667, 185.25 --> 1.25, 207.273 --> 5.8961, 205.881 --> 4.73134, 202.526 --> 3.15789, 1 --> 1, 1 --> 1, 2.3 --> 2.26667, 1.2 --> 1.2, 1.16667 --> 1.16667, 1.14286 --> 1.14286, 1.11111 --> 1.11111, 1.66667 --> 1.66667, 5.19444 --> 4.38889, 1.33333 --> 1.33333, 5.82857 --> 4.48571, 1.66667 --> 1.66667, 3.65385 --> 3.53846, 3.58182 --> 3.43636, 3.11111 --> 3.11111 )
[LOG] Overall execution time: 137.123 sec CPU time.
[LOG] Overall execution time: 138 sec real time.
Synthesis time: 137.64 sec (Real time) / 136.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.98 sec (Real time) / 7.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1337 12 46 1 1266
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 349.522 sec CPU time.
[LOG] Relation determinization time: 350 sec real time.
[LOG] Final circuit size: 1139 new AND gates.
[LOG] Size before ABC: 1440 AND gates.
[LOG] Size after ABC: 1138 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 348.978/350 sec (0.190481/1 sec, 0.171209/0 sec, 0.231848/0 sec, 0.143112/0 sec, 0.194897/0 sec, 0.202495/0 sec, 0.197118/1 sec, 0.196421/0 sec, 0.78969/1 sec, 0.22091/0 sec, 0.830219/1 sec, 0.529336/0 sec, 0.572989/1 sec, 12.1791/12 sec, 34.243/34 sec, 3.72091/4 sec, 16.8132/17 sec, 23.1083/23 sec, 2.79841/3 sec, 19.9894/20 sec, 26.3717/26 sec, 19.473/20 sec, 22.6998/22 sec, 23.4444/24 sec, 17.4648/17 sec, 16.7003/17 sec, 26.8683/27 sec, 15.9532/16 sec, 3.26336/3 sec, 2.41102/3 sec, 2.13803/2 sec, 16.2315/16 sec, 14.5612/15 sec, 24.0746/24 sec )
[LOG] Nr of iterations: 895 (2, 17, 26, 4, 13, 20, 22, 8, 39, 9, 54, 18, 10, 132, 61, 75, 22, 1, 7, 19, 3, 6, 12, 15, 2, 32, 8, 49, 11, 7, 72, 51, 53, 15 )
[LOG] Total clause computation time: 16.6716/16 sec (0.183108/0.183108 sec, 0.146684/0.146684 sec, 0.103608/0.103608 sec, 0.100774/0.100774 sec, 0.116892/0.116892 sec, 0.113175/0.113175 sec, 0.114266/0.114266 sec, 0.101216/0.101216 sec, 0.504802/0.504802 sec, 0.141938/0.141938 sec, 0.224351/0.224351 sec, 0.124996/0.124996 sec, 0.144247/0.144247 sec, 1.26449/1.26449 sec, 0.701184/0.701184 sec, 0.369398/0.369398 sec, 1.04463/1.04463 sec, 4.36455/4.36455 sec, 0.770662/0.770662 sec, 0.132857/0.132857 sec, 0.038239/0.038239 sec, 0.070783/0.070783 sec, 0.093058/0.093058 sec, 0.127944/0.127944 sec, 0.023143/0.023143 sec, 0.713088/0.713088 sec, 0.026802/0.026802 sec, 0.393627/0.393627 sec, 0.474877/0.474877 sec, 0.021921/0.021921 sec, 0.171703/0.171703 sec, 3.12334/3.12334 sec, 0.486916/0.486916 sec, 0.138344/0.138344 sec )
[LOG] Total clause minimization time: 332.008/334 sec (0.000507/0.000507 sec, 0.017666/0.017666 sec, 0.120772/0.120772 sec, 0.036573/0.036573 sec, 0.071533/0.071533 sec, 0.082981/0.082981 sec, 0.076158/0.076158 sec, 0.088352/0.088352 sec, 0.275529/0.275529 sec, 0.072358/0.072358 sec, 0.596478/0.596478 sec, 0.396729/0.396729 sec, 0.421159/0.421159 sec, 10.8905/10.8905 sec, 33.5258/33.5258 sec, 3.33373/3.33373 sec, 15.7585/15.7585 sec, 18.7386/18.7386 sec, 2.02154/2.02154 sec, 19.8491/19.8491 sec, 26.3278/26.3278 sec, 19.3952/19.3952 sec, 22.5987/22.5987 sec, 23.3091/23.3091 sec, 17.4358/17.4358 sec, 15.9773/15.9773 sec, 26.8352/26.8352 sec, 15.5481/15.5481 sec, 2.78206/2.78206 sec, 2.38301/2.38301 sec, 1.95411/1.95411 sec, 13.0966/13.0966 sec, 14.0608/14.0608 sec, 23.9295/23.9295 sec )
[LOG] Total clause size reduction: 146413 --> 4068 (513 --> 1, 7680 --> 45, 9675 --> 108, 1113 --> 5, 4452 --> 23, 6764 --> 38, 7476 --> 52, 2289 --> 16, 12350 --> 359, 2456 --> 13, 17119 --> 312, 4845 --> 30, 2475 --> 16, 30261 --> 1118, 13800 --> 256, 16946 --> 371, 4788 --> 61, 1 --> 1, 12 --> 12, 45 --> 45, 5 --> 5, 7 --> 7, 16 --> 15, 24 --> 23, 3 --> 3, 270 --> 231, 13 --> 13, 257 --> 193, 17 --> 16, 10 --> 9, 357 --> 305, 162 --> 154, 182 --> 182, 30 --> 30 )
[LOG] Average clause size reduction: 163.59 --> 4.54525 (256.5 --> 0.5, 451.765 --> 2.64706, 372.115 --> 4.15385, 278.25 --> 1.25, 342.462 --> 1.76923, 338.2 --> 1.9, 339.818 --> 2.36364, 286.125 --> 2, 316.667 --> 9.20513, 272.889 --> 1.44444, 317.019 --> 5.77778, 269.167 --> 1.66667, 247.5 --> 1.6, 229.25 --> 8.4697, 226.23 --> 4.19672, 225.947 --> 4.94667, 217.636 --> 2.77273, 1 --> 1, 1.71429 --> 1.71429, 2.36842 --> 2.36842, 1.66667 --> 1.66667, 1.16667 --> 1.16667, 1.33333 --> 1.25, 1.6 --> 1.53333, 1.5 --> 1.5, 8.4375 --> 7.21875, 1.625 --> 1.625, 5.2449 --> 3.93878, 1.54545 --> 1.45455, 1.42857 --> 1.28571, 4.95833 --> 4.23611, 3.17647 --> 3.01961, 3.43396 --> 3.43396, 2 --> 2 )
[LOG] Overall execution time: 349.528 sec CPU time.
[LOG] Overall execution time: 350 sec real time.
Synthesis time: 350.28 sec (Real time) / 347.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.40 sec (Real time) / 7.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1661 13 50 1 1582
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 233.764 sec CPU time.
[LOG] Relation determinization time: 234 sec real time.
[LOG] Final circuit size: 803 new AND gates.
[LOG] Size before ABC: 958 AND gates.
[LOG] Size after ABC: 802 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 233.126/233 sec (0.107931/0 sec, 0.107476/0 sec, 0.209102/0 sec, 0.345937/0 sec, 0.341337/1 sec, 0.28017/0 sec, 2.04627/2 sec, 0.220561/0 sec, 0.570667/1 sec, 0.230184/0 sec, 0.249019/0 sec, 4.60295/5 sec, 0.559622/0 sec, 0.647884/1 sec, 0.233433/0 sec, 1.0085/1 sec, 13.3984/14 sec, 13.6512/13 sec, 6.15618/7 sec, 8.4197/8 sec, 14.1512/14 sec, 9.73153/10 sec, 12.7094/13 sec, 2.49408/2 sec, 10.6089/11 sec, 14.2413/14 sec, 15.9964/16 sec, 12.9064/13 sec, 11.7871/12 sec, 10.3098/10 sec, 14.2932/14 sec, 12.3029/13 sec, 18.3772/18 sec, 2.01832/2 sec, 10.3027/11 sec, 7.50934/7 sec )
[LOG] Nr of iterations: 602 (9, 10, 2, 33, 32, 18, 10, 7, 20, 10, 11, 16, 7, 15, 9, 77, 38, 26, 8, 5, 1, 26, 26, 11, 8, 6, 14, 8, 10, 14, 4, 13, 8, 41, 29, 20 )
[LOG] Total clause computation time: 22.1413/21 sec (0.094803/0.094803 sec, 0.090939/0.090939 sec, 0.201921/0.201921 sec, 0.154589/0.154589 sec, 0.157974/0.157974 sec, 0.187427/0.187427 sec, 0.158228/0.158228 sec, 0.14106/0.14106 sec, 0.174848/0.174848 sec, 0.15305/0.15305 sec, 0.174899/0.174899 sec, 0.161453/0.161453 sec, 0.159979/0.159979 sec, 0.206228/0.206228 sec, 0.158964/0.158964 sec, 0.618361/0.618361 sec, 0.466635/0.466635 sec, 1.1399/1.1399 sec, 5.29907/5.29907 sec, 6.51619/6.51619 sec, 0.775966/0.775966 sec, 0.18224/0.18224 sec, 1.3677/1.3677 sec, 0.019141/0.019141 sec, 0.041035/0.041035 sec, 0.016662/0.016662 sec, 0.034732/0.034732 sec, 0.476976/0.476976 sec, 0.164747/0.164747 sec, 0.034462/0.034462 sec, 0.010036/0.010036 sec, 0.032619/0.032619 sec, 0.022784/0.022784 sec, 0.505626/0.505626 sec, 1.8267/1.8267 sec, 0.213387/0.213387 sec )
[LOG] Total clause minimization time: 210.735/211 sec (0.005878/0.005878 sec, 0.010004/0.010004 sec, 0.000443/0.000443 sec, 0.18173/0.18173 sec, 0.174152/0.174152 sec, 0.085551/0.085551 sec, 1.88076/1.88076 sec, 0.072123/0.072123 sec, 0.388325/0.388325 sec, 0.069434/0.069434 sec, 0.066954/0.066954 sec, 4.4339/4.4339 sec, 0.392608/0.392608 sec, 0.434408/0.434408 sec, 0.067533/0.067533 sec, 0.379113/0.379113 sec, 12.9208/12.9208 sec, 12.5014/12.5014 sec, 0.852124/0.852124 sec, 1.89855/1.89855 sec, 13.3709/13.3709 sec, 9.54189/9.54189 sec, 11.3346/11.3346 sec, 2.46953/2.46953 sec, 10.5623/10.5623 sec, 14.2197/14.2197 sec, 15.9561/15.9561 sec, 12.4241/12.4241 sec, 11.617/11.617 sec, 10.2696/10.2696 sec, 14.278/14.278 sec, 12.2646/12.2646 sec, 18.3484/18.3484 sec, 1.50515/1.50515 sec, 8.46817/8.46817 sec, 7.2893/7.2893 sec )
[LOG] Total clause size reduction: 111049 --> 2265 (3904 --> 18, 4383 --> 31, 550 --> 1, 16192 --> 291, 15655 --> 200, 6086 --> 30, 3132 --> 19, 2010 --> 9, 6137 --> 46, 2970 --> 20, 3070 --> 22, 4575 --> 29, 1632 --> 41, 4046 --> 34, 2000 --> 18, 18848 --> 420, 8991 --> 190, 6050 --> 104, 18 --> 18, 9 --> 9, 1 --> 1, 198 --> 163, 125 --> 93, 15 --> 15, 13 --> 13, 9 --> 9, 26 --> 26, 16 --> 16, 22 --> 22, 24 --> 24, 8 --> 8, 30 --> 29, 18 --> 18, 110 --> 110, 119 --> 111, 57 --> 57 )
[LOG] Average clause size reduction: 184.467 --> 3.76246 (433.778 --> 2, 438.3 --> 3.1, 275 --> 0.5, 490.667 --> 8.81818, 489.219 --> 6.25, 338.111 --> 1.66667, 313.2 --> 1.9, 287.143 --> 1.28571, 306.85 --> 2.3, 297 --> 2, 279.091 --> 2, 285.938 --> 1.8125, 233.143 --> 5.85714, 269.733 --> 2.26667, 222.222 --> 2, 244.779 --> 5.45455, 236.605 --> 5, 232.692 --> 4, 2.25 --> 2.25, 1.8 --> 1.8, 1 --> 1, 7.61538 --> 6.26923, 4.80769 --> 3.57692, 1.36364 --> 1.36364, 1.625 --> 1.625, 1.5 --> 1.5, 1.85714 --> 1.85714, 2 --> 2, 2.2 --> 2.2, 1.71429 --> 1.71429, 2 --> 2, 2.30769 --> 2.23077, 2.25 --> 2.25, 2.68293 --> 2.68293, 4.10345 --> 3.82759, 2.85 --> 2.85 )
[LOG] Overall execution time: 233.771 sec CPU time.
[LOG] Overall execution time: 234 sec real time.
Synthesis time: 234.34 sec (Real time) / 232.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.60 sec (Real time) / 6.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1362 14 53 1 1278
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 330.46 sec CPU time.
[LOG] Relation determinization time: 331 sec real time.
[LOG] Final circuit size: 820 new AND gates.
[LOG] Size before ABC: 1002 AND gates.
[LOG] Size after ABC: 819 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 329.532/330 sec (0.137201/0 sec, 0.148861/0 sec, 0.273278/1 sec, 0.401689/0 sec, 0.481443/1 sec, 0.237989/0 sec, 0.356159/0 sec, 0.28454/0 sec, 0.285603/1 sec, 0.721273/0 sec, 0.289353/1 sec, 0.33267/0 sec, 0.730573/1 sec, 0.866787/1 sec, 0.45298/0 sec, 0.878479/1 sec, 1.18672/1 sec, 8.20707/8 sec, 14.8123/15 sec, 13.9547/14 sec, 17.3307/18 sec, 19.7286/19 sec, 13.2244/14 sec, 16.3765/16 sec, 8.94557/9 sec, 8.59663/9 sec, 28.6299/28 sec, 15.415/16 sec, 14.1426/14 sec, 22.2323/22 sec, 16.8095/17 sec, 2.74517/3 sec, 28.1046/28 sec, 16.1407/16 sec, 20.0082/20 sec, 12.688/13 sec, 12.4561/12 sec, 10.9177/11 sec )
[LOG] Nr of iterations: 660 (9, 3, 2, 28, 33, 11, 15, 13, 13, 14, 11, 13, 18, 12, 11, 21, 85, 51, 33, 6, 1, 1, 19, 11, 8, 13, 10, 12, 10, 8, 11, 13, 10, 7, 16, 48, 38, 22 )
[LOG] Total clause computation time: 30.7217/33 sec (0.121128/0.121128 sec, 0.140618/0.140618 sec, 0.265243/0.265243 sec, 0.192188/0.192188 sec, 0.243125/0.243125 sec, 0.165611/0.165611 sec, 0.261672/0.261672 sec, 0.192415/0.192415 sec, 0.198322/0.198322 sec, 0.581262/0.581262 sec, 0.1784/0.1784 sec, 0.233895/0.233895 sec, 0.220175/0.220175 sec, 0.35923/0.35923 sec, 0.29651/0.29651 sec, 0.278953/0.278953 sec, 0.343754/0.343754 sec, 0.602212/0.602212 sec, 1.12626/1.12626 sec, 13.156/13.156 sec, 7.308/7.308 sec, 0.053536/0.053536 sec, 0.222142/0.222142 sec, 1.96581/1.96581 sec, 0.832317/0.832317 sec, 0.024011/0.024011 sec, 0.045517/0.045517 sec, 0.046607/0.046607 sec, 0.0406/0.0406 sec, 0.018936/0.018936 sec, 0.029105/0.029105 sec, 0.023057/0.023057 sec, 0.033533/0.033533 sec, 0.027188/0.027188 sec, 0.061983/0.061983 sec, 0.307655/0.307655 sec, 0.248321/0.248321 sec, 0.276412/0.276412 sec )
[LOG] Total clause minimization time: 298.509/297 sec (0.008107/0.008107 sec, 0.001354/0.001354 sec, 0.000625/0.000625 sec, 0.199606/0.199606 sec, 0.227819/0.227819 sec, 0.064662/0.064662 sec, 0.086034/0.086034 sec, 0.084116/0.084116 sec, 0.079372/0.079372 sec, 0.131318/0.131318 sec, 0.102968/0.102968 sec, 0.090518/0.090518 sec, 0.501577/0.501577 sec, 0.498967/0.498967 sec, 0.147775/0.147775 sec, 0.590063/0.590063 sec, 0.828252/0.828252 sec, 7.59194/7.59194 sec, 13.6744/13.6744 sec, 0.792655/0.792655 sec, 10.0173/10.0173 sec, 19.6697/19.6697 sec, 12.9942/12.9942 sec, 14.4039/14.4039 sec, 8.10739/8.10739 sec, 8.56693/8.56693 sec, 28.5781/28.5781 sec, 15.3619/15.3619 sec, 14.0959/14.0959 sec, 22.2075/22.2075 sec, 16.7743/16.7743 sec, 2.71601/2.71601 sec, 28.0651/28.0651 sec, 16.108/16.108 sec, 19.94/19.94 sec, 12.369/12.369 sec, 12.1976/12.1976 sec, 10.6338/10.6338 sec )
[LOG] Total clause size reduction: 127769 --> 2461 (4176 --> 24, 1042 --> 3, 590 --> 1, 14688 --> 307, 17152 --> 180, 3840 --> 15, 5236 --> 29, 4332 --> 23, 4188 --> 20, 4628 --> 38, 3230 --> 21, 3972 --> 28, 5253 --> 50, 3146 --> 37, 2730 --> 29, 5720 --> 73, 22008 --> 413, 12850 --> 275, 8192 --> 121, 14 --> 14, 1 --> 1, 1 --> 1, 170 --> 158, 27 --> 26, 11 --> 11, 23 --> 23, 16 --> 16, 20 --> 20, 18 --> 18, 14 --> 14, 21 --> 21, 25 --> 25, 20 --> 20, 14 --> 14, 35 --> 35, 147 --> 147, 159 --> 150, 60 --> 60 )
[LOG] Average clause size reduction: 193.589 --> 3.72879 (464 --> 2.66667, 347.333 --> 1, 295 --> 0.5, 524.571 --> 10.9643, 519.758 --> 5.45455, 349.091 --> 1.36364, 349.067 --> 1.93333, 333.231 --> 1.76923, 322.154 --> 1.53846, 330.571 --> 2.71429, 293.636 --> 1.90909, 305.538 --> 2.15385, 291.833 --> 2.77778, 262.167 --> 3.08333, 248.182 --> 2.63636, 272.381 --> 3.47619, 258.918 --> 4.85882, 251.961 --> 5.39216, 248.242 --> 3.66667, 2.33333 --> 2.33333, 1 --> 1, 1 --> 1, 8.94737 --> 8.31579, 2.45455 --> 2.36364, 1.375 --> 1.375, 1.76923 --> 1.76923, 1.6 --> 1.6, 1.66667 --> 1.66667, 1.8 --> 1.8, 1.75 --> 1.75, 1.90909 --> 1.90909, 1.92308 --> 1.92308, 2 --> 2, 2 --> 2, 2.1875 --> 2.1875, 3.0625 --> 3.0625, 4.18421 --> 3.94737, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 330.468 sec CPU time.
[LOG] Overall execution time: 331 sec real time.
Synthesis time: 331.09 sec (Real time) / 328.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.69 sec (Real time) / 4.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1419 15 56 1 1330
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 493.669 sec CPU time.
[LOG] Relation determinization time: 495 sec real time.
[LOG] Final circuit size: 1225 new AND gates.
[LOG] Size before ABC: 1449 AND gates.
[LOG] Size after ABC: 1224 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 492.866/494 sec (0.146194/0 sec, 0.130884/0 sec, 0.268712/1 sec, 1.19516/1 sec, 0.834592/1 sec, 0.45598/0 sec, 9.13502/9 sec, 0.819746/1 sec, 0.80363/1 sec, 0.800778/1 sec, 0.838996/1 sec, 0.833698/0 sec, 0.781111/1 sec, 12.3614/13 sec, 0.979584/1 sec, 10.5861/10 sec, 2.60638/3 sec, 2.00232/2 sec, 26.0157/26 sec, 21.4398/21 sec, 17.743/18 sec, 3.398/3 sec, 20.9168/21 sec, 15.1154/16 sec, 20.2376/20 sec, 21.8266/22 sec, 23.1793/23 sec, 26.1189/26 sec, 22.219/22 sec, 23.1404/23 sec, 22.0347/22 sec, 12.8534/13 sec, 28.6391/29 sec, 24.8726/25 sec, 21.3256/21 sec, 19.3357/20 sec, 14.0494/14 sec, 20.2911/20 sec, 28.946/29 sec, 13.5876/14 sec )
[LOG] Nr of iterations: 897 (13, 7, 2, 30, 52, 16, 9, 12, 14, 8, 10, 21, 14, 17, 17, 11, 113, 67, 51, 37, 11, 6, 1, 26, 20, 13, 8, 11, 12, 5, 8, 17, 12, 7, 11, 9, 102, 40, 24, 33 )
[LOG] Total clause computation time: 36.5991/34 sec (0.126419/0.126419 sec, 0.119134/0.119134 sec, 0.260549/0.260549 sec, 0.191943/0.191943 sec, 0.439562/0.439562 sec, 0.340242/0.340242 sec, 0.404434/0.404434 sec, 0.286531/0.286531 sec, 0.300484/0.300484 sec, 0.27434/0.27434 sec, 0.294056/0.294056 sec, 0.670056/0.670056 sec, 0.295096/0.295096 sec, 0.710632/0.710632 sec, 0.316655/0.316655 sec, 0.604856/0.604856 sec, 0.76042/0.76042 sec, 0.384163/0.384163 sec, 1.66043/1.66043 sec, 6.93649/6.93649 sec, 16.5676/16.5676 sec, 1.02332/1.02332 sec, 0.102893/0.102893 sec, 0.641159/0.641159 sec, 0.292019/0.292019 sec, 0.069887/0.069887 sec, 0.027949/0.027949 sec, 0.030825/0.030825 sec, 0.060917/0.060917 sec, 0.03365/0.03365 sec, 0.048522/0.048522 sec, 0.037669/0.037669 sec, 0.053705/0.053705 sec, 0.038796/0.038796 sec, 0.045707/0.045707 sec, 0.038414/0.038414 sec, 0.517417/0.517417 sec, 0.199049/0.199049 sec, 0.326206/0.326206 sec, 1.06681/1.06681 sec )
[LOG] Total clause minimization time: 455.879/460 sec (0.010987/0.010987 sec, 0.004023/0.004023 sec, 0.000415/0.000415 sec, 0.993565/0.993565 sec, 0.383039/0.383039 sec, 0.107169/0.107169 sec, 8.72223/8.72223 sec, 0.521631/0.521631 sec, 0.494259/0.494259 sec, 0.518023/0.518023 sec, 0.536455/0.536455 sec, 0.154646/0.154646 sec, 0.476987/0.476987 sec, 11.6401/11.6401 sec, 0.650794/0.650794 sec, 9.97148/9.97148 sec, 1.82434/1.82434 sec, 1.60198/1.60198 sec, 24.3377/24.3377 sec, 14.4852/14.4852 sec, 1.16776/1.16776 sec, 2.36571/2.36571 sec, 20.8072/20.8072 sec, 14.4638/14.4638 sec, 19.9367/19.9367 sec, 21.7488/21.7488 sec, 23.1442/23.1442 sec, 26.0808/26.0808 sec, 22.1512/22.1512 sec, 23.1001/23.1001 sec, 21.9789/21.9789 sec, 12.8079/12.8079 sec, 28.5781/28.5781 sec, 24.8269/24.8269 sec, 21.2723/21.2723 sec, 19.2904/19.2904 sec, 13.5176/13.5176 sec, 20.0828/20.0828 sec, 28.6117/28.6117 sec, 12.5114/12.5114 sec )
[LOG] Total clause size reduction: 180854 --> 3870 (6696 --> 32, 3342 --> 10, 632 --> 1, 16936 --> 237, 29376 --> 495, 6165 --> 27, 3200 --> 12, 4257 --> 15, 4875 --> 27, 2597 --> 19, 3231 --> 32, 7360 --> 42, 4355 --> 41, 5168 --> 107, 5120 --> 81, 2870 --> 28, 31920 --> 613, 18216 --> 385, 13550 --> 294, 9720 --> 176, 26 --> 26, 10 --> 9, 1 --> 1, 182 --> 145, 61 --> 56, 19 --> 19, 12 --> 12, 15 --> 15, 21 --> 21, 9 --> 9, 14 --> 14, 28 --> 28, 23 --> 23, 16 --> 16, 27 --> 27, 18 --> 18, 446 --> 422, 106 --> 106, 97 --> 92, 137 --> 137 )
[LOG] Average clause size reduction: 201.621 --> 4.31438 (515.077 --> 2.46154, 477.429 --> 1.42857, 316 --> 0.5, 564.533 --> 7.9, 564.923 --> 9.51923, 385.312 --> 1.6875, 355.556 --> 1.33333, 354.75 --> 1.25, 348.214 --> 1.92857, 324.625 --> 2.375, 323.1 --> 3.2, 350.476 --> 2, 311.071 --> 2.92857, 304 --> 6.29412, 301.176 --> 4.76471, 260.909 --> 2.54545, 282.478 --> 5.42478, 271.881 --> 5.74627, 265.686 --> 5.76471, 262.703 --> 4.75676, 2.36364 --> 2.36364, 1.66667 --> 1.5, 1 --> 1, 7 --> 5.57692, 3.05 --> 2.8, 1.46154 --> 1.46154, 1.5 --> 1.5, 1.36364 --> 1.36364, 1.75 --> 1.75, 1.8 --> 1.8, 1.75 --> 1.75, 1.64706 --> 1.64706, 1.91667 --> 1.91667, 2.28571 --> 2.28571, 2.45455 --> 2.45455, 2 --> 2, 4.37255 --> 4.13725, 2.65 --> 2.65, 4.04167 --> 3.83333, 4.15152 --> 4.15152 )
[LOG] Overall execution time: 493.677 sec CPU time.
[LOG] Overall execution time: 495 sec real time.
Synthesis time: 494.55 sec (Real time) / 490.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.99 sec (Real time) / 14.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1866 16 59 1 1772
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 636.073 sec CPU time.
[LOG] Relation determinization time: 638 sec real time.
[LOG] Final circuit size: 1632 new AND gates.
[LOG] Size before ABC: 1981 AND gates.
[LOG] Size after ABC: 1631 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 635.017/637 sec (0.194686/1 sec, 0.164209/0 sec, 0.355482/0 sec, 1.37801/1 sec, 1.87751/2 sec, 0.70492/1 sec, 0.858381/1 sec, 0.742619/1 sec, 0.809368/0 sec, 1.13373/2 sec, 0.922436/1 sec, 0.753145/0 sec, 1.26008/2 sec, 1.02297/1 sec, 1.13275/1 sec, 1.10751/1 sec, 3.6794/4 sec, 4.0595/4 sec, 2.56773/2 sec, 23.2787/23 sec, 28.3877/29 sec, 20.012/20 sec, 26.6563/27 sec, 24.2123/24 sec, 22.6235/23 sec, 27.3671/27 sec, 30.5205/31 sec, 35.0157/35 sec, 30.922/31 sec, 33.5021/33 sec, 21.9845/22 sec, 23.1027/23 sec, 30.3646/31 sec, 33.1305/33 sec, 30.7024/31 sec, 29.2858/29 sec, 30.7871/31 sec, 3.53998/4 sec, 22.8658/23 sec, 35.6513/35 sec, 31.5418/32 sec, 14.8385/15 sec )
[LOG] Nr of iterations: 1214 (6, 5, 2, 56, 48, 13, 14, 10, 13, 15, 20, 12, 12, 25, 11, 18, 194, 85, 67, 61, 42, 5, 2, 1, 53, 26, 12, 11, 9, 12, 10, 16, 9, 11, 20, 8, 15, 104, 46, 39, 38, 38 )
[LOG] Total clause computation time: 48.7989/49 sec (0.180012/0.180012 sec, 0.151424/0.151424 sec, 0.346314/0.346314 sec, 0.275058/0.275058 sec, 0.469268/0.469268 sec, 0.25728/0.25728 sec, 0.267961/0.267961 sec, 0.283322/0.283322 sec, 0.299095/0.299095 sec, 0.280195/0.280195 sec, 0.284499/0.284499 sec, 0.291306/0.291306 sec, 0.582024/0.582024 sec, 0.332164/0.332164 sec, 0.466114/0.466114 sec, 0.475623/0.475623 sec, 0.800218/0.800218 sec, 0.71238/0.71238 sec, 0.558918/0.558918 sec, 1.22042/1.22042 sec, 10.2539/10.2539 sec, 17.241/17.241 sec, 6.48715/6.48715 sec, 0.098233/0.098233 sec, 2.54705/2.54705 sec, 0.301762/0.301762 sec, 0.054654/0.054654 sec, 0.038128/0.038128 sec, 0.021178/0.021178 sec, 0.04179/0.04179 sec, 0.052606/0.052606 sec, 0.045363/0.045363 sec, 0.334016/0.334016 sec, 0.050165/0.050165 sec, 0.053615/0.053615 sec, 0.036537/0.036537 sec, 0.047069/0.047069 sec, 0.780107/0.780107 sec, 0.087767/0.087767 sec, 0.135296/0.135296 sec, 0.464564/0.464564 sec, 1.09338/1.09338 sec )
[LOG] Total clause minimization time: 585.663/588 sec (0.004968/0.004968 sec, 0.004069/0.004069 sec, 0.000484/0.000484 sec, 1.08933/1.08933 sec, 1.39579/1.39579 sec, 0.437345/0.437345 sec, 0.579652/0.579652 sec, 0.448881/0.448881 sec, 0.499744/0.499744 sec, 0.83615/0.83615 sec, 0.62673/0.62673 sec, 0.450615/0.450615 sec, 0.666657/0.666657 sec, 0.677978/0.677978 sec, 0.653719/0.653719 sec, 0.61943/0.61943 sec, 2.84769/2.84769 sec, 3.32066/3.32066 sec, 1.98241/1.98241 sec, 22.0296/22.0296 sec, 18.1099/18.1099 sec, 2.76196/2.76196 sec, 20.1596/20.1596 sec, 24.1049/24.1049 sec, 20.0587/20.0587 sec, 27.0535/27.0535 sec, 30.4563/30.4563 sec, 34.9685/34.9685 sec, 30.8902/30.8902 sec, 33.4508/33.4508 sec, 21.9222/21.9222 sec, 23.0475/23.0475 sec, 30.0204/30.0204 sec, 33.071/33.071 sec, 30.6385/30.6385 sec, 29.241/29.241 sec, 30.7296/30.7296 sec, 2.73914/2.73914 sec, 22.7659/22.7659 sec, 35.505/35.505 sec, 31.0647/31.0647 sec, 13.732/13.732 sec )
[LOG] Total clause size reduction: 261644 --> 6084 (2960 --> 11, 2400 --> 9, 672 --> 1, 34210 --> 707, 28858 --> 315, 5244 --> 17, 5538 --> 29, 3717 --> 11, 4812 --> 18, 5558 --> 37, 7505 --> 45, 3993 --> 23, 4081 --> 18, 8136 --> 56, 3270 --> 27, 5508 --> 38, 60216 --> 1530, 25116 --> 611, 19140 --> 352, 17100 --> 371, 11644 --> 155, 11 --> 11, 3 --> 3, 1 --> 1, 663 --> 422, 82 --> 77, 17 --> 17, 17 --> 17, 11 --> 11, 18 --> 18, 18 --> 18, 27 --> 27, 14 --> 14, 18 --> 18, 39 --> 39, 15 --> 15, 31 --> 31, 452 --> 451, 134 --> 132, 96 --> 96, 166 --> 152, 133 --> 133 )
[LOG] Average clause size reduction: 215.522 --> 5.01153 (493.333 --> 1.83333, 480 --> 1.8, 336 --> 0.5, 610.893 --> 12.625, 601.208 --> 6.5625, 403.385 --> 1.30769, 395.571 --> 2.07143, 371.7 --> 1.1, 370.154 --> 1.38462, 370.533 --> 2.46667, 375.25 --> 2.25, 332.75 --> 1.91667, 340.083 --> 1.5, 325.44 --> 2.24, 297.273 --> 2.45455, 306 --> 2.11111, 310.392 --> 7.8866, 295.482 --> 7.18824, 285.672 --> 5.25373, 280.328 --> 6.08197, 277.238 --> 3.69048, 2.2 --> 2.2, 1.5 --> 1.5, 1 --> 1, 12.5094 --> 7.96226, 3.15385 --> 2.96154, 1.41667 --> 1.41667, 1.54545 --> 1.54545, 1.22222 --> 1.22222, 1.5 --> 1.5, 1.8 --> 1.8, 1.6875 --> 1.6875, 1.55556 --> 1.55556, 1.63636 --> 1.63636, 1.95 --> 1.95, 1.875 --> 1.875, 2.06667 --> 2.06667, 4.34615 --> 4.33654, 2.91304 --> 2.86957, 2.46154 --> 2.46154, 4.36842 --> 4, 3.5 --> 3.5 )
[LOG] Overall execution time: 636.082 sec CPU time.
[LOG] Overall execution time: 638 sec real time.
Synthesis time: 637.74 sec (Real time) / 632.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.74 sec (Real time) / 19.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2313 17 62 1 2214
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 573.813 sec CPU time.
[LOG] Relation determinization time: 575 sec real time.
[LOG] Final circuit size: 1237 new AND gates.
[LOG] Size before ABC: 1536 AND gates.
[LOG] Size after ABC: 1236 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 572.367/573 sec (0.336138/0 sec, 0.329442/1 sec, 0.559469/0 sec, 1.30595/1 sec, 0.766794/1 sec, 0.873524/1 sec, 0.973127/1 sec, 0.920171/1 sec, 1.07488/1 sec, 1.52006/2 sec, 0.470818/0 sec, 1.02724/1 sec, 0.973609/1 sec, 0.927699/1 sec, 1.07979/1 sec, 1.21036/1 sec, 2.58693/3 sec, 2.71285/3 sec, 2.55954/2 sec, 12.2113/12 sec, 7.88706/8 sec, 19.7182/20 sec, 7.10372/7 sec, 20.5244/21 sec, 24.0579/24 sec, 16.4645/16 sec, 21.833/22 sec, 31.8843/32 sec, 30.3872/31 sec, 25.2277/25 sec, 21.3745/21 sec, 36.9877/37 sec, 26.4213/27 sec, 4.18824/4 sec, 25.9237/26 sec, 42.679/43 sec, 23.7161/24 sec, 27.1686/27 sec, 19.9289/20 sec, 23.3828/23 sec, 44.5205/45 sec, 18.7534/19 sec, 3.86989/4 sec, 13.9451/13 sec )
[LOG] Nr of iterations: 1121 (16, 6, 2, 53, 32, 11, 6, 7, 18, 10, 10, 19, 20, 7, 16, 15, 118, 56, 55, 7, 135, 37, 13, 4, 1, 33, 21, 9, 5, 6, 17, 9, 9, 14, 18, 6, 15, 8, 84, 36, 43, 6, 76, 32 )
[LOG] Total clause computation time: 44.8029/47 sec (0.303839/0.303839 sec, 0.311577/0.311577 sec, 0.546312/0.546312 sec, 0.456617/0.456617 sec, 0.471567/0.471567 sec, 0.350142/0.350142 sec, 0.367537/0.367537 sec, 0.353388/0.353388 sec, 0.317483/0.317483 sec, 0.356607/0.356607 sec, 0.34731/0.34731 sec, 0.37081/0.37081 sec, 0.378642/0.378642 sec, 0.358113/0.358113 sec, 0.39634/0.39634 sec, 0.400516/0.400516 sec, 0.540891/0.540891 sec, 1.16662/1.16662 sec, 0.717377/0.717377 sec, 0.521272/0.521272 sec, 1.62495/1.62495 sec, 1.48388/1.48388 sec, 4.00713/4.00713 sec, 17.4532/17.4532 sec, 1.55647/1.55647 sec, 1.38189/1.38189 sec, 0.260296/0.260296 sec, 3.34847/3.34847 sec, 0.035303/0.035303 sec, 0.042862/0.042862 sec, 0.079707/0.079707 sec, 0.046863/0.046863 sec, 0.051219/0.051219 sec, 0.088711/0.088711 sec, 0.083816/0.083816 sec, 0.049519/0.049519 sec, 0.097391/0.097391 sec, 0.333546/0.333546 sec, 1.44688/1.44688 sec, 0.094935/0.094935 sec, 0.546019/0.546019 sec, 0.037638/0.037638 sec, 0.766551/0.766551 sec, 0.852667/0.852667 sec )
[LOG] Total clause minimization time: 526.917/526 sec (0.019085/0.019085 sec, 0.005988/0.005988 sec, 0.001381/0.001381 sec, 0.832399/0.832399 sec, 0.280046/0.280046 sec, 0.509834/0.509834 sec, 0.592825/0.592825 sec, 0.553799/0.553799 sec, 0.743979/0.743979 sec, 1.14983/1.14983 sec, 0.110266/0.110266 sec, 0.643423/0.643423 sec, 0.580195/0.580195 sec, 0.557078/0.557078 sec, 0.670028/0.670028 sec, 0.796043/0.796043 sec, 2.02157/2.02157 sec, 1.52757/1.52757 sec, 1.82253/1.82253 sec, 11.6749/11.6749 sec, 6.22878/6.22878 sec, 18.2081/18.2081 sec, 3.08437/3.08437 sec, 3.05997/3.05997 sec, 22.4911/22.4911 sec, 15.0653/15.0653 sec, 21.5585/21.5585 sec, 28.5245/28.5245 sec, 30.3409/30.3409 sec, 25.1722/25.1722 sec, 21.2828/21.2828 sec, 36.93/36.93 sec, 26.3591/26.3591 sec, 4.08649/4.08649 sec, 25.8262/25.8262 sec, 42.6173/42.6173 sec, 23.6062/23.6062 sec, 26.8228/26.8228 sec, 18.4562/18.4562 sec, 23.2739/23.2739 sec, 43.9605/43.9605 sec, 18.7047/18.7047 sec, 3.08589/3.08589 sec, 13.0786/13.0786 sec )
[LOG] Total clause size reduction: 247436 --> 4346 (9390 --> 45, 3125 --> 12, 712 --> 1, 34320 --> 411, 20212 --> 152, 4630 --> 18, 2260 --> 8, 2634 --> 8, 7259 --> 23, 3717 --> 15, 3699 --> 17, 7182 --> 60, 7163 --> 43, 2190 --> 12, 5445 --> 30, 5054 --> 83, 39663 --> 803, 17930 --> 209, 16902 --> 208, 1824 --> 14, 40066 --> 790, 10728 --> 130, 34 --> 34, 7 --> 7, 1 --> 1, 115 --> 101, 64 --> 58, 14 --> 14, 8 --> 8, 8 --> 8, 23 --> 23, 15 --> 15, 17 --> 17, 26 --> 25, 33 --> 33, 12 --> 12, 30 --> 30, 15 --> 14, 364 --> 323, 75 --> 75, 107 --> 106, 14 --> 14, 248 --> 235, 101 --> 101 )
[LOG] Average clause size reduction: 220.728 --> 3.8769 (586.875 --> 2.8125, 520.833 --> 2, 356 --> 0.5, 647.547 --> 7.75472, 631.625 --> 4.75, 420.909 --> 1.63636, 376.667 --> 1.33333, 376.286 --> 1.14286, 403.278 --> 1.27778, 371.7 --> 1.5, 369.9 --> 1.7, 378 --> 3.15789, 358.15 --> 2.15, 312.857 --> 1.71429, 340.312 --> 1.875, 336.933 --> 5.53333, 336.127 --> 6.80508, 320.179 --> 3.73214, 307.309 --> 3.78182, 260.571 --> 2, 296.785 --> 5.85185, 289.946 --> 3.51351, 2.61538 --> 2.61538, 1.75 --> 1.75, 1 --> 1, 3.48485 --> 3.06061, 3.04762 --> 2.7619, 1.55556 --> 1.55556, 1.6 --> 1.6, 1.33333 --> 1.33333, 1.35294 --> 1.35294, 1.66667 --> 1.66667, 1.88889 --> 1.88889, 1.85714 --> 1.78571, 1.83333 --> 1.83333, 2 --> 2, 2 --> 2, 1.875 --> 1.75, 4.33333 --> 3.84524, 2.08333 --> 2.08333, 2.48837 --> 2.46512, 2.33333 --> 2.33333, 3.26316 --> 3.09211, 3.15625 --> 3.15625 )
[LOG] Overall execution time: 573.824 sec CPU time.
[LOG] Overall execution time: 575 sec real time.
Synthesis time: 575.28 sec (Real time) / 568.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.38 sec (Real time) / 14.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 1958 18 65 1 1854
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 706.679 sec CPU time.
[LOG] Relation determinization time: 708 sec real time.
[LOG] Final circuit size: 1961 new AND gates.
[LOG] Size before ABC: 2517 AND gates.
[LOG] Size after ABC: 1960 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 705.189/706 sec (0.272728/0 sec, 0.250545/1 sec, 0.559511/0 sec, 0.898655/1 sec, 0.772516/1 sec, 0.899915/1 sec, 1.05515/1 sec, 0.881123/1 sec, 0.865545/1 sec, 1.42708/1 sec, 0.890755/1 sec, 0.847457/1 sec, 0.872778/1 sec, 0.74991/0 sec, 1.34303/2 sec, 1.10767/1 sec, 2.76905/3 sec, 2.3186/2 sec, 3.04966/3 sec, 1.53194/2 sec, 10.8657/10 sec, 8.41277/8 sec, 27.3881/27 sec, 20.5915/21 sec, 18.3156/18 sec, 31.2071/32 sec, 25.6111/25 sec, 30.5068/31 sec, 35.2157/35 sec, 29.5269/30 sec, 19.9039/20 sec, 27.6737/28 sec, 34.9559/35 sec, 25.1445/25 sec, 33.3155/33 sec, 36.7025/37 sec, 28.017/28 sec, 34.2062/34 sec, 26.1261/26 sec, 27.6328/28 sec, 31.3919/32 sec, 25.2957/25 sec, 29.2461/29 sec, 25.0429/25 sec, 18.1705/19 sec, 21.3589/21 sec )
[LOG] Nr of iterations: 1449 (13, 11, 2, 26, 42, 11, 19, 10, 14, 17, 21, 10, 21, 32, 8, 14, 119, 59, 61, 14, 10, 252, 49, 10, 6, 1, 17, 13, 9, 17, 9, 13, 14, 19, 8, 19, 21, 6, 10, 95, 49, 46, 13, 9, 171, 39 )
[LOG] Total clause computation time: 33.3735/30 sec (0.2451/0.2451 sec, 0.227084/0.227084 sec, 0.547232/0.547232 sec, 0.346254/0.346254 sec, 0.364845/0.364845 sec, 0.349636/0.349636 sec, 0.372194/0.372194 sec, 0.348037/0.348037 sec, 0.328846/0.328846 sec, 0.377755/0.377755 sec, 0.380227/0.380227 sec, 0.332503/0.332503 sec, 0.3401/0.3401 sec, 0.373058/0.373058 sec, 1.17149/1.17149 sec, 0.450585/0.450585 sec, 0.663217/0.663217 sec, 1.02056/1.02056 sec, 0.56747/0.56747 sec, 0.571925/0.571925 sec, 0.539407/0.539407 sec, 2.04088/2.04088 sec, 2.38949/2.38949 sec, 5.69982/5.69982 sec, 0.773691/0.773691 sec, 0.352599/0.352599 sec, 3.20436/3.20436 sec, 0.578271/0.578271 sec, 0.044735/0.044735 sec, 0.066312/0.066312 sec, 0.100387/0.100387 sec, 0.046047/0.046047 sec, 0.044859/0.044859 sec, 0.099729/0.099729 sec, 1.04317/1.04317 sec, 0.059799/0.059799 sec, 0.12813/0.12813 sec, 0.056476/0.056476 sec, 0.053268/0.053268 sec, 0.951427/0.951427 sec, 0.136626/0.136626 sec, 0.162189/0.162189 sec, 0.04724/0.04724 sec, 0.118025/0.118025 sec, 0.896601/0.896601 sec, 4.36183/4.36183 sec )
[LOG] Total clause minimization time: 671.006/675 sec (0.013723/0.013723 sec, 0.011021/0.011021 sec, 0.000653/0.000653 sec, 0.538801/0.538801 sec, 0.391802/0.391802 sec, 0.538032/0.538032 sec, 0.669719/0.669719 sec, 0.519852/0.519852 sec, 0.52367/0.52367 sec, 1.03528/1.03528 sec, 0.496983/0.496983 sec, 0.502523/0.502523 sec, 0.519312/0.519312 sec, 0.360605/0.360605 sec, 0.158225/0.158225 sec, 0.642176/0.642176 sec, 2.08163/2.08163 sec, 1.27619/1.27619 sec, 2.46186/2.46186 sec, 0.942662/0.942662 sec, 10.3097/10.3097 sec, 6.28327/6.28327 sec, 24.9655/24.9655 sec, 14.8774/14.8774 sec, 17.5308/17.5308 sec, 30.8428/30.8428 sec, 22.3917/22.3917 sec, 29.9146/29.9146 sec, 35.1582/35.1582 sec, 29.4467/29.4467 sec, 19.7903/19.7903 sec, 27.6152/27.6152 sec, 34.8978/34.8978 sec, 25.0323/25.0323 sec, 32.2611/32.2611 sec, 36.6292/36.6292 sec, 27.8735/27.8735 sec, 34.1353/34.1353 sec, 26.0584/26.0584 sec, 26.6542/26.6542 sec, 31.2371/31.2371 sec, 25.1133/25.1133 sec, 29.1854/29.1854 sec, 24.9113/24.9113 sec, 17.2289/17.2289 sec, 16.9775/16.9775 sec )
[LOG] Total clause size reduction: 319082 --> 7159 (7920 --> 29, 6590 --> 23, 752 --> 1, 17450 --> 175, 28290 --> 330, 4890 --> 15, 8604 --> 28, 4185 --> 13, 6019 --> 20, 7184 --> 34, 8540 --> 36, 3735 --> 18, 8260 --> 41, 12121 --> 196, 2653 --> 34, 4901 --> 50, 43070 --> 932, 20474 --> 227, 20400 --> 249, 4251 --> 29, 2961 --> 25, 78563 --> 2232, 14976 --> 205, 20 --> 19, 10 --> 10, 1 --> 1, 51 --> 45, 30 --> 29, 13 --> 13, 26 --> 26, 13 --> 13, 20 --> 20, 26 --> 26, 30 --> 30, 13 --> 13, 35 --> 35, 40 --> 40, 13 --> 13, 20 --> 20, 484 --> 465, 131 --> 131, 121 --> 121, 29 --> 29, 25 --> 25, 1011 --> 962, 131 --> 131 )
[LOG] Average clause size reduction: 220.208 --> 4.94065 (609.231 --> 2.23077, 599.091 --> 2.09091, 376 --> 0.5, 671.154 --> 6.73077, 673.571 --> 7.85714, 444.545 --> 1.36364, 452.842 --> 1.47368, 418.5 --> 1.3, 429.929 --> 1.42857, 422.588 --> 2, 406.667 --> 1.71429, 373.5 --> 1.8, 393.333 --> 1.95238, 378.781 --> 6.125, 331.625 --> 4.25, 350.071 --> 3.57143, 361.933 --> 7.83193, 347.017 --> 3.84746, 334.426 --> 4.08197, 303.643 --> 2.07143, 296.1 --> 2.5, 311.758 --> 8.85714, 305.633 --> 4.18367, 2 --> 1.9, 1.66667 --> 1.66667, 1 --> 1, 3 --> 2.64706, 2.30769 --> 2.23077, 1.44444 --> 1.44444, 1.52941 --> 1.52941, 1.44444 --> 1.44444, 1.53846 --> 1.53846, 1.85714 --> 1.85714, 1.57895 --> 1.57895, 1.625 --> 1.625, 1.84211 --> 1.84211, 1.90476 --> 1.90476, 2.16667 --> 2.16667, 2 --> 2, 5.09474 --> 4.89474, 2.67347 --> 2.67347, 2.63043 --> 2.63043, 2.23077 --> 2.23077, 2.77778 --> 2.77778, 5.91228 --> 5.62573, 3.35897 --> 3.35897 )
[LOG] Overall execution time: 706.691 sec CPU time.
[LOG] Overall execution time: 708 sec real time.
Synthesis time: 708.64 sec (Real time) / 700.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.25 sec (Real time) / 24.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 2722 19 68 1 2613
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 665.01 sec CPU time.
[LOG] Relation determinization time: 666 sec real time.
[LOG] Final circuit size: 1533 new AND gates.
[LOG] Size before ABC: 1888 AND gates.
[LOG] Size after ABC: 1532 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 662.943/664 sec (0.437816/0 sec, 0.392937/0 sec, 0.6277/1 sec, 1.28941/1 sec, 1.02818/1 sec, 1.07733/1 sec, 1.03745/1 sec, 1.01245/1 sec, 1.23417/2 sec, 12.3981/12 sec, 1.47672/2 sec, 0.594375/0 sec, 1.24767/1 sec, 1.23455/2 sec, 1.33108/1 sec, 1.38853/1 sec, 2.24158/3 sec, 1.5687/1 sec, 2.89909/3 sec, 1.64961/2 sec, 2.34438/2 sec, 2.58977/3 sec, 8.05195/8 sec, 8.28115/8 sec, 24.9819/25 sec, 16.9524/17 sec, 29.9432/30 sec, 22.1461/22 sec, 20.1833/21 sec, 29.7995/29 sec, 39.907/40 sec, 30.3011/31 sec, 38.9227/39 sec, 31.1055/31 sec, 27.5582/28 sec, 29.7951/29 sec, 24.8797/25 sec, 22.6294/23 sec, 31.9653/32 sec, 16.9743/17 sec, 11.3907/11 sec, 42.9229/43 sec, 18.3888/19 sec, 24.497/24 sec, 24.0598/25 sec, 25.5258/25 sec, 4.9565/5 sec, 15.7219/16 sec )
[LOG] Nr of iterations: 1210 (8, 7, 2, 32, 29, 9, 7, 7, 16, 11, 15, 9, 26, 13, 18, 18, 90, 21, 55, 11, 14, 20, 140, 104, 7, 6, 1, 23, 17, 7, 5, 5, 8, 8, 11, 8, 21, 12, 12, 14, 64, 14, 49, 9, 11, 18, 104, 94 )
[LOG] Total clause computation time: 26.6302/33 sec (0.413824/0.413824 sec, 0.370097/0.370097 sec, 0.608764/0.608764 sec, 0.585874/0.585874 sec, 0.650065/0.650065 sec, 0.484517/0.484517 sec, 0.461367/0.461367 sec, 0.481583/0.481583 sec, 0.452329/0.452329 sec, 0.501589/0.501589 sec, 0.472713/0.472713 sec, 0.476671/0.476671 sec, 0.460272/0.460272 sec, 1.05052/1.05052 sec, 0.516301/0.516301 sec, 0.601247/0.601247 sec, 1.16374/1.16374 sec, 0.644636/0.644636 sec, 0.688692/0.688692 sec, 0.63528/0.63528 sec, 0.661584/0.661584 sec, 1.33858/1.33858 sec, 1.29267/1.29267 sec, 3.37507/3.37507 sec, 0.167658/0.167658 sec, 0.191504/0.191504 sec, 0.201214/0.201214 sec, 3.07356/3.07356 sec, 0.533469/0.533469 sec, 0.109669/0.109669 sec, 0.023327/0.023327 sec, 0.028486/0.028486 sec, 0.038194/0.038194 sec, 0.054119/0.054119 sec, 0.057375/0.057375 sec, 0.057103/0.057103 sec, 0.058003/0.058003 sec, 0.059131/0.059131 sec, 0.038419/0.038419 sec, 0.065078/0.065078 sec, 2.47026/2.47026 sec, 0.047753/0.047753 sec, 0.13825/0.13825 sec, 0.064994/0.064994 sec, 0.068444/0.068444 sec, 0.069895/0.069895 sec, 0.298941/0.298941 sec, 0.32734/0.32734 sec )
[LOG] Total clause minimization time: 635.353/631 sec (0.00619/0.00619 sec, 0.00502/0.00502 sec, 0.000813/0.000813 sec, 0.683035/0.683035 sec, 0.355009/0.355009 sec, 0.574458/0.574458 sec, 0.558914/0.558914 sec, 0.514131/0.514131 sec, 0.762905/0.762905 sec, 11.8785/11.8785 sec, 0.984513/0.984513 sec, 0.09927/0.09927 sec, 0.766529/0.766529 sec, 0.166027/0.166027 sec, 0.794929/0.794929 sec, 0.768243/0.768243 sec, 1.04176/1.04176 sec, 0.902284/0.902284 sec, 2.18405/2.18405 sec, 0.994963/0.994963 sec, 1.66005/1.66005 sec, 1.22904/1.22904 sec, 6.70336/6.70336 sec, 4.86402/4.86402 sec, 24.7996/24.7996 sec, 16.746/16.746 sec, 29.729/29.729 sec, 19.0554/19.0554 sec, 19.6321/19.6321 sec, 29.675/29.675 sec, 39.868/39.868 sec, 30.2565/30.2565 sec, 38.8681/38.8681 sec, 31.0366/31.0366 sec, 27.4848/27.4848 sec, 29.7216/29.7216 sec, 24.8041/24.8041 sec, 22.5549/22.5549 sec, 31.9109/31.9109 sec, 16.8936/16.8936 sec, 8.89657/8.89657 sec, 42.8595/42.8595 sec, 18.2291/18.2291 sec, 24.4174/24.4174 sec, 23.9764/23.9764 sec, 25.4376/25.4376 sec, 4.631/4.631 sec, 15.3712/15.3712 sec )
[LOG] Total clause size reduction: 272497 --> 4948 (4858 --> 9, 4212 --> 7, 792 --> 1, 22816 --> 190, 20384 --> 244, 4120 --> 10, 3024 --> 12, 2946 --> 10, 7185 --> 27, 4750 --> 33, 6482 --> 54, 3608 --> 15, 10725 --> 79, 5004 --> 25, 7055 --> 76, 6851 --> 55, 34799 --> 745, 7580 --> 75, 19818 --> 181, 3540 --> 23, 4563 --> 32, 6726 --> 42, 45453 --> 1029, 33578 --> 404, 9 --> 9, 7 --> 7, 1 --> 1, 76 --> 65, 48 --> 46, 8 --> 8, 7 --> 7, 8 --> 8, 10 --> 10, 11 --> 11, 22 --> 22, 15 --> 15, 40 --> 40, 25 --> 25, 21 --> 21, 25 --> 25, 270 --> 250, 31 --> 31, 124 --> 124, 19 --> 19, 23 --> 23, 38 --> 38, 476 --> 451, 314 --> 314 )
[LOG] Average clause size reduction: 225.204 --> 4.08926 (607.25 --> 1.125, 601.714 --> 1, 396 --> 0.5, 713 --> 5.9375, 702.897 --> 8.41379, 457.778 --> 1.11111, 432 --> 1.71429, 420.857 --> 1.42857, 449.062 --> 1.6875, 431.818 --> 3, 432.133 --> 3.6, 400.889 --> 1.66667, 412.5 --> 3.03846, 384.923 --> 1.92308, 391.944 --> 4.22222, 380.611 --> 3.05556, 386.656 --> 8.27778, 360.952 --> 3.57143, 360.327 --> 3.29091, 321.818 --> 2.09091, 325.929 --> 2.28571, 336.3 --> 2.1, 324.664 --> 7.35, 322.865 --> 3.88462, 1.28571 --> 1.28571, 1.16667 --> 1.16667, 1 --> 1, 3.30435 --> 2.82609, 2.82353 --> 2.70588, 1.14286 --> 1.14286, 1.4 --> 1.4, 1.6 --> 1.6, 1.25 --> 1.25, 1.375 --> 1.375, 2 --> 2, 1.875 --> 1.875, 1.90476 --> 1.90476, 2.08333 --> 2.08333, 1.75 --> 1.75, 1.78571 --> 1.78571, 4.21875 --> 3.90625, 2.21429 --> 2.21429, 2.53061 --> 2.53061, 2.11111 --> 2.11111, 2.09091 --> 2.09091, 2.11111 --> 2.11111, 4.57692 --> 4.33654, 3.34043 --> 3.34043 )
[LOG] Overall execution time: 665.024 sec CPU time.
[LOG] Overall execution time: 666 sec real time.
Synthesis time: 666.65 sec (Real time) / 658.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.07 sec (Real time) / 33.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2334 20 71 1 2220
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.334157 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 89 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.312469/0 sec (0.02087/0 sec, 0.025859/0 sec, 0.026695/0 sec, 0.030526/0 sec, 0.025646/0 sec, 0.023794/0 sec, 0.025854/0 sec, 0.025622/0 sec, 0.027263/0 sec, 0.024478/0 sec, 0.028314/0 sec, 0.027548/0 sec )
[LOG] Nr of iterations: 73 (13, 12, 4, 2, 6, 5, 10, 9, 2, 1, 5, 4 )
[LOG] Total clause computation time: 0.135009/0 sec (0.013124/0.013124 sec, 0.017618/0.017618 sec, 0.022038/0.022038 sec, 0.02088/0.02088 sec, 0.02094/0.02094 sec, 0.021141/0.021141 sec, 0.005022/0.005022 sec, 0.003071/0.003071 sec, 0.006201/0.006201 sec, 9e-06/9e-06 sec, 0.002327/0.002327 sec, 0.002638/0.002638 sec )
[LOG] Total clause minimization time: 0.167368/0 sec (0.006593/0.006593 sec, 0.007225/0.007225 sec, 0.00361/0.00361 sec, 0.008642/0.008642 sec, 0.003638/0.003638 sec, 0.00161/0.00161 sec, 0.020148/0.020148 sec, 0.021878/0.021878 sec, 0.020432/0.020432 sec, 0.02388/0.02388 sec, 0.025379/0.025379 sec, 0.024333/0.024333 sec )
[LOG] Total clause size reduction: 4423 --> 132 (1596 --> 28, 1375 --> 23, 333 --> 10, 109 --> 0, 540 --> 9, 412 --> 7, 20 --> 17, 17 --> 17, 5 --> 5, 0 --> 0, 9 --> 9, 7 --> 7 )
[LOG] Average clause size reduction: 60.589 --> 1.80822 (122.769 --> 2.15385, 114.583 --> 1.91667, 83.25 --> 2.5, 54.5 --> 0, 90 --> 1.5, 82.4 --> 1.4, 2 --> 1.7, 1.88889 --> 1.88889, 2.5 --> 2.5, 0 --> 0, 1.8 --> 1.8, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.336138 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 243 5 23 1 211
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 3.01015 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 189 new AND gates.
[LOG] Size before ABC: 229 AND gates.
[LOG] Size after ABC: 188 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.96511/3 sec (0.038655/0 sec, 0.045871/0 sec, 0.041264/0 sec, 0.041754/0 sec, 0.04091/0 sec, 0.076404/0 sec, 0.036121/0 sec, 0.279541/0 sec, 0.37768/1 sec, 0.293551/0 sec, 0.303751/0 sec, 0.349384/1 sec, 0.818482/1 sec, 0.221746/0 sec )
[LOG] Nr of iterations: 133 (17, 19, 4, 5, 6, 17, 4, 16, 17, 3, 4, 4, 16, 1 )
[LOG] Total clause computation time: 0.739136/1 sec (0.021882/0.021882 sec, 0.027471/0.027471 sec, 0.03123/0.03123 sec, 0.033312/0.033312 sec, 0.031019/0.031019 sec, 0.050419/0.050419 sec, 0.032188/0.032188 sec, 0.010761/0.010761 sec, 0.319112/0.319112 sec, 0.007517/0.007517 sec, 0.005521/0.005521 sec, 0.003087/0.003087 sec, 0.014136/0.014136 sec, 0.151481/0.151481 sec )
[LOG] Total clause minimization time: 2.20598/2 sec (0.01486/0.01486 sec, 0.016519/0.016519 sec, 0.008575/0.008575 sec, 0.006929/0.006929 sec, 0.008226/0.008226 sec, 0.024022/0.024022 sec, 0.002297/0.002297 sec, 0.267556/0.267556 sec, 0.05728/0.05728 sec, 0.284956/0.284956 sec, 0.297254/0.297254 sec, 0.345208/0.345208 sec, 0.803035/0.803035 sec, 0.069264/0.069264 sec )
[LOG] Total clause size reduction: 9658 --> 323 (2672 --> 44, 2862 --> 50, 426 --> 6, 524 --> 8, 640 --> 8, 2016 --> 46, 363 --> 7, 44 --> 43, 45 --> 45, 6 --> 6, 8 --> 8, 5 --> 5, 46 --> 46, 1 --> 1 )
[LOG] Average clause size reduction: 72.6165 --> 2.42857 (157.176 --> 2.58824, 150.632 --> 2.63158, 106.5 --> 1.5, 104.8 --> 1.6, 106.667 --> 1.33333, 118.588 --> 2.70588, 90.75 --> 1.75, 2.75 --> 2.6875, 2.64706 --> 2.64706, 2 --> 2, 2 --> 2, 1.25 --> 1.25, 2.875 --> 2.875, 1 --> 1 )
[LOG] Overall execution time: 3.01257 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.19 sec (Real time) / 3.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.68 sec (Real time) / 0.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 395 6 26 1 357
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 18.9966 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 409 new AND gates.
[LOG] Size before ABC: 491 AND gates.
[LOG] Size after ABC: 409 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.8953/19 sec (0.072717/0 sec, 0.15188/0 sec, 0.217388/0 sec, 0.173571/0 sec, 0.146311/1 sec, 0.100727/0 sec, 0.465851/0 sec, 0.506505/1 sec, 0.130201/0 sec, 0.444823/0 sec, 4.27067/5 sec, 4.21502/4 sec, 1.68148/1 sec, 0.771225/1 sec, 0.98376/1 sec, 2.04771/2 sec, 0.548465/1 sec, 1.96699/2 sec )
[LOG] Nr of iterations: 267 (19, 46, 9, 8, 7, 8, 6, 32, 10, 13, 44, 8, 6, 6, 6, 5, 30, 4 )
[LOG] Total clause computation time: 5.52639/6 sec (0.042049/0.042049 sec, 0.061167/0.061167 sec, 0.195988/0.195988 sec, 0.147586/0.147586 sec, 0.123818/0.123818 sec, 0.081057/0.081057 sec, 0.085024/0.085024 sec, 0.195261/0.195261 sec, 0.116257/0.116257 sec, 0.037926/0.037926 sec, 3.97128/3.97128 sec, 0.324315/0.324315 sec, 0.028275/0.028275 sec, 0.022804/0.022804 sec, 0.01764/0.01764 sec, 0.013736/0.013736 sec, 0.044616/0.044616 sec, 0.017594/0.017594 sec )
[LOG] Total clause minimization time: 13.3244/13 sec (0.027914/0.027914 sec, 0.087257/0.087257 sec, 0.018822/0.018822 sec, 0.023483/0.023483 sec, 0.01984/0.01984 sec, 0.016837/0.016837 sec, 0.378191/0.378191 sec, 0.307406/0.307406 sec, 0.011285/0.011285 sec, 0.405048/0.405048 sec, 0.296521/0.296521 sec, 3.88881/3.88881 sec, 1.6513/1.6513 sec, 0.746451/0.746451 sec, 0.96417/0.96417 sec, 2.0323/2.0323 sec, 0.501275/0.501275 sec, 1.94754/1.94754 sec )
[LOG] Total clause size reduction: 23791 --> 842 (3708 --> 67, 8910 --> 194, 1400 --> 12, 1120 --> 19, 906 --> 11, 1008 --> 21, 715 --> 8, 4402 --> 111, 1233 --> 19, 35 --> 35, 186 --> 178, 12 --> 12, 12 --> 12, 11 --> 11, 16 --> 15, 8 --> 8, 105 --> 105, 4 --> 4 )
[LOG] Average clause size reduction: 89.1049 --> 3.15356 (195.158 --> 3.52632, 193.696 --> 4.21739, 155.556 --> 1.33333, 140 --> 2.375, 129.429 --> 1.57143, 126 --> 2.625, 119.167 --> 1.33333, 137.562 --> 3.46875, 123.3 --> 1.9, 2.69231 --> 2.69231, 4.22727 --> 4.04545, 1.5 --> 1.5, 2 --> 2, 1.83333 --> 1.83333, 2.66667 --> 2.5, 1.6 --> 1.6, 3.5 --> 3.5, 1 --> 1 )
[LOG] Overall execution time: 18.9997 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.24 sec (Real time) / 18.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.65 sec (Real time) / 2.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 655 7 30 1 609
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 96.2028 sec CPU time.
[LOG] Relation determinization time: 96 sec real time.
[LOG] Final circuit size: 566 new AND gates.
[LOG] Size before ABC: 685 AND gates.
[LOG] Size after ABC: 565 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 95.8996/96 sec (0.106532/0 sec, 0.078382/0 sec, 1.60524/2 sec, 0.755978/1 sec, 0.169908/0 sec, 0.186984/0 sec, 0.618579/1 sec, 1.04995/1 sec, 1.53442/1 sec, 1.45405/2 sec, 14.9701/15 sec, 15.9511/16 sec, 8.75695/8 sec, 9.66728/10 sec, 1.25883/1 sec, 1.34095/2 sec, 10.7977/11 sec, 6.86721/6 sec, 7.57987/8 sec, 11.1495/11 sec )
[LOG] Nr of iterations: 374 (2, 3, 58, 19, 13, 14, 16, 23, 33, 25, 1, 2, 42, 11, 9, 11, 15, 22, 32, 23 )
[LOG] Total clause computation time: 6.98538/8 sec (0.101919/0.101919 sec, 0.07281/0.07281 sec, 1.42817/1.42817 sec, 0.660037/0.660037 sec, 0.097222/0.097222 sec, 0.122685/0.122685 sec, 0.485716/0.485716 sec, 0.164329/0.164329 sec, 1.2997/1.2997 sec, 0.164314/0.164314 sec, 0.091488/0.091488 sec, 0.062546/0.062546 sec, 0.475707/0.475707 sec, 0.078052/0.078052 sec, 0.338501/0.338501 sec, 0.053191/0.053191 sec, 0.973842/0.973842 sec, 0.248968/0.248968 sec, 0.032017/0.032017 sec, 0.03416/0.03416 sec )
[LOG] Total clause minimization time: 88.8153/88 sec (0.000242/0.000242 sec, 0.001492/0.001492 sec, 0.170409/0.170409 sec, 0.090504/0.090504 sec, 0.067392/0.067392 sec, 0.05918/0.05918 sec, 0.12736/0.12736 sec, 0.879128/0.879128 sec, 0.2271/0.2271 sec, 1.28336/1.28336 sec, 14.8756/14.8756 sec, 15.8852/15.8852 sec, 8.27505/8.27505 sec, 9.58512/9.58512 sec, 0.916474/0.916474 sec, 1.28366/1.28366 sec, 9.81987/9.81987 sec, 6.6138/6.6138 sec, 7.54322/7.54322 sec, 11.1112/11.1112 sec )
[LOG] Total clause size reduction: 37209 --> 1335 (276 --> 1, 526 --> 6, 12483 --> 257, 3762 --> 71, 2352 --> 43, 2431 --> 36, 2535 --> 56, 3542 --> 105, 4992 --> 121, 3720 --> 64, 1 --> 1, 6 --> 6, 161 --> 155, 27 --> 27, 27 --> 23, 27 --> 26, 56 --> 56, 105 --> 105, 121 --> 117, 59 --> 59 )
[LOG] Average clause size reduction: 99.4893 --> 3.56952 (138 --> 0.5, 175.333 --> 2, 215.224 --> 4.43103, 198 --> 3.73684, 180.923 --> 3.30769, 173.643 --> 2.57143, 158.438 --> 3.5, 154 --> 4.56522, 151.273 --> 3.66667, 148.8 --> 2.56, 1 --> 1, 3 --> 3, 3.83333 --> 3.69048, 2.45455 --> 2.45455, 3 --> 2.55556, 2.45455 --> 2.36364, 3.73333 --> 3.73333, 4.77273 --> 4.77273, 3.78125 --> 3.65625, 2.56522 --> 2.56522 )
[LOG] Overall execution time: 96.2071 sec CPU time.
[LOG] Overall execution time: 96 sec real time.
Synthesis time: 96.58 sec (Real time) / 95.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.58 sec (Real time) / 7.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 851 8 33 1 801
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 586.297 sec CPU time.
[LOG] Relation determinization time: 588 sec real time.
[LOG] Final circuit size: 1224 new AND gates.
[LOG] Size before ABC: 1521 AND gates.
[LOG] Size after ABC: 1223 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 585.508/586 sec (0.42717/0 sec, 0.259351/1 sec, 1.02246/1 sec, 1.07221/1 sec, 0.342732/0 sec, 0.996142/1 sec, 0.964648/1 sec, 2.34566/2 sec, 2.54352/3 sec, 31.8095/32 sec, 31.4527/31 sec, 40.9655/41 sec, 32.3364/33 sec, 22.0987/22 sec, 26.8548/27 sec, 24.4045/24 sec, 82.3279/83 sec, 30.4336/30 sec, 33.7779/34 sec, 35.1494/35 sec, 35.2794/35 sec, 28.0168/29 sec, 32.78/32 sec, 87.8473/88 sec )
[LOG] Nr of iterations: 756 (2, 8, 60, 32, 15, 26, 24, 37, 42, 136, 32, 11, 1, 2, 47, 25, 11, 14, 23, 35, 38, 95, 30, 10 )
[LOG] Total clause computation time: 17.5281/21 sec (0.419355/0.419355 sec, 0.246578/0.246578 sec, 0.265416/0.265416 sec, 0.844472/0.844472 sec, 0.207156/0.207156 sec, 0.229378/0.229378 sec, 0.24745/0.24745 sec, 1.07282/1.07282 sec, 1.25091/1.25091 sec, 3.27708/3.27708 sec, 0.516644/0.516644 sec, 1.07728/1.07728 sec, 0.275557/0.275557 sec, 0.427856/0.427856 sec, 0.797734/0.797734 sec, 0.559876/0.559876 sec, 1.15284/1.15284 sec, 0.220516/0.220516 sec, 0.330115/0.330115 sec, 1.13111/1.13111 sec, 1.0349/1.0349 sec, 1.28913/1.28913 sec, 0.344354/0.344354 sec, 0.309598/0.309598 sec )
[LOG] Total clause minimization time: 567.674/565 sec (0.000411/0.000411 sec, 0.005836/0.005836 sec, 0.746259/0.746259 sec, 0.21766/0.21766 sec, 0.126081/0.126081 sec, 0.757481/0.757481 sec, 0.70723/0.70723 sec, 1.26092/1.26092 sec, 1.27932/1.27932 sec, 28.4936/28.4936 sec, 30.922/30.922 sec, 39.8758/39.8758 sec, 32.0548/32.0548 sec, 21.6631/21.6631 sec, 26.0406/26.0406 sec, 23.8332/23.8332 sec, 81.1667/81.1667 sec, 30.2023/30.2023 sec, 33.4367/33.4367 sec, 34.003/34.003 sec, 34.2273/34.2273 sec, 26.7001/26.7001 sec, 32.4238/32.4238 sec, 87.5295/87.5295 sec )
[LOG] Total clause size reduction: 85436 --> 3555 (320 --> 1, 2121 --> 14, 15281 --> 274, 7595 --> 165, 3262 --> 38, 5475 --> 113, 4830 --> 94, 6912 --> 191, 7544 --> 247, 23490 --> 924, 5363 --> 96, 1720 --> 27, 1 --> 1, 2 --> 2, 185 --> 173, 111 --> 99, 22 --> 21, 38 --> 37, 94 --> 78, 181 --> 175, 216 --> 212, 557 --> 457, 89 --> 89, 27 --> 27 )
[LOG] Average clause size reduction: 113.011 --> 4.70238 (160 --> 0.5, 265.125 --> 1.75, 254.683 --> 4.56667, 237.344 --> 5.15625, 217.467 --> 2.53333, 210.577 --> 4.34615, 201.25 --> 3.91667, 186.811 --> 5.16216, 179.619 --> 5.88095, 172.721 --> 6.79412, 167.594 --> 3, 156.364 --> 2.45455, 1 --> 1, 1 --> 1, 3.93617 --> 3.68085, 4.44 --> 3.96, 2 --> 1.90909, 2.71429 --> 2.64286, 4.08696 --> 3.3913, 5.17143 --> 5, 5.68421 --> 5.57895, 5.86316 --> 4.81053, 2.96667 --> 2.96667, 2.7 --> 2.7 )
[LOG] Overall execution time: 586.303 sec CPU time.
[LOG] Overall execution time: 588 sec real time.
Synthesis time: 587.44 sec (Real time) / 581.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.62 sec (Real time) / 28.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1553 9 37 1 1496
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 491.897 sec CPU time.
[LOG] Relation determinization time: 493 sec real time.
[LOG] Final circuit size: 1539 new AND gates.
[LOG] Size before ABC: 2003 AND gates.
[LOG] Size after ABC: 1539 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 489.349/490 sec (0.713537/1 sec, 0.783214/1 sec, 3.14308/3 sec, 1.80541/2 sec, 2.14735/2 sec, 1.94459/2 sec, 2.24169/2 sec, 2.46377/3 sec, 5.42674/5 sec, 5.43297/5 sec, 12.1209/13 sec, 12.6712/12 sec, 29.0766/29 sec, 27.9348/28 sec, 23.6929/24 sec, 25.9107/26 sec, 37.2469/37 sec, 28.5084/29 sec, 43.7376/44 sec, 13.7326/13 sec, 31.4053/32 sec, 46.2433/46 sec, 32.2029/32 sec, 22.4947/23 sec, 39.6347/40 sec, 36.6329/36 sec )
[LOG] Nr of iterations: 987 (3, 3, 57, 26, 28, 14, 31, 32, 41, 29, 73, 196, 6, 2, 2, 42, 24, 27, 12, 25, 21, 40, 28, 71, 149, 5 )
[LOG] Total clause computation time: 69.2119/69 sec (0.6767/0.6767 sec, 0.756461/0.756461 sec, 1.83153/1.83153 sec, 0.732719/0.732719 sec, 0.949044/0.949044 sec, 0.816021/0.816021 sec, 0.818401/0.818401 sec, 0.792015/0.792015 sec, 2.94707/2.94707 sec, 2.83447/2.83447 sec, 2.02492/2.02492 sec, 3.27958/3.27958 sec, 6.0664/6.0664 sec, 1.11344/1.11344 sec, 1.40892/1.40892 sec, 5.87012/5.87012 sec, 0.428386/0.428386 sec, 0.848792/0.848792 sec, 0.685556/0.685556 sec, 0.957427/0.957427 sec, 6.99178/6.99178 sec, 15.0554/15.0554 sec, 7.26209/7.26209 sec, 0.485094/0.485094 sec, 2.46918/2.46918 sec, 1.11034/1.11034 sec )
[LOG] Total clause minimization time: 419.511/421 sec (0.019705/0.019705 sec, 0.011083/0.011083 sec, 1.28906/1.28906 sec, 1.05262/1.05262 sec, 1.17644/1.17644 sec, 1.108/1.108 sec, 1.40087/1.40087 sec, 1.64986/1.64986 sec, 2.45188/2.45188 sec, 2.57235/2.57235 sec, 10.0588/10.0588 sec, 9.32298/9.32298 sec, 22.9862/22.9862 sec, 26.8081/26.8081 sec, 22.269/22.269 sec, 20.018/20.018 sec, 36.7995/36.7995 sec, 27.6383/27.6383 sec, 43.0341/43.0341 sec, 12.7557/12.7557 sec, 24.3945/24.3945 sec, 31.1636/31.1636 sec, 24.9196/24.9196 sec, 21.9844/21.9844 sec, 37.1195/37.1195 sec, 35.5067/35.5067 sec )
[LOG] Total clause size reduction: 117137 --> 4672 (724 --> 2, 682 --> 2, 15680 --> 268, 6775 --> 71, 6993 --> 108, 3211 --> 35, 7020 --> 102, 6975 --> 111, 8280 --> 254, 5572 --> 137, 14112 --> 396, 38025 --> 1322, 970 --> 12, 2 --> 2, 2 --> 2, 143 --> 133, 64 --> 60, 108 --> 98, 28 --> 28, 62 --> 53, 43 --> 42, 254 --> 250, 137 --> 137, 387 --> 333, 876 --> 702, 12 --> 12 )
[LOG] Average clause size reduction: 118.68 --> 4.73354 (241.333 --> 0.666667, 227.333 --> 0.666667, 275.088 --> 4.70175, 260.577 --> 2.73077, 249.75 --> 3.85714, 229.357 --> 2.5, 226.452 --> 3.29032, 217.969 --> 3.46875, 201.951 --> 6.19512, 192.138 --> 4.72414, 193.315 --> 5.42466, 194.005 --> 6.7449, 161.667 --> 2, 1 --> 1, 1 --> 1, 3.40476 --> 3.16667, 2.66667 --> 2.5, 4 --> 3.62963, 2.33333 --> 2.33333, 2.48 --> 2.12, 2.04762 --> 2, 6.35 --> 6.25, 4.89286 --> 4.89286, 5.4507 --> 4.69014, 5.87919 --> 4.71141, 2.4 --> 2.4 )
[LOG] Overall execution time: 491.909 sec CPU time.
[LOG] Overall execution time: 493 sec real time.
Synthesis time: 492.90 sec (Real time) / 477.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 75.50 sec (Real time) / 75.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 1911 10 40 1 1848
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1637.82 sec CPU time.
[LOG] Relation determinization time: 1640 sec real time.
[LOG] Final circuit size: 2389 new AND gates.
[LOG] Size before ABC: 3270 AND gates.
[LOG] Size after ABC: 2388 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1631.2/1634 sec (1.08569/1 sec, 1.18989/1 sec, 6.05073/7 sec, 4.02483/4 sec, 4.93302/5 sec, 6.80747/6 sec, 4.49069/5 sec, 6.39779/6 sec, 22.6686/23 sec, 7.22238/7 sec, 13.5316/14 sec, 33.8264/34 sec, 34.0906/34 sec, 143.074/143 sec, 81.4305/82 sec, 56.2498/56 sec, 174.026/174 sec, 143.27/144 sec, 65.6231/66 sec, 68.5743/68 sec, 112.629/113 sec, 131.682/132 sec, 173.096/173 sec, 39.2908/40 sec, 160.12/160 sec, 37.2227/37 sec, 42.7652/43 sec, 55.8314/56 sec )
[LOG] Nr of iterations: 1450 (2, 5, 58, 25, 27, 46, 30, 27, 69, 36, 31, 208, 208, 11, 1, 2, 52, 19, 25, 24, 24, 20, 66, 33, 30, 164, 197, 10 )
[LOG] Total clause computation time: 219.316/221 sec (1.01243/1.01243 sec, 1.07108/1.07108 sec, 3.39312/3.39312 sec, 1.35023/1.35023 sec, 1.39564/1.39564 sec, 1.71502/1.71502 sec, 1.46362/1.46362 sec, 1.58098/1.58098 sec, 8.44909/8.44909 sec, 1.83968/1.83968 sec, 4.14497/4.14497 sec, 7.83307/7.83307 sec, 6.92016/6.92016 sec, 8.74843/8.74843 sec, 3.27687/3.27687 sec, 9.16101/9.16101 sec, 4.05521/4.05521 sec, 1.3154/1.3154 sec, 2.61526/2.61526 sec, 2.07274/2.07274 sec, 2.04969/2.04969 sec, 7.9866/7.9866 sec, 16.6773/16.6773 sec, 11.2458/11.2458 sec, 83.5331/83.5331 sec, 12.4662/12.4662 sec, 6.7149/6.7149 sec, 5.2288/5.2288 sec )
[LOG] Total clause minimization time: 1410.31/1411 sec (0.040521/0.040521 sec, 0.081741/0.081741 sec, 2.60779/2.60779 sec, 2.63067/2.63067 sec, 3.49317/3.49317 sec, 5.0468/5.0468 sec, 2.98099/2.98099 sec, 4.7672/4.7672 sec, 14.1535/14.1535 sec, 5.32978/5.32978 sec, 9.33448/9.33448 sec, 25.8453/25.8453 sec, 27.0005/27.0005 sec, 134.27/134.27 sec, 78.1266/78.1266 sec, 47.0546/47.0546 sec, 169.922/169.922 sec, 141.916/141.916 sec, 62.9658/62.9658 sec, 66.46/66.46 sec, 110.539/110.539 sec, 123.655/123.655 sec, 156.368/156.368 sec, 27.9986/27.9986 sec, 76.5419/76.5419 sec, 24.6633/24.6633 sec, 35.9469/35.9469 sec, 50.5673/50.5673 sec )
[LOG] Total clause size reduction: 179538 --> 7745 (402 --> 1, 1508 --> 10, 17556 --> 263, 7224 --> 77, 7488 --> 89, 12330 --> 217, 7598 --> 98, 6474 --> 103, 15708 --> 466, 7770 --> 121, 6420 --> 157, 41814 --> 1664, 41607 --> 1348, 2000 --> 28, 1 --> 1, 2 --> 2, 211 --> 204, 43 --> 43, 82 --> 80, 66 --> 66, 61 --> 61, 56 --> 54, 442 --> 407, 103 --> 98, 157 --> 154, 1150 --> 880, 1237 --> 1025, 28 --> 28 )
[LOG] Average clause size reduction: 123.819 --> 5.34138 (201 --> 0.5, 301.6 --> 2, 302.69 --> 4.53448, 288.96 --> 3.08, 277.333 --> 3.2963, 268.043 --> 4.71739, 253.267 --> 3.26667, 239.778 --> 3.81481, 227.652 --> 6.75362, 215.833 --> 3.36111, 207.097 --> 5.06452, 201.029 --> 8, 200.034 --> 6.48077, 181.818 --> 2.54545, 1 --> 1, 1 --> 1, 4.05769 --> 3.92308, 2.26316 --> 2.26316, 3.28 --> 3.2, 2.75 --> 2.75, 2.54167 --> 2.54167, 2.8 --> 2.7, 6.69697 --> 6.16667, 3.12121 --> 2.9697, 5.23333 --> 5.13333, 7.0122 --> 5.36585, 6.27919 --> 5.20305, 2.8 --> 2.8 )
[LOG] Overall execution time: 1637.84 sec CPU time.
[LOG] Overall execution time: 1640 sec real time.
Synthesis time: 1640.74 sec (Real time) / 1598.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 175.84 sec (Real time) / 175.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2800 11 43 1 2733
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 3406.34 sec CPU time.
[LOG] Relation determinization time: 3413 sec real time.
[LOG] Final circuit size: 2503 new AND gates.
[LOG] Size before ABC: 3268 AND gates.
[LOG] Size after ABC: 2503 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3390.44/3396 sec (2.85367/3 sec, 2.99645/3 sec, 26.5871/26 sec, 19.7085/20 sec, 14.4704/15 sec, 16.0074/16 sec, 19.0498/19 sec, 12.1807/12 sec, 63.2424/63 sec, 15.9784/16 sec, 60.7798/61 sec, 17.0189/17 sec, 136.236/137 sec, 79.4381/79 sec, 100.469/101 sec, 187.754/188 sec, 167.43/168 sec, 182.658/183 sec, 177.969/178 sec, 168.141/169 sec, 183.007/183 sec, 174.858/175 sec, 220.307/221 sec, 245.626/246 sec, 210.262/211 sec, 178.555/178 sec, 175.702/176 sec, 168.575/169 sec, 186.731/187 sec, 175.85/176 sec )
[LOG] Nr of iterations: 1277 (4, 6, 87, 26, 22, 31, 22, 20, 50, 19, 39, 22, 173, 94, 46, 3, 3, 84, 18, 17, 22, 18, 18, 49, 16, 38, 21, 172, 92, 45 )
[LOG] Total clause computation time: 456.429/463 sec (2.51749/2.51749 sec, 2.39225/2.39225 sec, 13.0471/13.0471 sec, 3.53671/3.53671 sec, 3.1844/3.1844 sec, 4.23669/4.23669 sec, 3.25969/3.25969 sec, 3.33279/3.33279 sec, 33.1049/33.1049 sec, 4.38016/4.38016 sec, 26.2821/26.2821 sec, 3.64972/3.64972 sec, 30.15/30.15 sec, 18.6151/18.6151 sec, 22.7674/22.7674 sec, 49.929/49.929 sec, 13.166/13.166 sec, 37.2559/37.2559 sec, 4.62853/4.62853 sec, 4.09775/4.09775 sec, 6.20575/6.20575 sec, 7.28062/7.28062 sec, 3.95066/3.95066 sec, 96.2704/96.2704 sec, 7.66702/7.66702 sec, 36.1331/36.1331 sec, 4.41375/4.41375 sec, 3.93394/3.93394 sec, 3.66424/3.66424 sec, 3.37601/3.37601 sec )
[LOG] Total clause minimization time: 2930.89/2931 sec (0.270732/0.270732 sec, 0.519916/0.519916 sec, 13.4171/13.4171 sec, 16.068/16.068 sec, 11.2018/11.2018 sec, 11.6705/11.6705 sec, 15.7079/15.7079 sec, 8.77251/8.77251 sec, 30.0004/30.0004 sec, 11.4956/11.4956 sec, 34.3725/34.3725 sec, 13.266/13.266 sec, 105.822/105.822 sec, 60.6137/60.6137 sec, 77.5657/77.5657 sec, 137.774/137.774 sec, 154.187/154.187 sec, 145.295/145.295 sec, 173.268/173.268 sec, 163.968/163.968 sec, 176.717/176.717 sec, 167.502/167.502 sec, 216.291/216.291 sec, 149.265/149.265 sec, 202.522/202.522 sec, 142.317/142.317 sec, 171.217/171.217 sec, 164.466/164.466 sec, 182.952/182.952 sec, 172.384/172.384 sec )
[LOG] Total clause size reduction: 167738 --> 6586 (1344 --> 5, 2095 --> 20, 29240 --> 493, 8275 --> 91, 6741 --> 78, 9210 --> 139, 6195 --> 67, 5358 --> 41, 12495 --> 417, 4356 --> 81, 8892 --> 267, 4725 --> 55, 36464 --> 1169, 19623 --> 423, 9450 --> 169, 5 --> 5, 8 --> 8, 467 --> 410, 47 --> 47, 46 --> 46, 69 --> 67, 47 --> 46, 34 --> 34, 417 --> 404, 61 --> 56, 267 --> 244, 55 --> 55, 1169 --> 1090, 414 --> 390, 169 --> 169 )
[LOG] Average clause size reduction: 131.353 --> 5.1574 (336 --> 1.25, 349.167 --> 3.33333, 336.092 --> 5.66667, 318.269 --> 3.5, 306.409 --> 3.54545, 297.097 --> 4.48387, 281.591 --> 3.04545, 267.9 --> 2.05, 249.9 --> 8.34, 229.263 --> 4.26316, 228 --> 6.84615, 214.773 --> 2.5, 210.775 --> 6.75723, 208.755 --> 4.5, 205.435 --> 3.67391, 1.66667 --> 1.66667, 2.66667 --> 2.66667, 5.55952 --> 4.88095, 2.61111 --> 2.61111, 2.70588 --> 2.70588, 3.13636 --> 3.04545, 2.61111 --> 2.55556, 1.88889 --> 1.88889, 8.5102 --> 8.2449, 3.8125 --> 3.5, 7.02632 --> 6.42105, 2.61905 --> 2.61905, 6.79651 --> 6.33721, 4.5 --> 4.23913, 3.75556 --> 3.75556 )
[LOG] Overall execution time: 3406.39 sec CPU time.
[LOG] Overall execution time: 3413 sec real time.
Synthesis time: 3412.73 sec (Real time) / 3291.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.88 sec (Real time) / 0.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 287.21 sec (Real time) / 286.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 2961 12 47 1 2887
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9703.35 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9788.51 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 18.6163 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 1197 new AND gates.
[LOG] Size before ABC: 1508 AND gates.
[LOG] Size after ABC: 1196 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.553/19 sec (0.025354/0 sec, 0.034507/0 sec, 0.044909/0 sec, 0.031131/1 sec, 0.072282/0 sec, 0.043891/0 sec, 0.66529/0 sec, 1.49772/2 sec, 1.3417/1 sec, 2.85351/3 sec, 1.38256/1 sec, 2.40302/3 sec, 2.4428/2 sec, 2.79505/3 sec, 1.15951/1 sec, 1.75973/2 sec )
[LOG] Nr of iterations: 591 (4, 10, 7, 6, 25, 10, 166, 81, 3, 5, 4, 5, 17, 8, 164, 76 )
[LOG] Total clause computation time: 6.55556/7 sec (0.02117/0.02117 sec, 0.023013/0.023013 sec, 0.028221/0.028221 sec, 0.026137/0.026137 sec, 0.039987/0.039987 sec, 0.033022/0.033022 sec, 0.1078/0.1078 sec, 0.301503/0.301503 sec, 0.422181/0.422181 sec, 2.55382/2.55382 sec, 0.546119/0.546119 sec, 0.101934/0.101934 sec, 0.303903/0.303903 sec, 1.16355/1.16355 sec, 0.790262/0.790262 sec, 0.092932/0.092932 sec )
[LOG] Total clause minimization time: 11.9433/12 sec (0.00231/0.00231 sec, 0.009536/0.009536 sec, 0.014939/0.014939 sec, 0.003218/0.003218 sec, 0.029768/0.029768 sec, 0.008668/0.008668 sec, 0.549927/0.549927 sec, 1.18805/1.18805 sec, 0.917695/0.917695 sec, 0.297687/0.297687 sec, 0.834441/0.834441 sec, 2.29901/2.29901 sec, 2.13635/2.13635 sec, 1.62933/1.62933 sec, 0.360897/0.360897 sec, 1.66147/1.66147 sec )
[LOG] Total clause size reduction: 46765 --> 2950 (549 --> 6, 1629 --> 37, 1032 --> 17, 725 --> 9, 3864 --> 73, 1125 --> 31, 26400 --> 1014, 10000 --> 371, 6 --> 6, 12 --> 12, 8 --> 8, 9 --> 9, 40 --> 34, 24 --> 24, 1003 --> 960, 339 --> 339 )
[LOG] Average clause size reduction: 79.1286 --> 4.99154 (137.25 --> 1.5, 162.9 --> 3.7, 147.429 --> 2.42857, 120.833 --> 1.5, 154.56 --> 2.92, 112.5 --> 3.1, 159.036 --> 6.10843, 123.457 --> 4.58025, 2 --> 2, 2.4 --> 2.4, 2 --> 2, 1.8 --> 1.8, 2.35294 --> 2, 3 --> 3, 6.11585 --> 5.85366, 4.46053 --> 4.46053 )
[LOG] Overall execution time: 18.6188 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.00 sec (Real time) / 18.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.21 sec (Real time) / 6.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1416 7 28 1 1374
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 167.035 sec CPU time.
[LOG] Relation determinization time: 168 sec real time.
[LOG] Final circuit size: 2859 new AND gates.
[LOG] Size before ABC: 3613 AND gates.
[LOG] Size after ABC: 2859 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 166.831/167 sec (0.068426/0 sec, 0.05729/0 sec, 0.05839/0 sec, 0.472826/1 sec, 0.558533/0 sec, 26.7304/27 sec, 4.5205/5 sec, 8.66601/8 sec, 7.85883/8 sec, 3.6767/4 sec, 15.5099/16 sec, 11.7707/11 sec, 11.6031/12 sec, 9.16842/9 sec, 15.0011/15 sec, 18.2085/19 sec, 10.5063/10 sec, 13.2813/13 sec, 5.2964/6 sec, 3.81717/3 sec )
[LOG] Nr of iterations: 1594 (6, 4, 6, 172, 14, 248, 82, 154, 111, 37, 4, 3, 4, 167, 6, 228, 66, 147, 103, 32 )
[LOG] Total clause computation time: 31.503/31 sec (0.059196/0.059196 sec, 0.051845/0.051845 sec, 0.048074/0.048074 sec, 0.102888/0.102888 sec, 0.531381/0.531381 sec, 4.10248/4.10248 sec, 0.813782/0.813782 sec, 2.25024/2.25024 sec, 2.42736/2.42736 sec, 2.40355/2.40355 sec, 3.3945/3.3945 sec, 1.71432/1.71432 sec, 1.43132/1.43132 sec, 2.43678/2.43678 sec, 3.23095/3.23095 sec, 0.351227/0.351227 sec, 1.7274/1.7274 sec, 0.277372/0.277372 sec, 3.48195/3.48195 sec, 0.66636/0.66636 sec )
[LOG] Total clause minimization time: 135.025/135 sec (0.005517/0.005517 sec, 0.002089/0.002089 sec, 0.006923/0.006923 sec, 0.358532/0.358532 sec, 0.021912/0.021912 sec, 22.593/22.593 sec, 3.68729/3.68729 sec, 6.38271/6.38271 sec, 5.40006/5.40006 sec, 1.25647/1.25647 sec, 12.1109/12.1109 sec, 10.0514/10.0514 sec, 10.1667/10.1667 sec, 6.70615/6.70615 sec, 11.7651/11.7651 sec, 17.829/17.829 sec, 8.76454/8.76454 sec, 12.9812/12.9812 sec, 1.79406/1.79406 sec, 3.1417/3.1417 sec )
[LOG] Total clause size reduction: 158126 --> 7734 (1235 --> 12, 774 --> 4, 1010 --> 11, 45486 --> 1157, 2431 --> 31, 44460 --> 1157, 13608 --> 441, 23409 --> 703, 16720 --> 626, 5184 --> 163, 8 --> 8, 4 --> 4, 8 --> 8, 1109 --> 953, 11 --> 11, 1004 --> 905, 325 --> 303, 649 --> 583, 559 --> 522, 132 --> 132 )
[LOG] Average clause size reduction: 99.2008 --> 4.85194 (205.833 --> 2, 193.5 --> 1, 168.333 --> 1.83333, 264.453 --> 6.72674, 173.643 --> 2.21429, 179.274 --> 4.66532, 165.951 --> 5.37805, 152.006 --> 4.56494, 150.631 --> 5.63964, 140.108 --> 4.40541, 2 --> 2, 1.33333 --> 1.33333, 2 --> 2, 6.64072 --> 5.70659, 1.83333 --> 1.83333, 4.40351 --> 3.9693, 4.92424 --> 4.59091, 4.41497 --> 3.96599, 5.42718 --> 5.06796, 4.125 --> 4.125 )
[LOG] Overall execution time: 167.039 sec CPU time.
[LOG] Overall execution time: 168 sec real time.
Synthesis time: 168.09 sec (Real time) / 165.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.66 sec (Real time) / 1.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.00 sec (Real time) / 21.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3149 9 34 1 3096
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 1699.27 sec CPU time.
[LOG] Relation determinization time: 1708 sec real time.
[LOG] Final circuit size: 17692 new AND gates.
[LOG] Size before ABC: 26495 AND gates.
[LOG] Size after ABC: 17692 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 1698.76/1703 sec (0.182792/0 sec, 0.188051/1 sec, 0.109546/0 sec, 0.168713/0 sec, 0.142626/0 sec, 0.672959/1 sec, 0.361632/0 sec, 16.4353/17 sec, 57.1887/57 sec, 154.438/155 sec, 113.513/114 sec, 64.8622/65 sec, 77.3359/77 sec, 69.8913/70 sec, 75.3967/76 sec, 67.1211/67 sec, 93.0746/93 sec, 81.0568/82 sec, 350.268/351 sec, 121.491/122 sec, 208.3/208 sec, 146.565/147 sec )
[LOG] Nr of iterations: 7515 (6, 9, 4, 14, 20, 63, 22, 975, 1179, 1198, 327, 5, 6, 3, 5, 14, 28, 16, 956, 1148, 1194, 323 )
[LOG] Total clause computation time: 699.186/692 sec (0.162802/0.162802 sec, 0.16643/0.16643 sec, 0.09634/0.09634 sec, 0.139178/0.139178 sec, 0.096647/0.096647 sec, 0.239547/0.239547 sec, 0.282118/0.282118 sec, 4.59531/4.59531 sec, 9.3355/9.3355 sec, 59.5967/59.5967 sec, 79.6178/79.6178 sec, 49.738/49.738 sec, 54.7532/54.7532 sec, 33.7709/33.7709 sec, 40.289/40.289 sec, 30.3999/30.3999 sec, 17.7341/17.7341 sec, 65.1611/65.1611 sec, 9.0526/9.0526 sec, 11.3853/11.3853 sec, 127.912/127.912 sec, 104.662/104.662 sec )
[LOG] Total clause minimization time: 995.615/1007 sec (0.01417/0.01417 sec, 0.015917/0.015917 sec, 0.007963/0.007963 sec, 0.02364/0.02364 sec, 0.039065/0.039065 sec, 0.423427/0.423427 sec, 0.071116/0.071116 sec, 11.6892/11.6892 sec, 47.4117/47.4117 sec, 94.0487/94.0487 sec, 33.5426/33.5426 sec, 15.1037/15.1037 sec, 22.5585/22.5585 sec, 36.0978/36.0978 sec, 35.084/35.084 sec, 36.6939/36.6939 sec, 75.3104/75.3104 sec, 15.8644/15.8644 sec, 340.777/340.777 sec, 109.435/109.435 sec, 79.7457/79.7457 sec, 41.6572/41.6572 sec )
[LOG] Total clause size reduction: 691802 --> 56315 (1470 --> 9, 2312 --> 22, 690 --> 6, 4017 --> 52, 4123 --> 46, 18476 --> 206, 4011 --> 79, 175320 --> 7568, 199082 --> 9156, 201096 --> 10411, 52160 --> 2417, 9 --> 9, 11 --> 11, 6 --> 6, 6 --> 6, 28 --> 28, 62 --> 44, 55 --> 55, 7341 --> 6454, 8779 --> 7728, 10367 --> 9621, 2381 --> 2381 )
[LOG] Average clause size reduction: 92.0562 --> 7.49368 (245 --> 1.5, 256.889 --> 2.44444, 172.5 --> 1.5, 286.929 --> 3.71429, 206.15 --> 2.3, 293.27 --> 3.26984, 182.318 --> 3.59091, 179.815 --> 7.76205, 168.857 --> 7.7659, 167.86 --> 8.69032, 159.511 --> 7.39144, 1.8 --> 1.8, 1.83333 --> 1.83333, 2 --> 2, 1.2 --> 1.2, 2 --> 2, 2.21429 --> 1.57143, 3.4375 --> 3.4375, 7.67887 --> 6.75105, 7.64721 --> 6.73171, 8.68258 --> 8.05779, 7.37152 --> 7.37152 )
[LOG] Overall execution time: 1699.28 sec CPU time.
[LOG] Overall execution time: 1708 sec real time.
Synthesis time: 1708.05 sec (Real time) / 1666.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.12 sec (Real time) / 12.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1739.21 sec (Real time) / 1732.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 18031 11 38 1 17971
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 753.018 sec CPU time.
[LOG] Relation determinization time: 761 sec real time.
[LOG] Final circuit size: 16046 new AND gates.
[LOG] Size before ABC: 20770 AND gates.
[LOG] Size after ABC: 16046 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 752.253/753 sec (4.32176/4 sec, 8.92086/9 sec, 65.3385/66 sec, 5.38916/5 sec, 45.3928/46 sec, 29.116/29 sec, 34.6773/35 sec, 11.6283/11 sec, 49.135/50 sec, 1.26263/1 sec, 49.3758/49 sec, 9.86235/10 sec, 1.16345/1 sec, 32.2373/32 sec, 25.1593/25 sec, 56.902/57 sec, 19.593/20 sec, 61.851/62 sec, 48.7021/49 sec, 23.4454/23 sec, 21.8997/22 sec, 25.481/26 sec, 16.1303/16 sec, 29.8297/30 sec, 43.8494/44 sec, 31.589/31 sec )
[LOG] Nr of iterations: 7916 (773, 378, 1871, 19, 330, 306, 298, 74, 87, 11, 9, 15, 8, 514, 264, 1841, 14, 323, 293, 294, 73, 85, 9, 6, 14, 7 )
[LOG] Total clause computation time: 246.597/247 sec (0.663972/0.663972 sec, 2.75194/2.75194 sec, 15.2565/15.2565 sec, 4.36738/4.36738 sec, 7.9433/7.9433 sec, 4.26643/4.26643 sec, 4.3966/4.3966 sec, 6.28076/6.28076 sec, 28.2517/28.2517 sec, 1.06196/1.06196 sec, 49.1252/49.1252 sec, 4.24807/4.24807 sec, 0.987492/0.987492 sec, 17.5093/17.5093 sec, 1.59731/1.59731 sec, 8.69537/8.69537 sec, 14.3126/14.3126 sec, 1.69738/1.69738 sec, 6.97237/6.97237 sec, 1.62021/1.62021 sec, 13.0471/13.0471 sec, 15.5979/15.5979 sec, 6.37596/6.37596 sec, 5.27676/5.27676 sec, 17.5928/17.5928 sec, 6.70034/6.70034 sec )
[LOG] Total clause minimization time: 501.317/501 sec (3.58533/3.58533 sec, 6.06581/6.06581 sec, 49.4057/49.4057 sec, 0.953429/0.953429 sec, 37.1798/37.1798 sec, 24.5733/24.5733 sec, 29.9922/29.9922 sec, 5.20303/5.20303 sec, 20.717/20.717 sec, 0.117641/0.117641 sec, 0.162969/0.162969 sec, 5.53259/5.53259 sec, 0.102593/0.102593 sec, 14.4616/14.4616 sec, 23.408/23.408 sec, 47.41/47.41 sec, 5.25128/5.25128 sec, 59.9871/59.9871 sec, 41.5715/41.5715 sec, 21.6606/21.6606 sec, 8.79577/8.79577 sec, 9.82244/9.82244 sec, 9.73233/9.73233 sec, 24.5308/24.5308 sec, 26.2294/26.2294 sec, 24.8651/24.8651 sec )
[LOG] Total clause size reduction: 1510503 --> 52900 (295676 --> 8556, 139490 --> 1894, 671330 --> 17085, 5922 --> 46, 114492 --> 1432, 102785 --> 1220, 96822 --> 1207, 21170 --> 407, 27950 --> 459, 2000 --> 20, 1560 --> 18, 2730 --> 31, 1295 --> 14, 4965 --> 3683, 1026 --> 875, 16645 --> 11757, 29 --> 29, 1372 --> 1182, 1131 --> 1024, 1182 --> 1048, 407 --> 392, 450 --> 447, 17 --> 17, 12 --> 12, 31 --> 31, 14 --> 14 )
[LOG] Average clause size reduction: 190.816 --> 6.68267 (382.505 --> 11.0686, 369.021 --> 5.01058, 358.808 --> 9.13148, 311.684 --> 2.42105, 346.945 --> 4.33939, 335.899 --> 3.98693, 324.906 --> 4.05034, 286.081 --> 5.5, 321.264 --> 5.27586, 181.818 --> 1.81818, 173.333 --> 2, 182 --> 2.06667, 161.875 --> 1.75, 9.65953 --> 7.16537, 3.88636 --> 3.31439, 9.04128 --> 6.3862, 2.07143 --> 2.07143, 4.24768 --> 3.65944, 3.86007 --> 3.49488, 4.02041 --> 3.56463, 5.57534 --> 5.36986, 5.29412 --> 5.25882, 1.88889 --> 1.88889, 2 --> 2, 2.21429 --> 2.21429, 2 --> 2 )
[LOG] Overall execution time: 753.024 sec CPU time.
[LOG] Overall execution time: 761 sec real time.
Synthesis time: 760.18 sec (Real time) / 739.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.62 sec (Real time) / 11.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 682.84 sec (Real time) / 680.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 16460 13 43 1 16391
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 1175.57 sec CPU time.
[LOG] Relation determinization time: 1188 sec real time.
[LOG] Final circuit size: 23908 new AND gates.
[LOG] Size before ABC: 31402 AND gates.
[LOG] Size after ABC: 23908 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 1174.59/1178 sec (5.51525/5 sec, 8.53189/9 sec, 110.668/111 sec, 6.43083/6 sec, 30.5417/31 sec, 42.5545/43 sec, 45.2145/45 sec, 52.6441/53 sec, 17.6313/18 sec, 81.4511/81 sec, 1.64853/2 sec, 1.65293/2 sec, 11.0973/11 sec, 1.60299/1 sec, 59.6399/60 sec, 86.0335/86 sec, 114.763/116 sec, 28.6284/28 sec, 103.03/104 sec, 37.696/37 sec, 67.6875/68 sec, 66.845/67 sec, 33.044/33 sec, 48.3033/49 sec, 24.8428/25 sec, 21.3951/21 sec, 38.4812/39 sec, 27.0145/27 sec )
[LOG] Nr of iterations: 10694 (859, 400, 2768, 14, 300, 358, 318, 331, 81, 99, 11, 9, 9, 8, 645, 330, 2693, 9, 292, 330, 301, 329, 73, 98, 10, 8, 7, 4 )
[LOG] Total clause computation time: 341.559/343 sec (0.605896/0.605896 sec, 2.46975/2.46975 sec, 12.6481/12.6481 sec, 6.181/6.181 sec, 5.29594/5.29594 sec, 5.76482/5.76482 sec, 6.4698/6.4698 sec, 6.00057/6.00057 sec, 9.52601/9.52601 sec, 55.8427/55.8427 sec, 1.37065/1.37065 sec, 1.37667/1.37667 sec, 6.0849/6.0849 sec, 1.3272/1.3272 sec, 30.2034/30.2034 sec, 2.42214/2.42214 sec, 48.5233/48.5233 sec, 21.6295/21.6295 sec, 2.35117/2.35117 sec, 2.90748/2.90748 sec, 2.72098/2.72098 sec, 3.36215/3.36215 sec, 16.2973/16.2973 sec, 35.7742/35.7742 sec, 12.0628/12.0628 sec, 8.1488/8.1488 sec, 14.9235/14.9235 sec, 19.2683/19.2683 sec )
[LOG] Total clause minimization time: 825.366/829 sec (4.82154/4.82154 sec, 5.94459/5.94459 sec, 96.8367/96.8367 sec, 0.160835/0.160835 sec, 24.9012/24.9012 sec, 36.368/36.368 sec, 38.3519/38.3519 sec, 46.1898/46.1898 sec, 7.8868/7.8868 sec, 25.3746/25.3746 sec, 0.166918/0.166918 sec, 0.16617/0.16617 sec, 4.89964/4.89964 sec, 0.163564/0.163564 sec, 28.9413/28.9413 sec, 83.3782/83.3782 sec, 64.5916/64.5916 sec, 6.96473/6.96473 sec, 100.471/100.471 sec, 34.5539/34.5539 sec, 64.7263/64.7263 sec, 63.22/63.22 sec, 16.6638/16.6638 sec, 12.4336/12.4336 sec, 12.7449/12.7449 sec, 13.2096/13.2096 sec, 23.5218/23.5218 sec, 7.7131/7.7131 sec )
[LOG] Total clause size reduction: 2281458 --> 76471 (374088 --> 9714, 168777 --> 1805, 1134470 --> 27441, 4901 --> 18, 119301 --> 1207, 138516 --> 1430, 119509 --> 1331, 120780 --> 1345, 24400 --> 443, 29792 --> 551, 2140 --> 21, 1672 --> 17, 1672 --> 22, 1400 --> 19, 6561 --> 5088, 1273 --> 1062, 26276 --> 19626, 9 --> 9, 1151 --> 986, 1236 --> 1077, 1211 --> 1060, 1336 --> 1214, 374 --> 372, 551 --> 551, 21 --> 21, 17 --> 17, 17 --> 17, 7 --> 7 )
[LOG] Average clause size reduction: 213.34 --> 7.15083 (435.492 --> 11.3085, 421.942 --> 4.5125, 409.852 --> 9.91366, 350.071 --> 1.28571, 397.67 --> 4.02333, 386.916 --> 3.99441, 375.814 --> 4.18553, 364.894 --> 4.06344, 301.235 --> 5.46914, 300.929 --> 5.56566, 194.545 --> 1.90909, 185.778 --> 1.88889, 185.778 --> 2.44444, 175 --> 2.375, 10.1721 --> 7.88837, 3.85758 --> 3.21818, 9.75715 --> 7.28778, 1 --> 1, 3.94178 --> 3.37671, 3.74545 --> 3.26364, 4.02326 --> 3.52159, 4.06079 --> 3.68997, 5.12329 --> 5.09589, 5.62245 --> 5.62245, 2.1 --> 2.1, 2.125 --> 2.125, 2.42857 --> 2.42857, 1.75 --> 1.75 )
[LOG] Overall execution time: 1175.58 sec CPU time.
[LOG] Overall execution time: 1188 sec real time.
Synthesis time: 1188.23 sec (Real time) / 1152.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.75 sec (Real time) / 12.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1663.56 sec (Real time) / 1657.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 24379 15 47 1 24303
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 2910.47 sec CPU time.
[LOG] Relation determinization time: 2937 sec real time.
[LOG] Final circuit size: 36279 new AND gates.
[LOG] Size before ABC: 48491 AND gates.
[LOG] Size after ABC: 36279 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 2908.9/2917 sec (8.99035/9 sec, 12.3898/12 sec, 299.11/300 sec, 44.0796/45 sec, 99.9638/100 sec, 100.593/101 sec, 135.503/136 sec, 180.291/181 sec, 225.286/225 sec, 42.3676/43 sec, 224.737/225 sec, 3.30637/4 sec, 3.39511/3 sec, 3.65863/4 sec, 3.05442/3 sec, 151.954/152 sec, 224.988/226 sec, 202.706/203 sec, 93.0101/93 sec, 79.8353/81 sec, 113.978/114 sec, 79.4315/79 sec, 121.642/122 sec, 78.9528/80 sec, 101.249/101 sec, 89.7943/90 sec, 44.6209/45 sec, 48.837/49 sec, 37.2052/37 sec, 53.9656/54 sec )
[LOG] Nr of iterations: 17472 (1221, 424, 5339, 19, 505, 399, 486, 398, 386, 114, 113, 8, 11, 11, 5, 786, 390, 4481, 17, 501, 379, 472, 392, 374, 105, 108, 7, 9, 8, 4 )
[LOG] Total clause computation time: 811.882/809 sec (1.06026/1.06026 sec, 3.3856/3.3856 sec, 45.4787/45.4787 sec, 43.4053/43.4053 sec, 14.4807/14.4807 sec, 12.4514/12.4514 sec, 13.5682/13.5682 sec, 13.1196/13.1196 sec, 13.8045/13.8045 sec, 22.5375/22.5375 sec, 144.744/144.744 sec, 2.81636/2.81636 sec, 2.8933/2.8933 sec, 2.9442/2.9442 sec, 2.74709/2.74709 sec, 101.813/101.813 sec, 4.08923/4.08923 sec, 52.0504/52.0504 sec, 62.7886/62.7886 sec, 4.92036/4.92036 sec, 4.93741/4.93741 sec, 5.45308/5.45308 sec, 19.9018/19.9018 sec, 5.5851/5.5851 sec, 49.4708/49.4708 sec, 53.7886/53.7886 sec, 24.2742/24.2742 sec, 31.5933/31.5933 sec, 16.9227/16.9227 sec, 34.8567/34.8567 sec )
[LOG] Total clause minimization time: 2079.02/2087 sec (7.83463/7.83463 sec, 8.85757/8.85757 sec, 250.847/250.847 sec, 0.520392/0.520392 sec, 84.6758/84.6758 sec, 87.4799/87.4799 sec, 121.032/121.032 sec, 166.38/166.38 sec, 210.668/210.668 sec, 19.3908/19.3908 sec, 79.5676/79.5676 sec, 0.296279/0.296279 sec, 0.306353/0.306353 sec, 0.516102/0.516102 sec, 0.12553/0.12553 sec, 49.1892/49.1892 sec, 220.542/220.542 sec, 145.672/145.672 sec, 30.1552/30.1552 sec, 74.4088/74.4088 sec, 108.624/108.624 sec, 73.448/73.448 sec, 101.285/101.285 sec, 72.9675/72.9675 sec, 51.623/51.623 sec, 35.8443/35.8443 sec, 20.2989/20.2989 sec, 17.1848/17.1848 sec, 20.2263/20.2263 sec, 19.0537/19.0537 sec )
[LOG] Total clause size reduction: 4334482 --> 133606 (602680 --> 15097, 203463 --> 1898, 2487508 --> 57858, 7758 --> 46, 229320 --> 2033, 162782 --> 1671, 193030 --> 2081, 153639 --> 1775, 144760 --> 1610, 38759 --> 700, 38304 --> 608, 1687 --> 13, 2370 --> 21, 2370 --> 31, 904 --> 7, 8272 --> 6654, 1587 --> 1293, 45284 --> 31253, 40 --> 40, 2004 --> 1722, 1513 --> 1319, 1967 --> 1748, 1728 --> 1514, 1512 --> 1382, 618 --> 609, 566 --> 566, 13 --> 13, 18 --> 18, 19 --> 19, 7 --> 7 )
[LOG] Average clause size reduction: 248.082 --> 7.64686 (493.595 --> 12.3645, 479.866 --> 4.47642, 465.913 --> 10.8369, 408.316 --> 2.42105, 454.099 --> 4.02574, 407.975 --> 4.18797, 397.181 --> 4.28189, 386.028 --> 4.4598, 375.026 --> 4.17098, 339.991 --> 6.14035, 338.973 --> 5.38053, 210.875 --> 1.625, 215.455 --> 1.90909, 215.455 --> 2.81818, 180.8 --> 1.4, 10.5242 --> 8.46565, 4.06923 --> 3.31538, 10.1058 --> 6.97456, 2.35294 --> 2.35294, 4 --> 3.43713, 3.99208 --> 3.48021, 4.16737 --> 3.70339, 4.40816 --> 3.86224, 4.04278 --> 3.69519, 5.88571 --> 5.8, 5.24074 --> 5.24074, 1.85714 --> 1.85714, 2 --> 2, 2.375 --> 2.375, 1.75 --> 1.75 )
[LOG] Overall execution time: 2910.48 sec CPU time.
[LOG] Overall execution time: 2937 sec real time.
Synthesis time: 2936.84 sec (Real time) / 2859.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.38 sec (Real time) / 14.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1891.55 sec (Real time) / 1885.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 36812 17 52 1 36728
=====================  amba8c7y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9862.76 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9797.52 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9836.32 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 29.9448 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 1619 new AND gates.
[LOG] Size before ABC: 2076 AND gates.
[LOG] Size after ABC: 1619 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 29.8603/30 sec (0.032497/0 sec, 0.024818/0 sec, 0.034529/0 sec, 0.036362/0 sec, 0.086369/0 sec, 0.044929/1 sec, 1.71967/1 sec, 2.72555/3 sec, 1.52273/2 sec, 4.34615/4 sec, 3.17743/3 sec, 3.0524/3 sec, 3.39305/4 sec, 3.34829/3 sec, 3.38051/3 sec, 2.93496/3 sec )
[LOG] Nr of iterations: 723 (6, 2, 12, 9, 11, 12, 247, 76, 4, 1, 3, 6, 9, 8, 245, 72 )
[LOG] Total clause computation time: 6.95229/9 sec (0.027184/0.027184 sec, 0.022414/0.022414 sec, 0.024013/0.024013 sec, 0.028157/0.028157 sec, 0.048405/0.048405 sec, 0.031923/0.031923 sec, 0.803499/0.803499 sec, 1.77141/1.77141 sec, 0.803472/0.803472 sec, 1.74808/1.74808 sec, 0.163199/0.163199 sec, 0.679958/0.679958 sec, 0.155682/0.155682 sec, 0.319754/0.319754 sec, 0.146951/0.146951 sec, 0.178196/0.178196 sec )
[LOG] Total clause minimization time: 22.8472/21 sec (0.003125/0.003125 sec, 0.000579/0.000579 sec, 0.008394/0.008394 sec, 0.00616/0.00616 sec, 0.03562/0.03562 sec, 0.010611/0.010611 sec, 0.906295/0.906295 sec, 0.94482/0.94482 sec, 0.716945/0.716945 sec, 2.59592/2.59592 sec, 3.012/3.012 sec, 2.37011/2.37011 sec, 3.23481/3.23481 sec, 3.02592/3.02592 sec, 3.2243/3.2243 sec, 2.75162/2.75162 sec )
[LOG] Total clause size reduction: 52039 --> 4189 (990 --> 10, 209 --> 1, 2387 --> 39, 1232 --> 14, 1430 --> 22, 1595 --> 33, 32718 --> 1665, 9375 --> 423, 7 --> 7, 1 --> 1, 5 --> 5, 10 --> 10, 19 --> 17, 21 --> 21, 1652 --> 1533, 388 --> 388 )
[LOG] Average clause size reduction: 71.9765 --> 5.79391 (165 --> 1.66667, 104.5 --> 0.5, 198.917 --> 3.25, 136.889 --> 1.55556, 130 --> 2, 132.917 --> 2.75, 132.462 --> 6.74089, 123.355 --> 5.56579, 1.75 --> 1.75, 1 --> 1, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 2.11111 --> 1.88889, 2.625 --> 2.625, 6.74286 --> 6.25714, 5.38889 --> 5.38889 )
[LOG] Overall execution time: 29.9473 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 30.36 sec (Real time) / 29.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.84 sec (Real time) / 6.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1854 7 31 1 1808
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 154.209 sec CPU time.
[LOG] Relation determinization time: 155 sec real time.
[LOG] Final circuit size: 3534 new AND gates.
[LOG] Size before ABC: 4666 AND gates.
[LOG] Size after ABC: 3534 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 154.03/155 sec (0.048866/0 sec, 0.059292/0 sec, 0.052559/0 sec, 0.340342/1 sec, 0.236936/0 sec, 2.80922/3 sec, 3.74806/4 sec, 29.46/29 sec, 9.02943/9 sec, 6.03486/6 sec, 12.7332/13 sec, 11.374/11 sec, 14.6323/15 sec, 13.7169/14 sec, 3.97954/4 sec, 16.7158/17 sec, 4.34596/4 sec, 11.8859/12 sec, 8.90295/9 sec, 3.92374/4 sec )
[LOG] Nr of iterations: 1981 (6, 7, 7, 132, 8, 266, 110, 265, 187, 60, 5, 3, 4, 92, 4, 258, 78, 253, 177, 59 )
[LOG] Total clause computation time: 24.3383/22 sec (0.040174/0.040174 sec, 0.045561/0.045561 sec, 0.042802/0.042802 sec, 0.073338/0.073338 sec, 0.217559/0.217559 sec, 0.384879/0.384879 sec, 1.0336/1.0336 sec, 2.26387/2.26387 sec, 2.18373/2.18373 sec, 4.15104/4.15104 sec, 0.756084/0.756084 sec, 0.810451/0.810451 sec, 3.602/3.602 sec, 3.87551/3.87551 sec, 0.453389/0.453389 sec, 0.398685/0.398685 sec, 0.87741/0.87741 sec, 0.405015/0.405015 sec, 0.686683/0.686683 sec, 2.03648/2.03648 sec )
[LOG] Total clause minimization time: 129.358/133 sec (0.005787/0.005787 sec, 0.011144/0.011144 sec, 0.007214/0.007214 sec, 0.26003/0.26003 sec, 0.01544/0.01544 sec, 2.40615/2.40615 sec, 2.69828/2.69828 sec, 27.1441/27.1441 sec, 6.79714/6.79714 sec, 1.86182/1.86182 sec, 11.9721/11.9721 sec, 10.5582/10.5582 sec, 11.025/11.025 sec, 9.82273/9.82273 sec, 3.52097/3.52097 sec, 16.2901/16.2901 sec, 3.45317/3.45317 sec, 11.4471/11.4471 sec, 8.18717/8.18717 sec, 1.87413/1.87413 sec )
[LOG] Total clause size reduction: 179478 --> 10285 (1215 --> 10, 1446 --> 15, 1158 --> 15, 34322 --> 912, 1246 --> 18, 45315 --> 1269, 17331 --> 579, 38016 --> 1358, 26598 --> 1223, 7965 --> 395, 10 --> 10, 5 --> 5, 8 --> 8, 523 --> 473, 7 --> 7, 1193 --> 1043, 359 --> 329, 1244 --> 1108, 1122 --> 1113, 395 --> 395 )
[LOG] Average clause size reduction: 90.5997 --> 5.19182 (202.5 --> 1.66667, 206.571 --> 2.14286, 165.429 --> 2.14286, 260.015 --> 6.90909, 155.75 --> 2.25, 170.357 --> 4.77068, 157.555 --> 5.26364, 143.457 --> 5.12453, 142.235 --> 6.54011, 132.75 --> 6.58333, 2 --> 2, 1.66667 --> 1.66667, 2 --> 2, 5.68478 --> 5.1413, 1.75 --> 1.75, 4.62403 --> 4.04264, 4.60256 --> 4.21795, 4.917 --> 4.37945, 6.33898 --> 6.28814, 6.69492 --> 6.69492 )
[LOG] Overall execution time: 154.212 sec CPU time.
[LOG] Overall execution time: 155 sec real time.
Synthesis time: 155.29 sec (Real time) / 152.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.35 sec (Real time) / 2.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 48.37 sec (Real time) / 48.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3820 9 36 1 3765
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 4476.53 sec CPU time.
[LOG] Relation determinization time: 4498 sec real time.
[LOG] Final circuit size: 28571 new AND gates.
[LOG] Size before ABC: 43799 AND gates.
[LOG] Size after ABC: 28571 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 4475.39/4487 sec (0.483952/1 sec, 0.537192/0 sec, 0.260415/0 sec, 0.934602/1 sec, 0.250563/1 sec, 2.962/3 sec, 0.336262/0 sec, 119.969/120 sec, 134.374/135 sec, 418.834/420 sec, 350.024/351 sec, 282.466/283 sec, 314.956/315 sec, 294.905/296 sec, 207.79/208 sec, 338.34/339 sec, 209.485/210 sec, 280.353/281 sec, 421.929/423 sec, 376.14/377 sec, 413.571/415 sec, 306.485/308 sec )
[LOG] Nr of iterations: 10624 (8, 6, 10, 9, 9, 74, 25, 1280, 1754, 1708, 489, 5, 5, 7, 7, 7, 48, 18, 1229, 1746, 1701, 479 )
[LOG] Total clause computation time: 2638.41/2617 sec (0.458556/0.458556 sec, 0.514524/0.514524 sec, 0.230747/0.230747 sec, 0.911728/0.911728 sec, 0.21028/0.21028 sec, 0.507909/0.507909 sec, 0.210572/0.210572 sec, 89.8223/89.8223 sec, 17.9055/17.9055 sec, 173.29/173.29 sec, 272.33/272.33 sec, 228.863/228.863 sec, 277.073/277.073 sec, 190.493/190.493 sec, 84.4637/84.4637 sec, 196.758/196.758 sec, 82.5131/82.5131 sec, 199.152/199.152 sec, 207.051/207.051 sec, 109.86/109.86 sec, 252.954/252.954 sec, 252.834/252.834 sec )
[LOG] Total clause minimization time: 1828.3/1860 sec (0.01544/0.01544 sec, 0.013475/0.013475 sec, 0.020026/0.020026 sec, 0.013896/0.013896 sec, 0.031281/0.031281 sec, 2.43588/2.43588 sec, 0.112607/0.112607 sec, 29.8955/29.8955 sec, 115.549/115.549 sec, 243.91/243.91 sec, 76.9941/76.9941 sec, 53.5715/53.5715 sec, 37.843/37.843 sec, 104.367/104.367 sec, 123.275/123.275 sec, 141.533/141.533 sec, 126.893/126.893 sec, 81.1433/81.1433 sec, 213.597/213.597 sec, 264.734/264.734 sec, 159.218/159.218 sec, 53.137/53.137 sec )
[LOG] Total clause size reduction: 995057 --> 95008 (2135 --> 18, 1500 --> 11, 2106 --> 20, 2296 --> 16, 1840 --> 16, 20148 --> 244, 4680 --> 99, 235336 --> 11590, 303269 --> 17341, 293604 --> 17739, 78080 --> 4258, 9 --> 9, 11 --> 11, 13 --> 13, 12 --> 12, 13 --> 13, 117 --> 87, 65 --> 65, 10852 --> 9531, 17217 --> 13802, 17627 --> 15986, 4127 --> 4127 )
[LOG] Average clause size reduction: 93.6612 --> 8.94277 (266.875 --> 2.25, 250 --> 1.83333, 210.6 --> 2, 255.111 --> 1.77778, 204.444 --> 1.77778, 272.27 --> 3.2973, 187.2 --> 3.96, 183.856 --> 9.05469, 172.901 --> 9.88655, 171.899 --> 10.3858, 159.673 --> 8.70757, 1.8 --> 1.8, 2.2 --> 2.2, 1.85714 --> 1.85714, 1.71429 --> 1.71429, 1.85714 --> 1.85714, 2.4375 --> 1.8125, 3.61111 --> 3.61111, 8.82994 --> 7.75509, 9.86082 --> 7.90493, 10.3627 --> 9.398, 8.61587 --> 8.61587 )
[LOG] Overall execution time: 4476.54 sec CPU time.
[LOG] Overall execution time: 4498 sec real time.
Synthesis time: 4497.44 sec (Real time) / 4376.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.81 sec (Real time) / 13.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3788.20 sec (Real time) / 3775.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 28921 11 42 1 28857
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 2510.85 sec CPU time.
[LOG] Relation determinization time: 2544 sec real time.
[LOG] Final circuit size: 41011 new AND gates.
[LOG] Size before ABC: 58747 AND gates.
[LOG] Size after ABC: 41011 AND gates.
[LOG] Time for optimizing with ABC: 27 seconds.
[LOG] Total time for all control signals: 2509.86/2517 sec (22.7616/23 sec, 36.2279/37 sec, 352.37/353 sec, 12.7557/13 sec, 87.1527/87 sec, 112.805/113 sec, 160.291/161 sec, 40.3305/41 sec, 134.158/134 sec, 3.05769/3 sec, 57.0333/57 sec, 38.5776/39 sec, 3.14038/3 sec, 190.808/192 sec, 149.509/149 sec, 254.164/255 sec, 102.423/103 sec, 133.195/134 sec, 101.738/102 sec, 127.337/127 sec, 71.5255/72 sec, 77.6934/78 sec, 53.3498/53 sec, 53.2849/54 sec, 74.3139/74 sec, 59.8596/60 sec )
[LOG] Nr of iterations: 14655 (3035, 351, 3154, 21, 228, 307, 271, 74, 97, 13, 11, 10, 15, 2702, 328, 3075, 12, 213, 300, 238, 64, 95, 12, 9, 9, 11 )
[LOG] Total clause computation time: 675.595/683 sec (2.25492/2.25492 sec, 9.90099/9.90099 sec, 50.1736/50.1736 sec, 12.025/12.025 sec, 12.652/12.652 sec, 13.8826/13.8826 sec, 13.851/13.851 sec, 21.5808/21.5808 sec, 78.2816/78.2816 sec, 2.58557/2.58557 sec, 56.5448/56.5448 sec, 22.1823/22.1823 sec, 2.57918/2.57918 sec, 37.1979/37.1979 sec, 6.90777/6.90777 sec, 42.5775/42.5775 sec, 89.4336/89.4336 sec, 7.75156/7.75156 sec, 9.06435/9.06435 sec, 8.7531/8.7531 sec, 22.67/22.67 sec, 54.9527/54.9527 sec, 18.9948/18.9948 sec, 27.8223/27.8223 sec, 19.8398/19.8398 sec, 31.1356/31.1356 sec )
[LOG] Total clause minimization time: 1819.67/1821 sec (20.0607/20.0607 sec, 25.9995/25.9995 sec, 299.153/299.153 sec, 0.55661/0.55661 sec, 74.0172/74.0172 sec, 98.3039/98.3039 sec, 145.828/145.828 sec, 18.4355/18.4355 sec, 55.5137/55.5137 sec, 0.287394/0.287394 sec, 0.299416/0.299416 sec, 16.2142/16.2142 sec, 0.366267/0.366267 sec, 150.894/150.894 sec, 142.215/142.215 sec, 208.765/208.765 sec, 12.9235/12.9235 sec, 125.166/125.166 sec, 92.2882/92.2882 sec, 118.277/118.277 sec, 48.7361/48.7361 sec, 22.5941/22.5941 sec, 34.2908/34.2908 sec, 25.3997/25.3997 sec, 54.4203/54.4203 sec, 28.6604/28.6604 sec )
[LOG] Total clause size reduction: 2844303 --> 138696 (1171124 --> 41649, 130550 --> 1644, 1141386 --> 32265, 6640 --> 53, 79677 --> 1024, 104040 --> 1370, 80730 --> 1162, 20075 --> 370, 28608 --> 570, 2316 --> 24, 1890 --> 23, 1701 --> 21, 3682 --> 32, 35406 --> 28116, 1449 --> 1250, 30923 --> 25492, 16 --> 16, 894 --> 769, 1309 --> 1091, 937 --> 811, 305 --> 300, 558 --> 557, 24 --> 24, 20 --> 20, 21 --> 21, 22 --> 22 )
[LOG] Average clause size reduction: 194.084 --> 9.46407 (385.873 --> 13.7229, 371.937 --> 4.68376, 361.885 --> 10.2299, 316.19 --> 2.52381, 349.461 --> 4.49123, 338.893 --> 4.46254, 297.897 --> 4.28782, 271.284 --> 5, 294.928 --> 5.87629, 178.154 --> 1.84615, 171.818 --> 2.09091, 170.1 --> 2.1, 245.467 --> 2.13333, 13.1036 --> 10.4056, 4.41768 --> 3.81098, 10.0563 --> 8.29008, 1.33333 --> 1.33333, 4.19718 --> 3.61033, 4.36333 --> 3.63667, 3.93697 --> 3.40756, 4.76562 --> 4.6875, 5.87368 --> 5.86316, 2 --> 2, 2.22222 --> 2.22222, 2.33333 --> 2.33333, 2 --> 2 )
[LOG] Overall execution time: 2510.85 sec CPU time.
[LOG] Overall execution time: 2544 sec real time.
Synthesis time: 2544.19 sec (Real time) / 2461.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.28 sec (Real time) / 15.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2694.40 sec (Real time) / 2685.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 41428 13 47 1 41355
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 8218.35 sec CPU time.
[LOG] Relation determinization time: 8319 sec real time.
[LOG] Final circuit size: 72360 new AND gates.
[LOG] Size before ABC: 107342 AND gates.
[LOG] Size after ABC: 72360 AND gates.
[LOG] Time for optimizing with ABC: 79 seconds.
[LOG] Total time for all control signals: 8216.63/8239 sec (63.5217/63 sec, 110.943/112 sec, 1486.02/1490 sec, 107.872/108 sec, 340.222/341 sec, 418.898/420 sec, 309.18/310 sec, 668.076/670 sec, 117.929/118 sec, 506.104/507 sec, 8.65494/9 sec, 8.0456/8 sec, 105.834/106 sec, 7.53254/8 sec, 690.235/692 sec, 324.752/326 sec, 572.764/574 sec, 218.682/220 sec, 333.557/334 sec, 295.929/297 sec, 213.967/214 sec, 270.728/272 sec, 218.708/219 sec, 193.843/195 sec, 173.567/174 sec, 123.725/124 sec, 174.363/175 sec, 152.974/153 sec )
[LOG] Nr of iterations: 26186 (6000, 413, 6350, 20, 364, 355, 235, 393, 100, 94, 14, 9, 11, 8, 4448, 365, 5506, 16, 347, 340, 196, 384, 93, 91, 13, 7, 7, 7 )
[LOG] Total clause computation time: 2093.01/2099 sec (6.29474/6.29474 sec, 20.3617/20.3617 sec, 300.726/300.726 sec, 103.857/103.857 sec, 45.9558/45.9558 sec, 45.3126/45.3126 sec, 35.4104/35.4104 sec, 49.4643/49.4643 sec, 50.5178/50.5178 sec, 272.465/272.465 sec, 7.3608/7.3608 sec, 7.24767/7.24767 sec, 46.4681/46.4681 sec, 6.88387/6.88387 sec, 113.114/113.114 sec, 56.4743/56.4743 sec, 126.933/126.933 sec, 182.441/182.441 sec, 17.9561/17.9561 sec, 19.6247/19.6247 sec, 14.3353/14.3353 sec, 38.398/38.398 sec, 99.8432/99.8432 sec, 150.487/150.487 sec, 73.1672/73.1672 sec, 58.0786/58.0786 sec, 72.6037/72.6037 sec, 71.2306/71.2306 sec )
[LOG] Total clause minimization time: 6079.81/6100 sec (55.7771/55.7771 sec, 89.85/89.85 sec, 1175.1/1175.1 sec, 3.69773/3.69773 sec, 292.89/292.89 sec, 372.189/372.189 sec, 272.72/272.72 sec, 617.084/617.084 sec, 66.6467/66.6467 sec, 232.969/232.969 sec, 0.895651/0.895651 sec, 0.50217/0.50217 sec, 58.9767/58.9767 sec, 0.333407/0.333407 sec, 568.073/568.073 sec, 267.54/267.54 sec, 436.392/436.392 sec, 36.1059/36.1059 sec, 314.879/314.879 sec, 275.639/275.639 sec, 199.197/199.197 sec, 231.6/231.6 sec, 118.607/118.607 sec, 43.0752/43.0752 sec, 100.268/100.268 sec, 65.5285/65.5285 sec, 101.641/101.641 sec, 81.6257/81.6257 sec )
[LOG] Total clause size reduction: 6082711 --> 281067 (2621563 --> 92580, 174688 --> 1940, 2609439 --> 72288, 7182 --> 49, 133221 --> 1593, 126024 --> 1547, 80730 --> 1033, 130928 --> 1817, 30294 --> 536, 30969 --> 543, 2730 --> 31, 1640 --> 17, 2050 --> 28, 1372 --> 14, 63138 --> 51771, 1561 --> 1361, 58687 --> 48230, 27 --> 27, 1456 --> 1252, 1425 --> 1199, 773 --> 665, 1745 --> 1479, 478 --> 476, 518 --> 518, 31 --> 31, 14 --> 14, 14 --> 14, 14 --> 14 )
[LOG] Average clause size reduction: 232.289 --> 10.7335 (436.927 --> 15.43, 422.973 --> 4.69734, 410.935 --> 11.3839, 359.1 --> 2.45, 365.992 --> 4.37637, 354.997 --> 4.35775, 343.532 --> 4.39574, 333.15 --> 4.62341, 302.94 --> 5.36, 329.457 --> 5.7766, 195 --> 2.21429, 182.222 --> 1.88889, 186.364 --> 2.54545, 171.5 --> 1.75, 14.1947 --> 11.6392, 4.27671 --> 3.72877, 10.6587 --> 8.75954, 1.6875 --> 1.6875, 4.19597 --> 3.60807, 4.19118 --> 3.52647, 3.94388 --> 3.39286, 4.54427 --> 3.85156, 5.13978 --> 5.11828, 5.69231 --> 5.69231, 2.38462 --> 2.38462, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 8218.35 sec CPU time.
[LOG] Overall execution time: 8319 sec real time.
Synthesis time: 8318.76 sec (Real time) / 8082.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 25.16 sec (Real time) / 24.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9220.37 sec (Real time) / 9193.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 72832 15 52 1 72751
=====================  amba7b5y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9841.95 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9719.66 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9781.99 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 24.7537 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 1255 new AND gates.
[LOG] Size before ABC: 1640 AND gates.
[LOG] Size after ABC: 1255 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.6732/25 sec (0.033171/0 sec, 0.041164/0 sec, 0.048378/0 sec, 0.035224/0 sec, 0.113426/0 sec, 0.069093/0 sec, 1.25338/2 sec, 1.91152/2 sec, 2.11345/2 sec, 1.70655/1 sec, 5.31415/6 sec, 3.31526/3 sec, 4.0509/4 sec, 1.56193/2 sec, 1.34313/1 sec, 1.76248/2 sec )
[LOG] Nr of iterations: 651 (6, 9, 8, 8, 22, 18, 206, 64, 2, 5, 3, 4, 20, 12, 201, 63 )
[LOG] Total clause computation time: 7.92013/6 sec (0.026174/0.026174 sec, 0.027155/0.027155 sec, 0.030872/0.030872 sec, 0.026996/0.026996 sec, 0.045332/0.045332 sec, 0.04398/0.04398 sec, 0.190359/0.190359 sec, 0.650276/0.650276 sec, 0.167439/0.167439 sec, 0.860587/0.860587 sec, 3.18693/3.18693 sec, 0.144443/0.144443 sec, 1.30852/1.30852 sec, 0.220105/0.220105 sec, 0.850854/0.850854 sec, 0.140113/0.140113 sec )
[LOG] Total clause minimization time: 16.6937/19 sec (0.00473/0.00473 sec, 0.012006/0.012006 sec, 0.015455/0.015455 sec, 0.00628/0.00628 sec, 0.065351/0.065351 sec, 0.022416/0.022416 sec, 1.05343/1.05343 sec, 1.25361/1.25361 sec, 1.94401/1.94401 sec, 0.843675/0.843675 sec, 2.12497/2.12497 sec, 3.16853/3.16853 sec, 2.73954/2.73954 sec, 1.33904/1.33904 sec, 0.483396/0.483396 sec, 1.61729/1.61729 sec )
[LOG] Total clause size reduction: 45900 --> 3314 (950 --> 16, 1504 --> 25, 1253 --> 22, 1057 --> 16, 2940 --> 60, 2227 --> 66, 26650 --> 1263, 7686 --> 291, 4 --> 4, 11 --> 11, 4 --> 4, 7 --> 7, 56 --> 46, 38 --> 37, 1222 --> 1155, 291 --> 291 )
[LOG] Average clause size reduction: 70.5069 --> 5.09063 (158.333 --> 2.66667, 167.111 --> 2.77778, 156.625 --> 2.75, 132.125 --> 2, 133.636 --> 2.72727, 123.722 --> 3.66667, 129.369 --> 6.13107, 120.094 --> 4.54688, 2 --> 2, 2.2 --> 2.2, 1.33333 --> 1.33333, 1.75 --> 1.75, 2.8 --> 2.3, 3.16667 --> 3.08333, 6.0796 --> 5.74627, 4.61905 --> 4.61905 )
[LOG] Overall execution time: 24.7564 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.15 sec (Real time) / 24.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.41 sec (Real time) / 6.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1482 7 31 1 1436
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 815.958 sec CPU time.
[LOG] Relation determinization time: 820 sec real time.
[LOG] Final circuit size: 8173 new AND gates.
[LOG] Size before ABC: 11194 AND gates.
[LOG] Size after ABC: 8173 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 815.496/817 sec (0.180884/0 sec, 0.159735/0 sec, 0.151264/0 sec, 0.379534/0 sec, 0.193859/1 sec, 127.858/128 sec, 4.3367/4 sec, 109.934/110 sec, 74.1457/75 sec, 35.5345/35 sec, 15.5676/16 sec, 31.0502/31 sec, 12.9325/13 sec, 39.4915/39 sec, 29.036/30 sec, 60.4438/60 sec, 30.5928/31 sec, 58.3177/58 sec, 144.395/145 sec, 40.7948/41 sec )
[LOG] Nr of iterations: 3755 (6, 4, 12, 93, 13, 472, 109, 427, 633, 153, 4, 3, 4, 76, 9, 469, 101, 400, 628, 139 )
[LOG] Total clause computation time: 218.507/214 sec (0.162776/0.162776 sec, 0.151403/0.151403 sec, 0.122668/0.122668 sec, 0.164359/0.164359 sec, 0.159489/0.159489 sec, 13.182/13.182 sec, 1.72782/1.72782 sec, 7.42482/7.42482 sec, 19.3635/19.3635 sec, 30.2997/30.2997 sec, 8.26452/8.26452 sec, 13.2729/13.2729 sec, 3.63715/3.63715 sec, 5.37833/5.37833 sec, 8.84393/8.84393 sec, 26.996/26.996 sec, 21.282/21.282 sec, 2.15863/2.15863 sec, 20.7587/20.7587 sec, 35.1559/35.1559 sec )
[LOG] Total clause minimization time: 595.713/602 sec (0.012255/0.012255 sec, 0.003124/0.003124 sec, 0.022875/0.022875 sec, 0.205172/0.205172 sec, 0.027741/0.027741 sec, 114.593/114.593 sec, 2.57388/2.57388 sec, 102.375/102.375 sec, 54.5303/54.5303 sec, 5.15996/5.15996 sec, 7.29304/7.29304 sec, 17.7666/17.7666 sec, 9.28366/9.28366 sec, 34.0758/34.0758 sec, 20.1792/20.1792 sec, 33.3113/33.3113 sec, 9.26584/9.26584 sec, 56.0362/56.0362 sec, 123.419/123.419 sec, 5.57943/5.57943 sec )
[LOG] Total clause size reduction: 335466 --> 23478 (1210 --> 13, 759 --> 3, 2288 --> 27, 24012 --> 577, 2316 --> 27, 85722 --> 3023, 18252 --> 604, 67308 --> 2645, 99224 --> 4460, 22648 --> 1075, 8 --> 8, 3 --> 3, 7 --> 7, 415 --> 387, 18 --> 18, 2999 --> 2722, 539 --> 528, 2389 --> 2120, 4411 --> 4293, 938 --> 938 )
[LOG] Average clause size reduction: 89.3385 --> 6.25246 (201.667 --> 2.16667, 189.75 --> 0.75, 190.667 --> 2.25, 258.194 --> 6.2043, 178.154 --> 2.07692, 181.614 --> 6.40466, 167.45 --> 5.54128, 157.63 --> 6.19438, 156.752 --> 7.04581, 148.026 --> 7.02614, 2 --> 2, 1 --> 1, 1.75 --> 1.75, 5.46053 --> 5.09211, 2 --> 2, 6.39446 --> 5.80384, 5.33663 --> 5.22772, 5.9725 --> 5.3, 7.02389 --> 6.83599, 6.7482 --> 6.7482 )
[LOG] Overall execution time: 815.963 sec CPU time.
[LOG] Overall execution time: 820 sec real time.
Synthesis time: 819.45 sec (Real time) / 805.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.77 sec (Real time) / 7.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 339.40 sec (Real time) / 338.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 8458 9 37 1 8402
=====================  amba4f25y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9740.48 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9864.72 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9909.64 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9921.95 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011896 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006712/0 sec (0.003878/0 sec, 0.002834/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.002585/0 sec (0.002521/0.002521 sec, 6.4e-05/6.4e-05 sec )
[LOG] Total clause minimization time: 0.002662/0 sec (0.000263/0.000263 sec, 0.002399/0.002399 sec )
[LOG] Total clause size reduction: 360 --> 4 (358 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 72 --> 0.8 (119.333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.01383 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.089127 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.056329/0 sec (0.029283/0 sec, 0.027046/0 sec )
[LOG] Nr of iterations: 20 (11, 9 )
[LOG] Total clause computation time: 0.025215/0 sec (0.021387/0.021387 sec, 0.003828/0.003828 sec )
[LOG] Total clause minimization time: 0.027659/0 sec (0.005395/0.005395 sec, 0.022264/0.022264 sec )
[LOG] Total clause size reduction: 2969 --> 24 (2960 --> 15, 9 --> 9 )
[LOG] Average clause size reduction: 148.45 --> 1.2 (269.091 --> 1.36364, 1 --> 1 )
[LOG] Overall execution time: 0.092501 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 563 3 84 1 475
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.135239 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 97 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 97 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.076446/0 sec (0.042222/0 sec, 0.034224/0 sec )
[LOG] Nr of iterations: 17 (10, 7 )
[LOG] Total clause computation time: 0.038598/0 sec (0.030126/0.030126 sec, 0.008472/0.008472 sec )
[LOG] Total clause minimization time: 0.032907/0 sec (0.008491/0.008491 sec, 0.024416/0.024416 sec )
[LOG] Total clause size reduction: 4133 --> 32 (4122 --> 21, 11 --> 11 )
[LOG] Average clause size reduction: 243.118 --> 1.88235 (412.2 --> 2.1, 1.57143 --> 1.57143 )
[LOG] Overall execution time: 0.140966 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 968 3 133 1 831
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.025213 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016404/0 sec (0.008826/0 sec, 0.007578/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.006963/0 sec (0.00668/0.00668 sec, 0.000283/0.000283 sec )
[LOG] Total clause minimization time: 0.007559/0 sec (0.000773/0.000773 sec, 0.006786/0.006786 sec )
[LOG] Total clause size reduction: 997 --> 10 (992 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 110.778 --> 1.11111 (198.4 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.027633 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.160443 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.094754/0 sec (0.044667/0 sec, 0.050087/0 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.043049/0 sec (0.032875/0.032875 sec, 0.010174/0.010174 sec )
[LOG] Total clause minimization time: 0.046504/0 sec (0.008072/0.008072 sec, 0.038432/0.038432 sec )
[LOG] Total clause size reduction: 5389 --> 40 (5369 --> 20, 20 --> 20 )
[LOG] Average clause size reduction: 199.593 --> 1.48148 (383.5 --> 1.42857, 1.53846 --> 1.53846 )
[LOG] Overall execution time: 0.165191 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 746 3 112 1 630
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.188513 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 41 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.098748/0 sec (0.04648/0 sec, 0.052268/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.045774/0 sec (0.032248/0.032248 sec, 0.013526/0.013526 sec )
[LOG] Total clause minimization time: 0.046957/0 sec (0.009842/0.009842 sec, 0.037115/0.037115 sec )
[LOG] Total clause size reduction: 6182 --> 44 (6160 --> 22, 22 --> 22 )
[LOG] Average clause size reduction: 268.783 --> 1.91304 (513.333 --> 1.83333, 2 --> 2 )
[LOG] Overall execution time: 0.195689 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 1005 3 161 1 840
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.036228 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026454/0 sec (0.017022/0 sec, 0.009432/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.015199/0 sec (0.014508/0.014508 sec, 0.000691/0.000691 sec )
[LOG] Total clause minimization time: 0.009431/0 sec (0.001187/0.001187 sec, 0.008244/0.008244 sec )
[LOG] Total clause size reduction: 815 --> 14 (808 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 90.5556 --> 1.55556 (161.6 --> 1.4, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.038467 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 390 3 56 1 330
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.129708 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 116 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.073648/1 sec (0.039594/1 sec, 0.034054/0 sec )
[LOG] Nr of iterations: 33 (17, 16 )
[LOG] Total clause computation time: 0.035439/0 sec (0.028159/0.028159 sec, 0.00728/0.00728 sec )
[LOG] Total clause minimization time: 0.033376/1 sec (0.007967/0.007967 sec, 0.025409/0.025409 sec )
[LOG] Total clause size reduction: 5364 --> 40 (5344 --> 20, 20 --> 20 )
[LOG] Average clause size reduction: 162.545 --> 1.21212 (314.353 --> 1.17647, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.134035 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 746 3 98 1 644
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002499 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001096/0 sec (0.000969/0 sec, 0.000127/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000707/0 sec (0.000707/0.000707 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003245 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003465 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001814/0 sec (0.00164/0 sec, 0.000174/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.001195/0 sec (0.001195/0.001195 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004356 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011205 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007571/0 sec (0.005149/0 sec, 0.002422/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.004243/0 sec (0.004213/0.004213 sec, 3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0.002389/0 sec (0.000257/0.000257 sec, 0.002132/0.002132 sec )
[LOG] Total clause size reduction: 203 --> 6 (200 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 40.6 --> 1.2 (66.6667 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.01241 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 185 1 32 1 151
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.035682 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 49 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 49 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02477/0 sec (0.015306/0 sec, 0.009464/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.013505/0 sec (0.013427/0.013427 sec, 7.8e-05/7.8e-05 sec )
[LOG] Total clause minimization time: 0.009687/0 sec (0.000745/0.000745 sec, 0.008942/0.008942 sec )
[LOG] Total clause size reduction: 336 --> 8 (332 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 67.2 --> 1.6 (110.667 --> 1.33333, 2 --> 2 )
[LOG] Overall execution time: 0.037568 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 358 1 56 1 300
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018094 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011691/0 sec (0.008479/0 sec, 0.002202/0 sec, 0.000531/0 sec, 0.000479/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.007498/0 sec (0.006668/0.006668 sec, 0.00083/0.00083 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.020607 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.035524 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021132/0 sec (0.01714/0 sec, 0.002308/0 sec, 0.000879/0 sec, 0.000805/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.014455/0 sec (0.014319/0.014319 sec, 0.000136/0.000136 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.039855 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.008901 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005705/0 sec (0.004484/0 sec, 0.000683/0 sec, 0.000278/0 sec, 0.00026/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.003727/0 sec (0.003685/0.003685 sec, 4.2e-05/4.2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010261 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.01193 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008234/0 sec (0.00636/0 sec, 0.001057/0 sec, 0.000422/0 sec, 0.000395/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.005238/0 sec (0.005188/0.005188 sec, 5e-05/5e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013968 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004175 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002441/0 sec (0.001563/0 sec, 0.000878/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001287/0 sec (0.001279/0.001279 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0.000787/0 sec (4.4e-05/4.4e-05 sec, 0.000743/0.000743 sec )
[LOG] Total clause size reduction: 31 --> 2 (30 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 10.3333 --> 0.666667 (15 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.004896 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.004884 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002733/0 sec (0.001717/0 sec, 0.001016/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001298/0 sec (0.00129/0.00129 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0.00091/0 sec (6e-05/6e-05 sec, 0.00085/0.00085 sec )
[LOG] Total clause size reduction: 49 --> 2 (48 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 16.3333 --> 0.666667 (24 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.005715 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.042705 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036804/0 sec (0.008844/0 sec, 0.011374/0 sec, 0.008279/0 sec, 0.008307/0 sec )
[LOG] Nr of iterations: 27 (8, 9, 3, 7 )
[LOG] Total clause computation time: 0.015395/0 sec (0.006043/0.006043 sec, 0.008778/0.008778 sec, 0.000275/0.000275 sec, 0.000299/0.000299 sec )
[LOG] Total clause minimization time: 0.019194/0 sec (0.001984/0.001984 sec, 0.001868/0.001868 sec, 0.007666/0.007666 sec, 0.007676/0.007676 sec )
[LOG] Total clause size reduction: 1782 --> 56 (987 --> 21, 776 --> 16, 6 --> 6, 13 --> 13 )
[LOG] Average clause size reduction: 66 --> 2.07407 (123.375 --> 2.625, 86.2222 --> 1.77778, 2 --> 2, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.044001 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 207 2 36 1 168
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.0843 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 74 new AND gates.
[LOG] Size before ABC: 90 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.065415/0 sec (0.015061/0 sec, 0.02067/0 sec, 0.015306/0 sec, 0.014378/0 sec )
[LOG] Nr of iterations: 36 (11, 9, 8, 8 )
[LOG] Total clause computation time: 0.026493/0 sec (0.009148/0.009148 sec, 0.015676/0.015676 sec, 0.00091/0.00091 sec, 0.000759/0.000759 sec )
[LOG] Total clause minimization time: 0.034964/0 sec (0.004373/0.004373 sec, 0.003764/0.003764 sec, 0.013783/0.013783 sec, 0.013044/0.013044 sec )
[LOG] Total clause size reduction: 3650 --> 66 (2340 --> 21, 1280 --> 15, 15 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 101.389 --> 1.83333 (212.727 --> 1.90909, 142.222 --> 1.66667, 1.875 --> 1.875, 1.875 --> 1.875 )
[LOG] Overall execution time: 0.086513 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 409 2 63 1 342
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.023931 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019509/0 sec (0.004165/0 sec, 0.005385/0 sec, 0.005566/0 sec, 0.004393/0 sec )
[LOG] Nr of iterations: 16 (5, 4, 4, 3 )
[LOG] Total clause computation time: 0.007096/0 sec (0.002833/0.002833 sec, 0.00401/0.00401 sec, 0.000132/0.000132 sec, 0.000121/0.000121 sec )
[LOG] Total clause minimization time: 0.010581/0 sec (0.000649/0.000649 sec, 0.00079/0.00079 sec, 0.005137/0.005137 sec, 0.004005/0.004005 sec )
[LOG] Total clause size reduction: 819 --> 16 (520 --> 5, 291 --> 3, 5 --> 5, 3 --> 3 )
[LOG] Average clause size reduction: 51.1875 --> 1 (104 --> 1, 72.75 --> 0.75, 1.25 --> 1.25, 1 --> 1 )
[LOG] Overall execution time: 0.025265 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 193 2 28 1 161
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.073644 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060973/0 sec (0.013398/0 sec, 0.017148/0 sec, 0.017229/0 sec, 0.013198/0 sec )
[LOG] Nr of iterations: 44 (16, 7, 15, 6 )
[LOG] Total clause computation time: 0.024564/0 sec (0.008263/0.008263 sec, 0.014163/0.014163 sec, 0.001274/0.001274 sec, 0.000864/0.000864 sec )
[LOG] Total clause minimization time: 0.032886/0 sec (0.003843/0.003843 sec, 0.00191/0.00191 sec, 0.015331/0.015331 sec, 0.011802/0.011802 sec )
[LOG] Total clause size reduction: 4206 --> 72 (3210 --> 30, 960 --> 6, 30 --> 30, 6 --> 6 )
[LOG] Average clause size reduction: 95.5909 --> 1.63636 (200.625 --> 1.875, 137.143 --> 0.857143, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.075554 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 317 2 49 1 264
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.065769 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 41 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.058958/0 sec (0.008051/0 sec, 0.011843/0 sec, 0.012615/0 sec, 0.008744/0 sec, 0.008019/0 sec, 0.009686/0 sec )
[LOG] Nr of iterations: 44 (9, 11, 5, 6, 9, 4 )
[LOG] Total clause computation time: 0.026075/0 sec (0.005472/0.005472 sec, 0.008676/0.008676 sec, 0.010602/0.010602 sec, 0.000401/0.000401 sec, 0.000634/0.000634 sec, 0.00029/0.00029 sec )
[LOG] Total clause minimization time: 0.028809/0 sec (0.001596/0.001596 sec, 0.002267/0.002267 sec, 0.001149/0.001149 sec, 0.007876/0.007876 sec, 0.00694/0.00694 sec, 0.008981/0.008981 sec )
[LOG] Total clause size reduction: 3627 --> 63 (1504 --> 13, 1580 --> 19, 516 --> 4, 8 --> 8, 15 --> 15, 4 --> 4 )
[LOG] Average clause size reduction: 82.4318 --> 1.43182 (167.111 --> 1.44444, 143.636 --> 1.72727, 103.2 --> 0.8, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 1 --> 1 )
[LOG] Overall execution time: 0.067357 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 293 3 36 1 251
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.191404 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 41 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.163943/0 sec (0.021557/0 sec, 0.031323/0 sec, 0.03408/0 sec, 0.026354/0 sec, 0.026157/0 sec, 0.024472/0 sec )
[LOG] Nr of iterations: 84 (20, 16, 12, 15, 13, 8 )
[LOG] Total clause computation time: 0.061309/0 sec (0.01165/0.01165 sec, 0.02146/0.02146 sec, 0.023546/0.023546 sec, 0.001617/0.001617 sec, 0.001975/0.001975 sec, 0.001061/0.001061 sec )
[LOG] Total clause minimization time: 0.094539/0 sec (0.007757/0.007757 sec, 0.008145/0.008145 sec, 0.008879/0.008879 sec, 0.02386/0.02386 sec, 0.023317/0.023317 sec, 0.022581/0.022581 sec )
[LOG] Total clause size reduction: 12146 --> 128 (5852 --> 37, 3900 --> 25, 2343 --> 15, 24 --> 24, 19 --> 19, 8 --> 8 )
[LOG] Average clause size reduction: 144.595 --> 1.52381 (292.6 --> 1.85, 243.75 --> 1.5625, 195.25 --> 1.25, 1.6 --> 1.6, 1.46154 --> 1.46154, 1 --> 1 )
[LOG] Overall execution time: 0.193953 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 451 3 63 1 383
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 12.3752 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 359 new AND gates.
[LOG] Size before ABC: 593 AND gates.
[LOG] Size after ABC: 359 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.8551/11 sec (0.294658/0 sec, 1.05459/1 sec, 2.50545/2 sec, 2.52074/3 sec, 2.71861/3 sec, 2.76103/2 sec )
[LOG] Nr of iterations: 295 (9, 81, 67, 6, 72, 60 )
[LOG] Total clause computation time: 3.04162/2 sec (0.271753/0.271753 sec, 0.625374/0.625374 sec, 0.49195/0.49195 sec, 1.18416/1.18416 sec, 0.235051/0.235051 sec, 0.233332/0.233332 sec )
[LOG] Total clause minimization time: 8.74945/9 sec (0.013926/0.013926 sec, 0.415942/0.415942 sec, 2.00078/2.00078 sec, 1.33071/1.33071 sec, 2.47101/2.47101 sec, 2.51708/2.51708 sec )
[LOG] Total clause size reduction: 25243 --> 1265 (1768 --> 18, 13360 --> 376, 9504 --> 317, 12 --> 12, 324 --> 267, 275 --> 275 )
[LOG] Average clause size reduction: 85.5695 --> 4.28814 (196.444 --> 2, 164.938 --> 4.64198, 141.851 --> 4.73134, 2 --> 2, 4.5 --> 3.70833, 4.58333 --> 4.58333 )
[LOG] Overall execution time: 12.3801 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.58 sec (Real time) / 11.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 650 2 52 1 593
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 3843.27 sec CPU time.
[LOG] Relation determinization time: 3850 sec real time.
[LOG] Final circuit size: 1229 new AND gates.
[LOG] Size before ABC: 2052 AND gates.
[LOG] Size after ABC: 1229 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3812.52/3820 sec (97.2433/98 sec, 458.724/459 sec, 692.263/694 sec, 540.899/542 sec, 1083.18/1085 sec, 940.216/942 sec )
[LOG] Nr of iterations: 938 (22, 305, 149, 13, 303, 146 )
[LOG] Total clause computation time: 1198.2/1198 sec (94.8321/94.8321 sec, 88.8691/88.8691 sec, 111.801/111.801 sec, 234.082/234.082 sec, 358.86/358.86 sec, 309.758/309.758 sec )
[LOG] Total clause minimization time: 2611.01/2617 sec (2.20312/2.20312 sec, 368.891/368.891 sec, 579.953/579.953 sec, 306.657/306.657 sec, 723.383/723.383 sec, 629.928/629.928 sec )
[LOG] Total clause size reduction: 130008 --> 4295 (7728 --> 50, 84512 --> 1501, 35520 --> 749, 26 --> 26, 1491 --> 1238, 731 --> 731 )
[LOG] Average clause size reduction: 138.601 --> 4.57889 (351.273 --> 2.27273, 277.089 --> 4.92131, 238.389 --> 5.02685, 2 --> 2, 4.92079 --> 4.08581, 5.00685 --> 5.00685 )
[LOG] Overall execution time: 3843.37 sec CPU time.
[LOG] Overall execution time: 3850 sec real time.
Synthesis time: 3850.50 sec (Real time) / 3700.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1715 2 91 1 1619
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 25.5966 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 1711 new AND gates.
[LOG] Size before ABC: 2830 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.4706/25 sec (0.423068/1 sec, 2.31077/2 sec, 4.64422/5 sec, 6.11139/6 sec, 1.72258/2 sec, 3.56577/3 sec, 3.00098/3 sec, 2.69179/3 sec )
[LOG] Nr of iterations: 911 (7, 227, 167, 74, 5, 219, 140, 72 )
[LOG] Total clause computation time: 3.68099/6 sec (0.394496/0.394496 sec, 0.436423/0.436423 sec, 0.73715/0.73715 sec, 1.22026/1.22026 sec, 0.427322/0.427322 sec, 0.233776/0.233776 sec, 0.113689/0.113689 sec, 0.11788/0.11788 sec )
[LOG] Total clause minimization time: 20.5819/19 sec (0.016079/0.016079 sec, 1.83555/1.83555 sec, 3.86615/3.86615 sec, 4.86112/4.86112 sec, 1.28496/1.28496 sec, 3.29916/3.29916 sec, 2.86271/2.86271 sec, 2.55619/2.55619 sec )
[LOG] Total clause size reduction: 207449 --> 6276 (3462 --> 13, 108480 --> 1979, 66068 --> 1171, 26280 --> 376, 10 --> 10, 1880 --> 1671, 901 --> 688, 368 --> 368 )
[LOG] Average clause size reduction: 227.716 --> 6.88913 (494.571 --> 1.85714, 477.885 --> 8.71806, 395.617 --> 7.01198, 355.135 --> 5.08108, 2 --> 2, 8.58447 --> 7.63014, 6.43571 --> 4.91429, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 25.6062 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.06 sec (Real time) / 24.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.89 sec (Real time) / 0.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.90 sec (Real time) / 1.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2438 3 133 1 2298
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.058216 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 57 new AND gates.
[LOG] Size before ABC: 90 AND gates.
[LOG] Size after ABC: 56 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047685/0 sec (0.008515/0 sec, 0.017208/0 sec, 0.010594/0 sec, 0.011368/0 sec )
[LOG] Nr of iterations: 42 (5, 18, 4, 15 )
[LOG] Total clause computation time: 0.018762/0 sec (0.00617/0.00617 sec, 0.010471/0.010471 sec, 0.000821/0.000821 sec, 0.0013/0.0013 sec )
[LOG] Total clause minimization time: 0.025082/0 sec (0.000978/0.000978 sec, 0.005427/0.005427 sec, 0.009234/0.009234 sec, 0.009443/0.009443 sec )
[LOG] Total clause size reduction: 2519 --> 96 (656 --> 8, 1819 --> 44, 8 --> 8, 36 --> 36 )
[LOG] Average clause size reduction: 59.9762 --> 2.28571 (131.2 --> 1.6, 101.056 --> 2.44444, 2 --> 2, 2.4 --> 2.4 )
[LOG] Overall execution time: 0.060199 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 289 2 36 1 250
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.324966 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 173 new AND gates.
[LOG] Size before ABC: 258 AND gates.
[LOG] Size after ABC: 173 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.272769/1 sec (0.046186/1 sec, 0.107842/0 sec, 0.052531/0 sec, 0.06621/0 sec )
[LOG] Nr of iterations: 143 (23, 55, 18, 47 )
[LOG] Total clause computation time: 0.098206/0 sec (0.023628/0.023628 sec, 0.052212/0.052212 sec, 0.00939/0.00939 sec, 0.012976/0.012976 sec )
[LOG] Total clause minimization time: 0.162093/1 sec (0.019146/0.019146 sec, 0.050974/0.050974 sec, 0.041477/0.041477 sec, 0.050496/0.050496 sec )
[LOG] Total clause size reduction: 15648 --> 369 (5984 --> 63, 9504 --> 146, 43 --> 43, 117 --> 117 )
[LOG] Average clause size reduction: 109.427 --> 2.58042 (260.174 --> 2.73913, 172.8 --> 2.65455, 2.38889 --> 2.38889, 2.48936 --> 2.48936 )
[LOG] Overall execution time: 0.328103 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 562 2 63 1 495
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.166722 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.120006/0 sec (0.04316/0 sec, 0.021028/0 sec, 0.025061/0 sec, 0.001591/0 sec, 0.01448/0 sec, 0.014686/0 sec )
[LOG] Nr of iterations: 13 (1, 5, 4, 0, 1, 2 )
[LOG] Total clause computation time: 0.068356/0 sec (0.037206/0.037206 sec, 0.012739/0.012739 sec, 0.018184/0.018184 sec, 0/0 sec, 6.6e-05/6.6e-05 sec, 0.000161/0.000161 sec )
[LOG] Total clause minimization time: 0.030917/0 sec (0/0 sec, 0.003015/0.003015 sec, 0.001943/0.001943 sec, 0/0 sec, 0.012984/0.012984 sec, 0.012975/0.012975 sec )
[LOG] Total clause size reduction: 4040 --> 24 (0 --> 0, 2756 --> 11, 1278 --> 7, 0 --> 0, 2 --> 2, 4 --> 4 )
[LOG] Average clause size reduction: 310.769 --> 1.84615 (0 --> 0, 551.2 --> 2.2, 319.5 --> 1.75, 0 --> 0, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.173443 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1117 2 96 1 1018
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.446859 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.243457/0 sec (0.088012/0 sec, 0.044513/0 sec, 0.042168/0 sec, 0.002799/0 sec, 0.03257/0 sec, 0.033395/0 sec )
[LOG] Nr of iterations: 18 (1, 7, 4, 0, 3, 3 )
[LOG] Total clause computation time: 0.132274/0 sec (0.077292/0.077292 sec, 0.026299/0.026299 sec, 0.027908/0.027908 sec, 0/0 sec, 0.000377/0.000377 sec, 0.000398/0.000398 sec )
[LOG] Total clause minimization time: 0.070823/0 sec (0/0 sec, 0.007643/0.007643 sec, 0.004314/0.004314 sec, 0/0 sec, 0.029086/0.029086 sec, 0.02978/0.02978 sec )
[LOG] Total clause size reduction: 9079 --> 33 (0 --> 0, 6924 --> 13, 2142 --> 7, 0 --> 0, 6 --> 6, 7 --> 7 )
[LOG] Average clause size reduction: 504.389 --> 1.83333 (0 --> 0, 989.143 --> 1.85714, 535.5 --> 1.75, 0 --> 0, 2 --> 2, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 0.460108 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1873 2 168 1 1703
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.156334 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.143195/0 sec (0.013787/0 sec, 0.016001/0 sec, 0.017592/0 sec, 0.018187/0 sec, 0.027393/0 sec, 0.013963/0 sec, 0.023707/0 sec, 0.012565/0 sec )
[LOG] Nr of iterations: 64 (11, 6, 10, 9, 8, 5, 7, 8 )
[LOG] Total clause computation time: 0.050709/0 sec (0.009036/0.009036 sec, 0.012363/0.012363 sec, 0.013205/0.013205 sec, 0.014089/0.014089 sec, 0.000692/0.000692 sec, 0.000455/0.000455 sec, 0.000456/0.000456 sec, 0.000413/0.000413 sec )
[LOG] Total clause minimization time: 0.08189/0 sec (0.002722/0.002722 sec, 0.001733/0.001733 sec, 0.002483/0.002483 sec, 0.00217/0.00217 sec, 0.025878/0.025878 sec, 0.012847/0.012847 sec, 0.022551/0.022551 sec, 0.011506/0.011506 sec )
[LOG] Total clause size reduction: 7839 --> 82 (3020 --> 17, 1295 --> 8, 1980 --> 12, 1504 --> 11, 13 --> 8, 8 --> 8, 8 --> 7, 11 --> 11 )
[LOG] Average clause size reduction: 122.484 --> 1.28125 (274.545 --> 1.54545, 215.833 --> 1.33333, 198 --> 1.2, 167.111 --> 1.22222, 1.625 --> 1, 1.6 --> 1.6, 1.14286 --> 1, 1.375 --> 1.375 )
[LOG] Overall execution time: 0.159207 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 470 4 56 1 406
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 1.23175 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 323 new AND gates.
[LOG] Size before ABC: 465 AND gates.
[LOG] Size after ABC: 323 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.13268/1 sec (0.07824/0 sec, 0.09976/0 sec, 0.1457/0 sec, 0.15012/1 sec, 0.144724/0 sec, 0.200266/0 sec, 0.171592/0 sec, 0.142279/0 sec )
[LOG] Nr of iterations: 360 (56, 47, 52, 36, 42, 45, 48, 34 )
[LOG] Total clause computation time: 0.317622/1 sec (0.036332/0.036332 sec, 0.053513/0.053513 sec, 0.072489/0.072489 sec, 0.087708/0.087708 sec, 0.019518/0.019518 sec, 0.019068/0.019068 sec, 0.015553/0.015553 sec, 0.013441/0.013441 sec )
[LOG] Total clause minimization time: 0.778517/0 sec (0.036453/0.036453 sec, 0.040409/0.040409 sec, 0.066784/0.066784 sec, 0.055984/0.055984 sec, 0.122174/0.122174 sec, 0.178138/0.178138 sec, 0.152595/0.152595 sec, 0.12598/0.12598 sec )
[LOG] Total clause size reduction: 73516 --> 682 (25850 --> 126, 18814 --> 97, 17952 --> 106, 10570 --> 65, 85 --> 74, 92 --> 75, 92 --> 78, 61 --> 61 )
[LOG] Average clause size reduction: 204.211 --> 1.89444 (461.607 --> 2.25, 400.298 --> 2.06383, 345.231 --> 2.03846, 293.611 --> 1.80556, 2.02381 --> 1.7619, 2.04444 --> 1.66667, 1.91667 --> 1.625, 1.79412 --> 1.79412 )
[LOG] Overall execution time: 1.2368 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.44 sec (Real time) / 1.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 921 4 98 1 815
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.177083 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.098169/0 sec (0.056099/0 sec, 0.04207/0 sec )
[LOG] Nr of iterations: 20 (11, 9 )
[LOG] Total clause computation time: 0.037788/0 sec (0.035064/0.035064 sec, 0.002724/0.002724 sec )
[LOG] Total clause minimization time: 0.051189/0 sec (0.013765/0.013765 sec, 0.037424/0.037424 sec )
[LOG] Total clause size reduction: 6089 --> 21 (6080 --> 12, 9 --> 9 )
[LOG] Average clause size reduction: 304.45 --> 1.05 (552.727 --> 1.09091, 1 --> 1 )
[LOG] Overall execution time: 0.186643 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.695097 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.330411/0 sec (0.173784/0 sec, 0.156627/0 sec )
[LOG] Nr of iterations: 33 (20, 13 )
[LOG] Total clause computation time: 0.101038/0 sec (0.089115/0.089115 sec, 0.011923/0.011923 sec )
[LOG] Total clause minimization time: 0.210741/0 sec (0.070366/0.070366 sec, 0.140375/0.140375 sec )
[LOG] Total clause size reduction: 19431 --> 42 (19418 --> 29, 13 --> 13 )
[LOG] Average clause size reduction: 588.818 --> 1.27273 (970.9 --> 1.45, 1 --> 1 )
[LOG] Overall execution time: 0.713678 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.00 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.65 sec (Real time) / 0.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2117 3 252 1 1861
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026009 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019586/0 sec (0.010023/0 sec, 0.009563/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.008589/0 sec (0.008543/0.008543 sec, 4.6e-05/4.6e-05 sec )
[LOG] Total clause minimization time: 0.009446/0 sec (0.000329/0.000329 sec, 0.009117/0.009117 sec )
[LOG] Total clause size reduction: 222 --> 4 (220 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 44.4 --> 0.8 (73.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.027863 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.066136 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04375/0 sec (0.023943/0 sec, 0.019807/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.020103/0 sec (0.019425/0.019425 sec, 0.000678/0.000678 sec )
[LOG] Total clause minimization time: 0.020601/0 sec (0.002309/0.002309 sec, 0.018292/0.018292 sec )
[LOG] Total clause size reduction: 915 --> 10 (910 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 83.1818 --> 0.909091 (151.667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.069419 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.739783 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.5262/0 sec (0.225307/0 sec, 0.1195/0 sec, 0.088777/0 sec, 0.092616/0 sec )
[LOG] Nr of iterations: 68 (46, 9, 6, 7 )
[LOG] Total clause computation time: 0.215857/0 sec (0.107287/0.107287 sec, 0.072638/0.072638 sec, 0.030154/0.030154 sec, 0.005778/0.005778 sec )
[LOG] Total clause minimization time: 0.286157/0 sec (0.106845/0.106845 sec, 0.039378/0.039378 sec, 0.05608/0.05608 sec, 0.083854/0.083854 sec )
[LOG] Total clause size reduction: 32761 --> 151 (27945 --> 106, 4792 --> 22, 7 --> 6, 17 --> 17 )
[LOG] Average clause size reduction: 481.779 --> 2.22059 (607.5 --> 2.30435, 532.444 --> 2.44444, 1.16667 --> 1, 2.42857 --> 2.42857 )
[LOG] Overall execution time: 0.749083 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1388 4 160 1 1220
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 6.01868 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 224 new AND gates.
[LOG] Size before ABC: 343 AND gates.
[LOG] Size after ABC: 224 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.36886/5 sec (1.12021/1 sec, 1.67295/2 sec, 0.905316/1 sec, 0.670385/1 sec )
[LOG] Nr of iterations: 222 (68, 64, 48, 42 )
[LOG] Total clause computation time: 1.46032/4 sec (0.681334/0.681334 sec, 0.306017/0.306017 sec, 0.406031/0.406031 sec, 0.066933/0.066933 sec )
[LOG] Total clause minimization time: 2.82257/1 sec (0.408025/0.408025 sec, 1.34024/1.34024 sec, 0.484462/0.484462 sec, 0.589838/0.589838 sec )
[LOG] Total clause size reduction: 133983 --> 584 (70149 --> 173, 63630 --> 241, 98 --> 64, 106 --> 106 )
[LOG] Average clause size reduction: 603.527 --> 2.63063 (1031.6 --> 2.54412, 994.219 --> 3.76562, 2.04167 --> 1.33333, 2.52381 --> 2.52381 )
[LOG] Overall execution time: 6.04171 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.22 sec (Real time) / 5.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2567 4 280 1 2279
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.70476 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 185 new AND gates.
[LOG] Size before ABC: 221 AND gates.
[LOG] Size after ABC: 183 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.659129/0 sec (0.022909/0 sec, 0.033721/0 sec, 0.075905/0 sec, 0.053064/0 sec, 0.058629/0 sec, 0.05661/0 sec, 0.063527/0 sec, 0.055261/0 sec, 0.04629/0 sec, 0.035478/0 sec, 0.032478/0 sec, 0.00085/0 sec, 0.031427/0 sec, 0.028423/0 sec, 0.031627/0 sec, 0.03293/0 sec )
[LOG] Nr of iterations: 164 (11, 21, 50, 1, 8, 2, 9, 7, 2, 13, 19, 0, 6, 1, 8, 6 )
[LOG] Total clause computation time: 0.360197/0 sec (0.018165/0.018165 sec, 0.023234/0.023234 sec, 0.0341/0.0341 sec, 0.051069/0.051069 sec, 0.050913/0.050913 sec, 0.050273/0.050273 sec, 0.057272/0.057272 sec, 0.048756/0.048756 sec, 0.009182/0.009182 sec, 0.001821/0.001821 sec, 0.0068/0.0068 sec, 0/0 sec, 0.003601/0.003601 sec, 1.4e-05/1.4e-05 sec, 0.002626/0.002626 sec, 0.002371/0.002371 sec )
[LOG] Total clause minimization time: 0.276263/0 sec (0.003127/0.003127 sec, 0.008892/0.008892 sec, 0.039349/0.039349 sec, 0/0 sec, 0.005935/0.005935 sec, 0.004703/0.004703 sec, 0.004173/0.004173 sec, 0.00478/0.00478 sec, 0.036217/0.036217 sec, 0.032452/0.032452 sec, 0.024521/0.024521 sec, 0/0 sec, 0.027046/0.027046 sec, 0.027587/0.027587 sec, 0.027958/0.027958 sec, 0.029523/0.029523 sec )
[LOG] Total clause size reduction: 15725 --> 510 (1640 --> 19, 3180 --> 65, 7497 --> 255, 0 --> 0, 1050 --> 20, 149 --> 0, 1184 --> 18, 882 --> 12, 2 --> 2, 29 --> 26, 67 --> 49, 0 --> 0, 15 --> 14, 0 --> 0, 18 --> 18, 12 --> 12 )
[LOG] Average clause size reduction: 95.8841 --> 3.10976 (149.091 --> 1.72727, 151.429 --> 3.09524, 149.94 --> 5.1, 0 --> 0, 131.25 --> 2.5, 74.5 --> 0, 131.556 --> 2, 126 --> 1.71429, 1 --> 1, 2.23077 --> 2, 3.52632 --> 2.57895, 0 --> 0, 2.5 --> 2.33333, 0 --> 0, 2.25 --> 2.25, 2 --> 2 )
[LOG] Overall execution time: 0.706852 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 371 13 23 1 329
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 1.2291 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 207 new AND gates.
[LOG] Size before ABC: 297 AND gates.
[LOG] Size after ABC: 204 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.10762/1 sec (0.046247/0 sec, 0.04162/0 sec, 0.029144/0 sec, 0.047665/0 sec, 0.041089/0 sec, 0.06963/0 sec, 0.057172/0 sec, 0.063391/0 sec, 0.051925/0 sec, 0.070081/0 sec, 0.05569/1 sec, 0.055433/0 sec, 0.068308/0 sec, 0.047494/0 sec, 0.059388/0 sec, 0.059968/0 sec, 0.053207/0 sec, 0.074486/0 sec, 0.051784/0 sec, 0.063901/0 sec )
[LOG] Nr of iterations: 133 (7, 3, 2, 6, 2, 30, 6, 2, 10, 10, 2, 2, 1, 4, 1, 27, 2, 1, 8, 7 )
[LOG] Total clause computation time: 0.506617/1 sec (0.039838/0.039838 sec, 0.038208/0.038208 sec, 0.026628/0.026628 sec, 0.042247/0.042247 sec, 0.038429/0.038429 sec, 0.040499/0.040499 sec, 0.048242/0.048242 sec, 0.054389/0.054389 sec, 0.045147/0.045147 sec, 0.059965/0.059965 sec, 0.016062/0.016062 sec, 0.004196/0.004196 sec, 1.7e-05/1.7e-05 sec, 0.009276/0.009276 sec, 0.007415/0.007415 sec, 0.01319/0.01319 sec, 0.01052/0.01052 sec, 1.7e-05/1.7e-05 sec, 0.005979/0.005979 sec, 0.006353/0.006353 sec )
[LOG] Total clause minimization time: 0.561222/0 sec (0.003808/0.003808 sec, 0.001031/0.001031 sec, 6.6e-05/6.6e-05 sec, 0.002972/0.002972 sec, 0.000374/0.000374 sec, 0.025979/0.025979 sec, 0.006354/0.006354 sec, 0.006865/0.006865 sec, 0.004385/0.004385 sec, 0.007373/0.007373 sec, 0.038373/0.038373 sec, 0.04998/0.04998 sec, 0.066908/0.066908 sec, 0.036688/0.036688 sec, 0.050684/0.050684 sec, 0.044804/0.044804 sec, 0.041303/0.041303 sec, 0.072987/0.072987 sec, 0.04425/0.04425 sec, 0.056038/0.056038 sec )
[LOG] Total clause size reduction: 14940 --> 290 (1416 --> 15, 462 --> 3, 251 --> 0, 1015 --> 9, 200 --> 1, 5713 --> 107, 970 --> 5, 193 --> 0, 2502 --> 15, 2088 --> 18, 3 --> 2, 3 --> 3, 0 --> 0, 6 --> 4, 1 --> 1, 93 --> 83, 2 --> 2, 0 --> 0, 11 --> 11, 11 --> 11 )
[LOG] Average clause size reduction: 112.331 --> 2.18045 (202.286 --> 2.14286, 154 --> 1, 125.5 --> 0, 169.167 --> 1.5, 100 --> 0.5, 190.433 --> 3.56667, 161.667 --> 0.833333, 96.5 --> 0, 250.2 --> 1.5, 208.8 --> 1.8, 1.5 --> 1, 1.5 --> 1.5, 0 --> 0, 1.5 --> 1, 1 --> 1, 3.44444 --> 3.07407, 1 --> 1, 0 --> 0, 1.375 --> 1.375, 1.57143 --> 1.57143 )
[LOG] Overall execution time: 1.23199 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.41 sec (Real time) / 1.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 491 15 27 1 442
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 423.09 sec CPU time.
[LOG] Relation determinization time: 424 sec real time.
[LOG] Final circuit size: 1028 new AND gates.
[LOG] Size before ABC: 1312 AND gates.
[LOG] Size after ABC: 1026 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 421.993/422 sec (0.601014/0 sec, 2.00356/2 sec, 0.637757/1 sec, 1.3999/1 sec, 0.780957/1 sec, 4.5058/4 sec, 4.35871/5 sec, 15.8199/16 sec, 1.81745/2 sec, 3.92967/3 sec, 4.03936/5 sec, 52.8984/53 sec, 62.429/62 sec, 37.3608/37 sec, 53.3934/54 sec, 32.688/33 sec, 38.162/38 sec, 4.48877/4 sec, 66.2389/67 sec, 34.4398/34 sec )
[LOG] Nr of iterations: 847 (23, 155, 2, 50, 5, 166, 65, 25, 9, 29, 17, 135, 1, 32, 1, 21, 59, 22, 8, 22 )
[LOG] Total clause computation time: 55.3478/56 sec (0.517093/0.517093 sec, 0.781227/0.781227 sec, 0.626326/0.626326 sec, 1.02895/1.02895 sec, 0.735305/0.735305 sec, 1.1141/1.1141 sec, 1.44444/1.44444 sec, 1.22587/1.22587 sec, 0.996184/0.996184 sec, 0.921799/0.921799 sec, 1.0862/1.0862 sec, 7.90484/7.90484 sec, 3.5e-05/3.5e-05 sec, 4.22836/4.22836 sec, 24.4812/24.4812 sec, 3.7648/3.7648 sec, 1.94249/1.94249 sec, 0.052354/0.052354 sec, 0.392123/0.392123 sec, 2.10405/2.10405 sec )
[LOG] Total clause minimization time: 366.302/364 sec (0.071953/0.071953 sec, 1.19465/1.19465 sec, 0.000698/0.000698 sec, 0.355158/0.355158 sec, 0.03334/0.03334 sec, 3.35536/3.35536 sec, 2.88878/2.88878 sec, 14.5769/14.5769 sec, 0.806901/0.806901 sec, 2.98916/2.98916 sec, 2.94216/2.94216 sec, 44.9539/44.9539 sec, 62.4197/62.4197 sec, 33.1144/33.1144 sec, 28.9024/28.9024 sec, 28.9097/28.9097 sec, 36.1986/36.1986 sec, 4.42721/4.42721 sec, 65.8374/65.8374 sec, 32.3233/32.3233 sec )
[LOG] Total clause size reduction: 122515 --> 3902 (5742 --> 79, 39424 --> 959, 253 --> 0, 11172 --> 283, 900 --> 21, 36630 --> 965, 14016 --> 279, 5232 --> 50, 1728 --> 19, 5992 --> 107, 48 --> 47, 789 --> 582, 0 --> 0, 158 --> 120, 1 --> 1, 57 --> 53, 241 --> 219, 44 --> 30, 19 --> 19, 69 --> 69 )
[LOG] Average clause size reduction: 144.646 --> 4.60685 (249.652 --> 3.43478, 254.348 --> 6.1871, 126.5 --> 0, 223.44 --> 5.66, 180 --> 4.2, 220.663 --> 5.81325, 215.631 --> 4.29231, 209.28 --> 2, 192 --> 2.11111, 206.621 --> 3.68966, 2.82353 --> 2.76471, 5.84444 --> 4.31111, 0 --> 0, 4.9375 --> 3.75, 1 --> 1, 2.71429 --> 2.52381, 4.08475 --> 3.71186, 2 --> 1.36364, 2.375 --> 2.375, 3.13636 --> 3.13636 )
[LOG] Overall execution time: 423.096 sec CPU time.
[LOG] Overall execution time: 424 sec real time.
Synthesis time: 423.95 sec (Real time) / 420.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.29 sec (Real time) / 8.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1338 18 30 1 1282
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.143938 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.113802/0 sec (0.034578/0 sec, 0.035991/0 sec, 0.020571/0 sec, 0.022662/0 sec )
[LOG] Nr of iterations: 20 (8, 4, 5, 3 )
[LOG] Total clause computation time: 0.056674/0 sec (0.025534/0.025534 sec, 0.030142/0.030142 sec, 0.000557/0.000557 sec, 0.000441/0.000441 sec )
[LOG] Total clause minimization time: 0.046016/0 sec (0.004477/0.004477 sec, 0.001926/0.001926 sec, 0.018611/0.018611 sec, 0.021002/0.021002 sec )
[LOG] Total clause size reduction: 4116 --> 22 (3129 --> 11, 978 --> 3, 6 --> 5, 3 --> 3 )
[LOG] Average clause size reduction: 205.8 --> 1.1 (391.125 --> 1.375, 244.5 --> 0.75, 1.2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.15078 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.910229 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 103 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.727803/1 sec (0.119162/0 sec, 0.105645/0 sec, 0.147942/0 sec, 0.12234/0 sec, 0.111497/0 sec, 0.121217/1 sec )
[LOG] Nr of iterations: 81 (17, 8, 19, 12, 7, 18 )
[LOG] Total clause computation time: 0.277651/0 sec (0.073995/0.073995 sec, 0.076844/0.076844 sec, 0.08712/0.08712 sec, 0.015019/0.015019 sec, 0.009895/0.009895 sec, 0.014778/0.014778 sec )
[LOG] Total clause minimization time: 0.40758/1 sec (0.033622/0.033622 sec, 0.017955/0.017955 sec, 0.051411/0.051411 sec, 0.103983/0.103983 sec, 0.098002/0.098002 sec, 0.102607/0.102607 sec )
[LOG] Total clause size reduction: 23440 --> 134 (11648 --> 25, 3934 --> 12, 7794 --> 36, 16 --> 13, 12 --> 12, 36 --> 36 )
[LOG] Average clause size reduction: 289.383 --> 1.65432 (685.176 --> 1.47059, 491.75 --> 1.5, 410.211 --> 1.89474, 1.33333 --> 1.08333, 1.71429 --> 1.71429, 2 --> 2 )
[LOG] Overall execution time: 0.922944 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.07 sec (Real time) / 0.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2103 4 140 1 1956
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.490396 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 61 new AND gates.
[LOG] Size before ABC: 116 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.392045/1 sec (0.120923/1 sec, 0.102334/0 sec, 0.07863/0 sec, 0.090158/0 sec )
[LOG] Nr of iterations: 83 (28, 20, 27, 8 )
[LOG] Total clause computation time: 0.133201/0 sec (0.052692/0.052692 sec, 0.059022/0.059022 sec, 0.011959/0.011959 sec, 0.009528/0.009528 sec )
[LOG] Total clause minimization time: 0.235769/1 sec (0.058915/0.058915 sec, 0.035128/0.035128 sec, 0.06366/0.06366 sec, 0.078066/0.078066 sec )
[LOG] Total clause size reduction: 23436 --> 161 (14796 --> 60, 8569 --> 41, 60 --> 49, 11 --> 11 )
[LOG] Average clause size reduction: 282.361 --> 1.93976 (528.429 --> 2.14286, 428.45 --> 2.05, 2.22222 --> 1.81481, 1.375 --> 1.375 )
[LOG] Overall execution time: 0.501462 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1719 3 152 1 1562
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.97439 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 61 new AND gates.
[LOG] Size before ABC: 96 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.58088/2 sec (0.294822/0 sec, 0.230436/1 sec, 0.233874/0 sec, 0.215829/0 sec, 0.40682/0 sec, 0.1991/1 sec )
[LOG] Nr of iterations: 99 (36, 13, 10, 23, 9, 8 )
[LOG] Total clause computation time: 0.491265/1 sec (0.130927/0.130927 sec, 0.142132/0.142132 sec, 0.134527/0.134527 sec, 0.025019/0.025019 sec, 0.015362/0.015362 sec, 0.043298/0.043298 sec )
[LOG] Total clause minimization time: 1.00837/1 sec (0.141058/0.141058 sec, 0.068638/0.068638 sec, 0.079064/0.079064 sec, 0.184134/0.184134 sec, 0.385646/0.385646 sec, 0.149826/0.149826 sec )
[LOG] Total clause size reduction: 56405 --> 189 (38010 --> 79, 10980 --> 26, 7344 --> 17, 41 --> 37, 16 --> 16, 14 --> 14 )
[LOG] Average clause size reduction: 569.747 --> 1.90909 (1055.83 --> 2.19444, 844.615 --> 2, 734.4 --> 1.7, 1.78261 --> 1.6087, 1.77778 --> 1.77778, 1.75 --> 1.75 )
[LOG] Overall execution time: 2.00545 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.17 sec (Real time) / 1.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.84 sec (Real time) / 1.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.48 sec (Real time) / 1.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3520 4 296 1 3217
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.047406 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031893/0 sec (0.01412/0 sec, 0.017773/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01253/0 sec (0.012163/0.012163 sec, 0.000367/0.000367 sec )
[LOG] Total clause minimization time: 0.017105/0 sec (0.000333/0.000333 sec, 0.016772/0.016772 sec )
[LOG] Total clause size reduction: 251 --> 2 (250 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 83.6667 --> 0.666667 (125 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.049855 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.105926 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067166/0 sec (0.030437/0 sec, 0.036729/0 sec )
[LOG] Nr of iterations: 13 (8, 5 )
[LOG] Total clause computation time: 0.024876/0 sec (0.021933/0.021933 sec, 0.002943/0.002943 sec )
[LOG] Total clause minimization time: 0.03858/0 sec (0.005751/0.005751 sec, 0.032829/0.032829 sec )
[LOG] Total clause size reduction: 2273 --> 16 (2268 --> 11, 5 --> 5 )
[LOG] Average clause size reduction: 174.846 --> 1.23077 (283.5 --> 1.375, 1 --> 1 )
[LOG] Overall execution time: 0.109148 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 529 3 68 1 457
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 10.1571 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 68 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.80869/6 sec (0.67733/1 sec, 5.13136/5 sec )
[LOG] Nr of iterations: 30 (16, 14 )
[LOG] Total clause computation time: 0.791446/2 sec (0.43422/0.43422 sec, 0.357226/0.357226 sec )
[LOG] Total clause minimization time: 4.96159/4 sec (0.20326/0.20326 sec, 4.75833/4.75833 sec )
[LOG] Total clause size reduction: 36304 --> 47 (36285 --> 28, 19 --> 19 )
[LOG] Average clause size reduction: 1210.13 --> 1.56667 (2267.81 --> 1.75, 1.35714 --> 1.35714 )
[LOG] Overall execution time: 10.2077 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.37 sec (Real time) / 8.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.21 sec (Real time) / 1.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.27 sec (Real time) / 4.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4555 3 363 1 4188
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 118.868 sec CPU time.
[LOG] Relation determinization time: 119 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 74 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 99.968/100 sec (2.45272/2 sec, 97.5152/98 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 3.99802/2 sec (2.2204/2.2204 sec, 1.77762/1.77762 sec )
[LOG] Total clause minimization time: 95.8632/98 sec (0.16021/0.16021 sec, 95.703/95.703 sec )
[LOG] Total clause size reduction: 28586 --> 22 (28575 --> 11, 11 --> 11 )
[LOG] Average clause size reduction: 1504.53 --> 1.15789 (2857.5 --> 1.1, 1.22222 --> 1.22222 )
[LOG] Overall execution time: 118.957 sec CPU time.
[LOG] Overall execution time: 119 sec real time.
Synthesis time: 119.25 sec (Real time) / 113.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.82 sec (Real time) / 1.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.47 sec (Real time) / 19.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 6009 3 484 1 5521
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.077253 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04761/1 sec (0.024386/1 sec, 0.023224/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.019625/1 sec (0.017813/0.017813 sec, 0.001812/0.001812 sec )
[LOG] Total clause minimization time: 0.024557/0 sec (0.004032/0.004032 sec, 0.020525/0.020525 sec )
[LOG] Total clause size reduction: 2377 --> 18 (2370 --> 11, 7 --> 7 )
[LOG] Average clause size reduction: 198.083 --> 1.5 (338.571 --> 1.57143, 1.4 --> 1.4 )
[LOG] Overall execution time: 0.081225 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 574 3 87 1 483
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.177492 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.090636/0 sec (0.036726/0 sec, 0.05391/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.037529/0 sec (0.027875/0.027875 sec, 0.009654/0.009654 sec )
[LOG] Total clause minimization time: 0.047775/0 sec (0.004978/0.004978 sec, 0.042797/0.042797 sec )
[LOG] Total clause size reduction: 3676 --> 16 (3668 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 245.067 --> 1.06667 (458.5 --> 1, 1.14286 --> 1.14286 )
[LOG] Overall execution time: 0.182717 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 758 3 116 1 638
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.074207 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.045769/0 sec (0.020556/0 sec, 0.025213/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.020827/0 sec (0.017212/0.017212 sec, 0.003615/0.003615 sec )
[LOG] Total clause minimization time: 0.022074/0 sec (0.001389/0.001389 sec, 0.020685/0.020685 sec )
[LOG] Total clause size reduction: 969 --> 6 (966 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 138.429 --> 0.857143 (241.5 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.077189 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 453 3 60 1 389
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.268391 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.166545/0 sec (0.056464/0 sec, 0.110081/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.087564/0 sec (0.049405/0.049405 sec, 0.038159/0.038159 sec )
[LOG] Total clause minimization time: 0.072424/0 sec (0.002241/0.002241 sec, 0.070183/0.070183 sec )
[LOG] Total clause size reduction: 1647 --> 6 (1644 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 235.286 --> 0.857143 (411 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.273462 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 785 4 88 1 692
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.454074 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.222383/0 sec (0.081212/0 sec, 0.141171/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.08409/0 sec (0.058154/0.058154 sec, 0.025936/0.025936 sec )
[LOG] Total clause minimization time: 0.129384/0 sec (0.016425/0.016425 sec, 0.112959/0.112959 sec )
[LOG] Total clause size reduction: 3080 --> 10 (3075 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 280 --> 0.909091 (512.5 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.461367 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 867 4 128 1 734
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 84.54 sec CPU time.
[LOG] Relation determinization time: 85 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 77.8775/78 sec (3.13696/3 sec, 74.7406/75 sec )
[LOG] Nr of iterations: 43 (24, 19 )
[LOG] Total clause computation time: 2.09007/1 sec (1.16572/1.16572 sec, 0.924347/0.924347 sec )
[LOG] Total clause minimization time: 75.7305/77 sec (1.93549/1.93549 sec, 73.795/73.795 sec )
[LOG] Total clause size reduction: 54276 --> 53 (54257 --> 34, 19 --> 19 )
[LOG] Average clause size reduction: 1262.23 --> 1.23256 (2260.71 --> 1.41667, 1 --> 1 )
[LOG] Overall execution time: 84.5762 sec CPU time.
[LOG] Overall execution time: 85 sec real time.
Synthesis time: 84.87 sec (Real time) / 81.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.51 sec (Real time) / 2.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2859 7 304 1 2547
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.223075 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.114911/0 sec (0.052396/0 sec, 0.062515/0 sec )
[LOG] Nr of iterations: 20 (11, 9 )
[LOG] Total clause computation time: 0.04434/0 sec (0.036457/0.036457 sec, 0.007883/0.007883 sec )
[LOG] Total clause minimization time: 0.06377/0 sec (0.011014/0.011014 sec, 0.052756/0.052756 sec )
[LOG] Total clause size reduction: 5014 --> 30 (5000 --> 16, 14 --> 14 )
[LOG] Average clause size reduction: 250.7 --> 1.5 (454.545 --> 1.45455, 1.55556 --> 1.55556 )
[LOG] Overall execution time: 0.228898 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 826 5 108 1 712
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019737 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013186/0 sec (0.007275/0 sec, 0.005911/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.005837/0 sec (0.005797/0.005797 sec, 4e-05/4e-05 sec )
[LOG] Total clause minimization time: 0.005935/0 sec (0.000448/0.000448 sec, 0.005487/0.005487 sec )
[LOG] Total clause size reduction: 335 --> 6 (332 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 67 --> 1.2 (110.667 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.021525 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.044365 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030453/0 sec (0.017193/0 sec, 0.01326/0 sec )
[LOG] Nr of iterations: 8 (5, 3 )
[LOG] Total clause computation time: 0.014923/0 sec (0.014396/0.014396 sec, 0.000527/0.000527 sec )
[LOG] Total clause minimization time: 0.013416/0 sec (0.001265/0.001265 sec, 0.012151/0.012151 sec )
[LOG] Total clause size reduction: 943 --> 8 (940 --> 5, 3 --> 3 )
[LOG] Average clause size reduction: 117.875 --> 1 (188 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.046512 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 346 2 52 1 292
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.525757 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.267874/0 sec (0.09849/0 sec, 0.169384/0 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.089768/0 sec (0.06642/0.06642 sec, 0.023348/0.023348 sec )
[LOG] Total clause minimization time: 0.167974/0 sec (0.025009/0.025009 sec, 0.142965/0.142965 sec )
[LOG] Total clause size reduction: 6240 --> 20 (6230 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 297.143 --> 0.952381 (566.364 --> 0.909091, 1 --> 1 )
[LOG] Overall execution time: 0.533911 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1062 2 116 1 943
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.163024 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.090866/0 sec (0.037635/0 sec, 0.053231/0 sec )
[LOG] Nr of iterations: 9 (6, 3 )
[LOG] Total clause computation time: 0.028253/0 sec (0.02474/0.02474 sec, 0.003513/0.003513 sec )
[LOG] Total clause minimization time: 0.057946/0 sec (0.009431/0.009431 sec, 0.048515/0.048515 sec )
[LOG] Total clause size reduction: 1468 --> 12 (1465 --> 9, 3 --> 3 )
[LOG] Average clause size reduction: 163.111 --> 1.33333 (244.167 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.166798 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 532 2 68 1 462
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.184514 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.10227/0 sec (0.045603/0 sec, 0.056667/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.037901/0 sec (0.033562/0.033562 sec, 0.004339/0.004339 sec )
[LOG] Total clause minimization time: 0.057828/0 sec (0.007155/0.007155 sec, 0.050673/0.050673 sec )
[LOG] Total clause size reduction: 4501 --> 14 (4494 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 300.067 --> 0.933333 (561.75 --> 0.875, 1 --> 1 )
[LOG] Overall execution time: 0.191065 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 924 3 108 1 812
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.082116 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052675/0 sec (0.024868/0 sec, 0.027807/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.021616/0 sec (0.018052/0.018052 sec, 0.003564/0.003564 sec )
[LOG] Total clause minimization time: 0.02788/0 sec (0.00449/0.00449 sec, 0.02339/0.02339 sec )
[LOG] Total clause size reduction: 917 --> 10 (912 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 131 --> 1.42857 (228 --> 1.25, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.085233 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 436 3 60 1 372
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.163175 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.084872/0 sec (0.042346/0 sec, 0.042526/0 sec )
[LOG] Nr of iterations: 8 (5, 3 )
[LOG] Total clause computation time: 0.037933/0 sec (0.033962/0.033962 sec, 0.003971/0.003971 sec )
[LOG] Total clause minimization time: 0.039943/0 sec (0.003042/0.003042 sec, 0.036901/0.036901 sec )
[LOG] Total clause size reduction: 2371 --> 8 (2368 --> 5, 3 --> 3 )
[LOG] Average clause size reduction: 296.375 --> 1 (473.6 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.169593 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 958 2 96 1 860
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.22012 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 123 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.576104/1 sec (0.189305/0 sec, 0.386799/1 sec )
[LOG] Nr of iterations: 53 (29, 24 )
[LOG] Total clause computation time: 0.187905/0 sec (0.096694/0.096694 sec, 0.091211/0.091211 sec )
[LOG] Total clause minimization time: 0.368019/1 sec (0.078674/0.078674 sec, 0.289345/0.289345 sec )
[LOG] Total clause size reduction: 30500 --> 88 (30464 --> 52, 36 --> 36 )
[LOG] Average clause size reduction: 575.472 --> 1.66038 (1050.48 --> 1.7931, 1.5 --> 1.5 )
[LOG] Overall execution time: 1.23507 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.40 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1731 2 188 1 1540
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.236607 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1247/0 sec (0.062058/0 sec, 0.062642/0 sec )
[LOG] Nr of iterations: 14 (10, 4 )
[LOG] Total clause computation time: 0.049902/0 sec (0.042412/0.042412 sec, 0.00749/0.00749 sec )
[LOG] Total clause minimization time: 0.066375/0 sec (0.013248/0.013248 sec, 0.053127/0.053127 sec )
[LOG] Total clause size reduction: 6214 --> 20 (6210 --> 16, 4 --> 4 )
[LOG] Average clause size reduction: 443.857 --> 1.42857 (621 --> 1.6, 1 --> 1 )
[LOG] Overall execution time: 0.243561 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1082 3 104 1 974
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.405481 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.184431/1 sec (0.041126/0 sec, 0.143305/1 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.077844/0 sec (0.033999/0.033999 sec, 0.043845/0.043845 sec )
[LOG] Total clause minimization time: 0.098674/1 sec (0.001307/0.001307 sec, 0.097367/0.097367 sec )
[LOG] Total clause size reduction: 1032 --> 4 (1030 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 206.4 --> 0.8 (343.333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.412059 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.287606 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.138217/0 sec (0.058984/0 sec, 0.079233/0 sec )
[LOG] Nr of iterations: 6 (4, 2 )
[LOG] Total clause computation time: 0.062857/0 sec (0.047586/0.047586 sec, 0.015271/0.015271 sec )
[LOG] Total clause minimization time: 0.067574/0 sec (0.005605/0.005605 sec, 0.061969/0.061969 sec )
[LOG] Total clause size reduction: 2372 --> 6 (2370 --> 4, 2 --> 2 )
[LOG] Average clause size reduction: 395.333 --> 1 (592.5 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.294618 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1185 4 108 1 1072
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.564026 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 72 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.387074/1 sec (0.05974/0 sec, 0.107558/0 sec, 0.069959/0 sec, 0.050568/0 sec, 0.052906/1 sec, 0.046343/0 sec )
[LOG] Nr of iterations: 67 (10, 23, 7, 5, 16, 6 )
[LOG] Total clause computation time: 0.15337/0 sec (0.035654/0.035654 sec, 0.054675/0.054675 sec, 0.049972/0.049972 sec, 0.002277/0.002277 sec, 0.007253/0.007253 sec, 0.003539/0.003539 sec )
[LOG] Total clause minimization time: 0.202399/1 sec (0.01636/0.01636 sec, 0.044203/0.044203 sec, 0.012836/0.012836 sec, 0.04612/0.04612 sec, 0.042517/0.042517 sec, 0.040363/0.040363 sec )
[LOG] Total clause size reduction: 23073 --> 118 (6714 --> 17, 13244 --> 52, 3066 --> 10, 7 --> 6, 32 --> 23, 10 --> 10 )
[LOG] Average clause size reduction: 344.373 --> 1.76119 (671.4 --> 1.7, 575.826 --> 2.26087, 438 --> 1.42857, 1.4 --> 1.2, 2 --> 1.4375, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.574623 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1309 1 172 1 1134
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.100987 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.080461/0 sec (0.023273/0 sec, 0.0214/0 sec, 0.017335/0 sec, 0.018453/0 sec )
[LOG] Nr of iterations: 19 (8, 5, 3, 3 )
[LOG] Total clause computation time: 0.035165/0 sec (0.016193/0.016193 sec, 0.017579/0.017579 sec, 0.000695/0.000695 sec, 0.000698/0.000698 sec )
[LOG] Total clause minimization time: 0.039558/0 sec (0.004838/0.004838 sec, 0.001851/0.001851 sec, 0.015871/0.015871 sec, 0.016998/0.016998 sec )
[LOG] Total clause size reduction: 2863 --> 25 (1820 --> 14, 1036 --> 5, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 150.684 --> 1.31579 (227.5 --> 1.75, 207.2 --> 1, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.103787 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 392 2 60 1 329
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 210.731 sec CPU time.
[LOG] Relation determinization time: 212 sec real time.
[LOG] Final circuit size: 401 new AND gates.
[LOG] Size before ABC: 666 AND gates.
[LOG] Size after ABC: 401 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 195.805/197 sec (3.09789/3 sec, 22.797/23 sec, 27.6347/28 sec, 56.917/57 sec, 42.1367/42 sec, 43.2213/44 sec )
[LOG] Nr of iterations: 358 (17, 71, 100, 9, 65, 96 )
[LOG] Total clause computation time: 41.9362/40 sec (2.42731/2.42731 sec, 4.86467/4.86467 sec, 8.83035/8.83035 sec, 9.85063/9.85063 sec, 3.1987/3.1987 sec, 12.7645/12.7645 sec )
[LOG] Total clause minimization time: 153.359/157 sec (0.605769/0.605769 sec, 17.8137/17.8137 sec, 18.6691/18.6691 sec, 47.0355/47.0355 sec, 38.8637/38.8637 sec, 30.3709/30.3709 sec )
[LOG] Total clause size reduction: 200651 --> 1033 (21760 --> 44, 79800 --> 213, 98604 --> 306, 16 --> 16, 180 --> 163, 291 --> 291 )
[LOG] Average clause size reduction: 560.478 --> 2.88547 (1280 --> 2.58824, 1123.94 --> 3, 986.04 --> 3.06, 1.77778 --> 1.77778, 2.76923 --> 2.50769, 3.03125 --> 3.03125 )
[LOG] Overall execution time: 210.777 sec CPU time.
[LOG] Overall execution time: 212 sec real time.
Synthesis time: 211.41 sec (Real time) / 191.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2613 3 280 1 2327
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.069318 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056669/0 sec (0.015827/0 sec, 0.018038/0 sec, 0.009426/0 sec, 0.013378/0 sec )
[LOG] Nr of iterations: 22 (9, 6, 2, 5 )
[LOG] Total clause computation time: 0.026503/0 sec (0.010854/0.010854 sec, 0.014968/0.014968 sec, 0.000293/0.000293 sec, 0.000388/0.000388 sec )
[LOG] Total clause minimization time: 0.026055/0 sec (0.003246/0.003246 sec, 0.001707/0.001707 sec, 0.008608/0.008608 sec, 0.012494/0.012494 sec )
[LOG] Total clause size reduction: 2239 --> 31 (1376 --> 19, 855 --> 5, 3 --> 2, 5 --> 5 )
[LOG] Average clause size reduction: 101.773 --> 1.40909 (152.889 --> 2.11111, 142.5 --> 0.833333, 1.5 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.071681 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 296 2 48 1 245
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.043692 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035215/0 sec (0.011604/0 sec, 0.010482/0 sec, 0.006755/0 sec, 0.006374/0 sec )
[LOG] Nr of iterations: 15 (10, 3, 1, 1 )
[LOG] Total clause computation time: 0.015293/0 sec (0.006731/0.006731 sec, 0.008527/0.008527 sec, 2.1e-05/2.1e-05 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0.016077/0 sec (0.003396/0.003396 sec, 0.00055/0.00055 sec, 0.00622/0.00622 sec, 0.005911/0.005911 sec )
[LOG] Total clause size reduction: 2069 --> 31 (1692 --> 26, 374 --> 3, 2 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 137.933 --> 2.06667 (169.2 --> 2.6, 124.667 --> 1, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.045788 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.059928 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048463/0 sec (0.016229/0 sec, 0.012767/0 sec, 0.009661/0 sec, 0.009806/0 sec )
[LOG] Nr of iterations: 23 (13, 3, 5, 2 )
[LOG] Total clause computation time: 0.022721/0 sec (0.011009/0.011009 sec, 0.010989/0.010989 sec, 0.000304/0.000304 sec, 0.000419/0.000419 sec )
[LOG] Total clause minimization time: 0.022159/0 sec (0.003781/0.003781 sec, 0.000624/0.000624 sec, 0.008857/0.008857 sec, 0.008897/0.008897 sec )
[LOG] Total clause size reduction: 2276 --> 35 (1944 --> 26, 322 --> 2, 8 --> 5, 2 --> 2 )
[LOG] Average clause size reduction: 98.9565 --> 1.52174 (149.538 --> 2, 107.333 --> 0.666667, 1.6 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.062055 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 246 3 44 1 197
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.098055 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.077907/0 sec (0.020851/0 sec, 0.021447/0 sec, 0.018784/0 sec, 0.016825/0 sec )
[LOG] Nr of iterations: 22 (9, 6, 3, 4 )
[LOG] Total clause computation time: 0.033908/0 sec (0.014822/0.014822 sec, 0.017724/0.017724 sec, 0.000502/0.000502 sec, 0.00086/0.00086 sec )
[LOG] Total clause minimization time: 0.038338/0 sec (0.003676/0.003676 sec, 0.001964/0.001964 sec, 0.01748/0.01748 sec, 0.015218/0.015218 sec )
[LOG] Total clause size reduction: 3436 --> 29 (2112 --> 15, 1315 --> 6, 5 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 156.182 --> 1.31818 (234.667 --> 1.66667, 219.167 --> 1, 1.66667 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.100784 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 401 3 60 1 336
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.134258 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.101869/0 sec (0.027893/0 sec, 0.030541/0 sec, 0.021922/0 sec, 0.021513/0 sec )
[LOG] Nr of iterations: 25 (11, 7, 1, 6 )
[LOG] Total clause computation time: 0.047566/0 sec (0.018532/0.018532 sec, 0.0248/0.0248 sec, 0.001186/0.001186 sec, 0.003048/0.003048 sec )
[LOG] Total clause minimization time: 0.047653/0 sec (0.006707/0.006707 sec, 0.003443/0.003443 sec, 0.019955/0.019955 sec, 0.017548/0.017548 sec )
[LOG] Total clause size reduction: 4434 --> 37 (2770 --> 24, 1656 --> 6, 2 --> 1, 6 --> 6 )
[LOG] Average clause size reduction: 177.36 --> 1.48 (251.818 --> 2.18182, 236.571 --> 0.857143, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.137428 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 412 2 68 1 341
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.10934 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.086948/1 sec (0.025364/0 sec, 0.024466/1 sec, 0.017266/0 sec, 0.019852/0 sec )
[LOG] Nr of iterations: 23 (10, 6, 3, 4 )
[LOG] Total clause computation time: 0.037839/0 sec (0.016246/0.016246 sec, 0.019444/0.019444 sec, 0.00048/0.00048 sec, 0.001669/0.001669 sec )
[LOG] Total clause minimization time: 0.043422/1 sec (0.006996/0.006996 sec, 0.003068/0.003068 sec, 0.015999/0.015999 sec, 0.017359/0.017359 sec )
[LOG] Total clause size reduction: 3727 --> 36 (2394 --> 22, 1325 --> 7, 4 --> 3, 4 --> 4 )
[LOG] Average clause size reduction: 162.043 --> 1.56522 (239.4 --> 2.2, 220.833 --> 1.16667, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.112224 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 401 3 60 1 337
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 1.14278 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 97 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.743367/1 sec (0.131442/0 sec, 0.154662/1 sec, 0.162725/0 sec, 0.101031/0 sec, 0.098994/0 sec, 0.094513/0 sec )
[LOG] Nr of iterations: 83 (19, 20, 14, 5, 16, 9 )
[LOG] Total clause computation time: 0.230077/0 sec (0.057273/0.057273 sec, 0.073465/0.073465 sec, 0.073202/0.073202 sec, 0.005438/0.005438 sec, 0.013239/0.013239 sec, 0.00746/0.00746 sec )
[LOG] Total clause minimization time: 0.461609/1 sec (0.060132/0.060132 sec, 0.067928/0.067928 sec, 0.0769/0.0769 sec, 0.091989/0.091989 sec, 0.081456/0.081456 sec, 0.083204/0.083204 sec )
[LOG] Total clause size reduction: 46027 --> 179 (19134 --> 50, 16758 --> 51, 10075 --> 25, 8 --> 8, 38 --> 31, 14 --> 14 )
[LOG] Average clause size reduction: 554.542 --> 2.15663 (1007.05 --> 2.63158, 837.9 --> 2.55, 719.643 --> 1.78571, 1.6 --> 1.6, 2.375 --> 1.9375, 1.55556 --> 1.55556 )
[LOG] Overall execution time: 1.16076 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.32 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1764 2 236 1 1523
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.135002 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 37 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.106721/0 sec (0.025692/0 sec, 0.036368/0 sec, 0.021788/0 sec, 0.022873/0 sec )
[LOG] Nr of iterations: 53 (14, 21, 3, 15 )
[LOG] Total clause computation time: 0.041531/0 sec (0.016264/0.016264 sec, 0.021572/0.021572 sec, 0.001135/0.001135 sec, 0.00256/0.00256 sec )
[LOG] Total clause minimization time: 0.058449/0 sec (0.00695/0.00695 sec, 0.012544/0.012544 sec, 0.019675/0.019675 sec, 0.01928/0.01928 sec )
[LOG] Total clause size reduction: 8990 --> 110 (3536 --> 29, 5420 --> 48, 4 --> 3, 30 --> 30 )
[LOG] Average clause size reduction: 169.623 --> 2.07547 (252.571 --> 2.07143, 258.095 --> 2.28571, 1.33333 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.137843 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 447 3 68 1 374
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.53666 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 64 new AND gates.
[LOG] Size before ABC: 131 AND gates.
[LOG] Size after ABC: 64 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.15085/2 sec (0.122597/0 sec, 0.186261/1 sec, 0.164446/0 sec, 0.199004/0 sec, 0.114394/0 sec, 0.136681/0 sec, 0.106289/0 sec, 0.121175/1 sec )
[LOG] Nr of iterations: 132 (15, 26, 18, 21, 8, 17, 11, 16 )
[LOG] Total clause computation time: 0.348318/1 sec (0.056066/0.056066 sec, 0.081594/0.081594 sec, 0.075502/0.075502 sec, 0.095157/0.095157 sec, 0.004044/0.004044 sec, 0.011401/0.011401 sec, 0.005353/0.005353 sec, 0.019201/0.019201 sec )
[LOG] Total clause minimization time: 0.741173/0 sec (0.05506/0.05506 sec, 0.093/0.093 sec, 0.077819/0.077819 sec, 0.092526/0.092526 sec, 0.106892/0.106892 sec, 0.120944/0.120944 sec, 0.096844/0.096844 sec, 0.098088/0.098088 sec )
[LOG] Total clause size reduction: 64968 --> 271 (15092 --> 26, 21450 --> 75, 13022 --> 35, 15300 --> 43, 13 --> 8, 41 --> 39, 19 --> 14, 31 --> 31 )
[LOG] Average clause size reduction: 492.182 --> 2.05303 (1006.13 --> 1.73333, 825 --> 2.88462, 723.444 --> 1.94444, 728.571 --> 2.04762, 1.625 --> 1, 2.41176 --> 2.29412, 1.72727 --> 1.27273, 1.9375 --> 1.9375 )
[LOG] Overall execution time: 1.55378 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.75 sec (Real time) / 1.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1763 2 228 1 1529
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 8.46879 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 267 new AND gates.
[LOG] Size before ABC: 498 AND gates.
[LOG] Size after ABC: 267 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.00233/7 sec (0.319754/0 sec, 0.306548/0 sec, 1.28935/2 sec, 1.66592/1 sec, 2.61403/3 sec, 0.806733/1 sec )
[LOG] Nr of iterations: 277 (43, 37, 68, 28, 34, 67 )
[LOG] Total clause computation time: 1.18765/0 sec (0.118625/0.118625 sec, 0.141436/0.141436 sec, 0.67911/0.67911 sec, 0.017857/0.017857 sec, 0.036552/0.036552 sec, 0.194066/0.194066 sec )
[LOG] Total clause minimization time: 5.69809/7 sec (0.172437/0.172437 sec, 0.137556/0.137556 sec, 0.575905/0.575905 sec, 1.64067/1.64067 sec, 2.57009/2.57009 sec, 0.601444/0.601444 sec )
[LOG] Total clause size reduction: 180493 --> 887 (54978 --> 121, 46836 --> 93, 78256 --> 286, 56 --> 47, 81 --> 54, 286 --> 286 )
[LOG] Average clause size reduction: 651.599 --> 3.20217 (1278.56 --> 2.81395, 1265.84 --> 2.51351, 1150.82 --> 4.20588, 2 --> 1.67857, 2.38235 --> 1.58824, 4.26866 --> 4.26866 )
[LOG] Overall execution time: 8.50295 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.71 sec (Real time) / 7.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.37 sec (Real time) / 1.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3118 2 376 1 2737
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.59151 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 74 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.397595/1 sec (0.060464/0 sec, 0.106468/1 sec, 0.075301/0 sec, 0.054814/0 sec, 0.054888/0 sec, 0.04566/0 sec )
[LOG] Nr of iterations: 60 (9, 18, 6, 8, 14, 5 )
[LOG] Total clause computation time: 0.156532/1 sec (0.037641/0.037641 sec, 0.052168/0.052168 sec, 0.054448/0.054448 sec, 0.002641/0.002641 sec, 0.006589/0.006589 sec, 0.003045/0.003045 sec )
[LOG] Total clause minimization time: 0.201684/0 sec (0.011879/0.011879 sec, 0.043545/0.043545 sec, 0.011541/0.011541 sec, 0.049507/0.049507 sec, 0.045312/0.045312 sec, 0.0399/0.0399 sec )
[LOG] Total clause size reduction: 24886 --> 114 (8016 --> 12, 13345 --> 48, 3470 --> 9, 12 --> 11, 34 --> 25, 9 --> 9 )
[LOG] Average clause size reduction: 414.767 --> 1.9 (890.667 --> 1.33333, 741.389 --> 2.66667, 578.333 --> 1.5, 1.5 --> 1.375, 2.42857 --> 1.78571, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.605499 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1577 1 216 1 1358
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.116138 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.090335/0 sec (0.022152/0 sec, 0.029642/0 sec, 0.020408/0 sec, 0.018133/0 sec )
[LOG] Nr of iterations: 35 (10, 11, 5, 9 )
[LOG] Total clause computation time: 0.040301/0 sec (0.016525/0.016525 sec, 0.021566/0.021566 sec, 0.000702/0.000702 sec, 0.001508/0.001508 sec )
[LOG] Total clause minimization time: 0.04369/0 sec (0.003351/0.003351 sec, 0.005782/0.005782 sec, 0.018811/0.018811 sec, 0.015746/0.015746 sec )
[LOG] Total clause size reduction: 5126 --> 62 (2421 --> 15, 2680 --> 23, 6 --> 5, 19 --> 19 )
[LOG] Average clause size reduction: 146.457 --> 1.77143 (242.1 --> 1.5, 243.636 --> 2.09091, 1.2 --> 1, 2.11111 --> 2.11111 )
[LOG] Overall execution time: 0.119032 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 426 2 68 1 355
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.23777 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.175444/0 sec (0.043593/0 sec, 0.049211/0 sec, 0.036813/0 sec, 0.045827/0 sec )
[LOG] Nr of iterations: 40 (11, 13, 4, 12 )
[LOG] Total clause computation time: 0.07437/0 sec (0.026904/0.026904 sec, 0.032522/0.032522 sec, 0.004452/0.004452 sec, 0.010492/0.010492 sec )
[LOG] Total clause minimization time: 0.09145/0 sec (0.012983/0.012983 sec, 0.013545/0.013545 sec, 0.031114/0.031114 sec, 0.033808/0.033808 sec )
[LOG] Total clause size reduction: 8177 --> 71 (3710 --> 23, 4440 --> 22, 5 --> 4, 22 --> 22 )
[LOG] Average clause size reduction: 204.425 --> 1.775 (337.273 --> 2.09091, 341.538 --> 1.69231, 1.25 --> 1, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.241888 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 632 3 84 1 543
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 6.88032 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 219 new AND gates.
[LOG] Size before ABC: 302 AND gates.
[LOG] Size after ABC: 219 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.82436/5 sec (0.248063/1 sec, 1.17947/1 sec, 1.53734/1 sec, 1.85948/2 sec )
[LOG] Nr of iterations: 113 (12, 51, 5, 45 )
[LOG] Total clause computation time: 1.95953/3 sec (0.155675/0.155675 sec, 0.80351/0.80351 sec, 0.129466/0.129466 sec, 0.870874/0.870874 sec )
[LOG] Total clause minimization time: 2.78692/2 sec (0.069667/0.069667 sec, 0.344839/0.344839 sec, 1.39889/1.39889 sec, 0.973521/0.973521 sec )
[LOG] Total clause size reduction: 141386 --> 238 (25487 --> 25, 115800 --> 115, 6 --> 5, 93 --> 93 )
[LOG] Average clause size reduction: 1251.2 --> 2.10619 (2123.92 --> 2.08333, 2270.59 --> 2.2549, 1.2 --> 1, 2.06667 --> 2.06667 )
[LOG] Overall execution time: 6.90805 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.10 sec (Real time) / 5.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.80 sec (Real time) / 0.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2892 3 272 1 2615
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 60.8425 sec CPU time.
[LOG] Relation determinization time: 61 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 57.6197/58 sec (0.530423/1 sec, 1.3494/1 sec, 53.534/54 sec, 2.20584/2 sec )
[LOG] Nr of iterations: 69 (15, 24, 7, 23 )
[LOG] Total clause computation time: 1.57036/1 sec (0.33373/0.33373 sec, 0.569718/0.569718 sec, 0.247437/0.247437 sec, 0.419473/0.419473 sec )
[LOG] Total clause minimization time: 55.9463/57 sec (0.161623/0.161623 sec, 0.739299/0.739299 sec, 53.2741/53.2741 sec, 1.77127/1.77127 sec )
[LOG] Total clause size reduction: 133364 --> 96 (50456 --> 28, 82869 --> 30, 9 --> 8, 30 --> 30 )
[LOG] Average clause size reduction: 1932.81 --> 1.3913 (3363.73 --> 1.86667, 3452.88 --> 1.25, 1.28571 --> 1.14286, 1.30435 --> 1.30435 )
[LOG] Overall execution time: 60.8804 sec CPU time.
[LOG] Overall execution time: 61 sec real time.
Synthesis time: 61.13 sec (Real time) / 59.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.41 sec (Real time) / 1.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.50 sec (Real time) / 1.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4273 3 340 1 3928
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 168.981 sec CPU time.
[LOG] Relation determinization time: 170 sec real time.
[LOG] Final circuit size: 736 new AND gates.
[LOG] Size before ABC: 781 AND gates.
[LOG] Size after ABC: 736 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 167.808/168 sec (1.68719/2 sec, 2.85595/3 sec, 1.69112/1 sec, 3.28621/4 sec, 0.651872/0 sec, 59.5497/60 sec, 4.77921/5 sec, 41.3461/41 sec, 6.16021/6 sec, 45.8007/46 sec )
[LOG] Nr of iterations: 380 (53, 76, 29, 45, 6, 41, 57, 25, 43, 5 )
[LOG] Total clause computation time: 13.0151/12 sec (1.06619/1.06619 sec, 0.903925/0.903925 sec, 0.81064/0.81064 sec, 1.56938/1.56938 sec, 0.620178/0.620178 sec, 0.882358/0.882358 sec, 1.15483/1.15483 sec, 0.584116/0.584116 sec, 1.99665/1.99665 sec, 3.42682/3.42682 sec )
[LOG] Total clause minimization time: 154.592/156 sec (0.601936/0.601936 sec, 1.92051/1.92051 sec, 0.860277/0.860277 sec, 1.68802/1.68802 sec, 0.013651/0.013651 sec, 58.6506/58.6506 sec, 3.60248/3.60248 sec, 40.7492/40.7492 sec, 4.14257/4.14257 sec, 42.3629/42.3629 sec )
[LOG] Total clause size reduction: 68760 --> 1374 (17420 --> 191, 25050 --> 361, 9492 --> 96, 14564 --> 159, 1635 --> 5, 130 --> 113, 233 --> 219, 78 --> 72, 153 --> 153, 5 --> 5 )
[LOG] Average clause size reduction: 180.947 --> 3.61579 (328.679 --> 3.60377, 329.605 --> 4.75, 327.31 --> 3.31034, 323.644 --> 3.53333, 272.5 --> 0.833333, 3.17073 --> 2.7561, 4.08772 --> 3.84211, 3.12 --> 2.88, 3.55814 --> 3.55814, 1 --> 1 )
[LOG] Overall execution time: 168.991 sec CPU time.
[LOG] Overall execution time: 170 sec real time.
Synthesis time: 169.53 sec (Real time) / 167.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.99 sec (Real time) / 24.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1078 12 19 1 1042
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9953.87 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 4.00036 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 138 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.83263/4 sec (0.060608/0 sec, 0.123762/0 sec, 0.056132/0 sec, 0.053843/0 sec, 0.06226/0 sec, 0.056097/0 sec, 0.056887/0 sec, 0.060171/1 sec, 0.055679/0 sec, 0.042064/0 sec, 0.05277/0 sec, 0.053167/0 sec, 0.059465/0 sec, 0.052829/0 sec, 0.050888/0 sec, 0.051068/0 sec, 0.05268/0 sec, 0.052793/0 sec, 0.048247/0 sec, 0.092944/0 sec, 0.079086/0 sec, 0.055313/0 sec, 0.063855/0 sec, 0.02405/0 sec, 0.021399/0 sec, 0.022794/0 sec, 0.024492/0 sec, 0.021409/1 sec, 0.02602/0 sec, 0.021361/0 sec, 0.023023/0 sec, 0.023901/0 sec, 0.02129/0 sec, 0.028447/0 sec, 0.028631/0 sec, 0.021447/0 sec, 0.021376/0 sec, 0.022957/0 sec, 0.021291/0 sec, 0.044643/0 sec, 0.022269/0 sec, 0.023434/0 sec, 0.021454/0 sec, 0.021206/0 sec, 0.021283/0 sec, 0.021412/0 sec, 0.023848/0 sec, 0.021236/0 sec, 0.021561/0 sec, 0.023196/0 sec, 0.021377/0 sec, 0.021706/0 sec, 0.021478/0 sec, 0.021145/0 sec, 0.024012/0 sec, 0.021976/0 sec, 0.024394/0 sec, 0.022823/0 sec, 0.024508/0 sec, 0.022298/0 sec, 0.021475/0 sec, 0.021417/0 sec, 0.021372/0 sec, 0.021705/0 sec, 0.02118/0 sec, 0.021589/0 sec, 0.021737/0 sec, 0.02141/0 sec, 0.020927/0 sec, 0.022732/1 sec, 0.022534/0 sec, 0.022537/0 sec, 0.021309/0 sec, 0.041113/0 sec, 0.03742/0 sec, 0.052429/0 sec, 0.041312/0 sec, 0.040699/0 sec, 0.042835/0 sec, 0.040417/0 sec, 0.049348/0 sec, 0.031469/0 sec, 0.029676/0 sec, 0.032237/0 sec, 0.032524/0 sec, 0.002502/0 sec, 0.032168/0 sec, 0.032065/0 sec, 0.032115/0 sec, 0.032065/0 sec, 0.002508/0 sec, 0.002496/0 sec, 0.030933/0 sec, 0.027873/0 sec, 0.031445/0 sec, 0.031438/0 sec, 0.031399/0 sec, 0.031382/0 sec, 0.031388/0 sec, 0.002505/0 sec, 0.031963/0 sec, 0.034499/0 sec, 0.032268/1 sec, 0.032144/0 sec, 0.002502/0 sec, 0.00249/0 sec, 0.002486/0 sec, 0.002489/0 sec, 0.002491/0 sec, 0.002482/0 sec, 0.002492/0 sec, 0.002488/0 sec, 0.002487/0 sec, 0.002484/0 sec, 0.002491/0 sec, 0.002489/0 sec, 0.002486/0 sec, 0.002491/0 sec, 0.00249/0 sec, 0.002483/0 sec, 0.00249/0 sec, 0.002489/0 sec, 0.002486/0 sec, 0.002488/0 sec, 0.00249/0 sec, 0.002483/0 sec, 0.002491/0 sec, 0.002488/0 sec, 0.002486/0 sec, 0.002482/0 sec, 0.002491/0 sec, 0.002482/0 sec, 0.002485/0 sec, 0.002486/0 sec, 0.00249/0 sec, 0.002481/0 sec, 0.002489/0 sec, 0.002487/0 sec, 0.002485/0 sec, 0.002489/0 sec, 0.002489/0 sec, 0.002481/0 sec, 0.00249/0 sec, 0.002487/0 sec, 0.002484/0 sec, 0.002487/0 sec, 0.002493/0 sec, 0.00248/0 sec, 0.002489/0 sec, 0.002488/0 sec, 0.002485/0 sec, 0.002481/0 sec, 0.00249/0 sec, 0.002486/0 sec, 0.02945/0 sec, 0.002501/0 sec, 0.029605/0 sec, 0.030423/0 sec, 0.031195/0 sec, 0.029887/0 sec, 0.030367/0 sec, 0.028517/0 sec )
[LOG] Nr of iterations: 175 (3, 15, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 8, 9, 2, 5, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 4, 8, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.89177/3 sec (0.042715/0.042715 sec, 0.062368/0.062368 sec, 0.046714/0.046714 sec, 0.044356/0.044356 sec, 0.053718/0.053718 sec, 0.045904/0.045904 sec, 0.046222/0.046222 sec, 0.049776/0.049776 sec, 0.044786/0.044786 sec, 0.031045/0.031045 sec, 0.045295/0.045295 sec, 0.043922/0.043922 sec, 0.050649/0.050649 sec, 0.043949/0.043949 sec, 0.041792/0.041792 sec, 0.041886/0.041886 sec, 0.040619/0.040619 sec, 0.040491/0.040491 sec, 0.037078/0.037078 sec, 0.051871/0.051871 sec, 0.052432/0.052432 sec, 0.043059/0.043059 sec, 0.042548/0.042548 sec, 0.012722/0.012722 sec, 0.010115/0.010115 sec, 0.011549/0.011549 sec, 0.013273/0.013273 sec, 0.010173/0.010173 sec, 0.014802/0.014802 sec, 0.010182/0.010182 sec, 0.011864/0.011864 sec, 0.01273/0.01273 sec, 0.010133/0.010133 sec, 0.01729/0.01729 sec, 0.017453/0.017453 sec, 0.010264/0.010264 sec, 0.010217/0.010217 sec, 0.011807/0.011807 sec, 0.010156/0.010156 sec, 0.033495/0.033495 sec, 0.011049/0.011049 sec, 0.012268/0.012268 sec, 0.010324/0.010324 sec, 0.010086/0.010086 sec, 0.010166/0.010166 sec, 0.010323/0.010323 sec, 0.01274/0.01274 sec, 0.010153/0.010153 sec, 0.010487/0.010487 sec, 0.012116/0.012116 sec, 0.010325/0.010325 sec, 0.010635/0.010635 sec, 0.010301/0.010301 sec, 0.010025/0.010025 sec, 0.012928/0.012928 sec, 0.010928/0.010928 sec, 0.013388/0.013388 sec, 0.011795/0.011795 sec, 0.013506/0.013506 sec, 0.011305/0.011305 sec, 0.010493/0.010493 sec, 0.010432/0.010432 sec, 0.010404/0.010404 sec, 0.01075/0.01075 sec, 0.010222/0.010222 sec, 0.010576/0.010576 sec, 0.01077/0.01077 sec, 0.010459/0.010459 sec, 0.010011/0.010011 sec, 0.011817/0.011817 sec, 0.011628/0.011628 sec, 0.011643/0.011643 sec, 0.010426/0.010426 sec, 0.028857/0.028857 sec, 0.026506/0.026506 sec, 0.04033/0.04033 sec, 0.029936/0.029936 sec, 0.0293/0.0293 sec, 0.031407/0.031407 sec, 0.029014/0.029014 sec, 0.037088/0.037088 sec, 0.000334/0.000334 sec, 2.3e-05/2.3e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.1e-05/2.1e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0.000759/0.000759 sec, 0.001476/0.001476 sec, 2.2e-05/2.2e-05 sec, 0.000299/0.000299 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-05/9e-05 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0.877208/1 sec (0.00574/0.00574 sec, 0.051498/0.051498 sec, 0.001175/0.001175 sec, 0.001271/0.001271 sec, 0/0 sec, 0.001437/0.001437 sec, 0.001685/0.001685 sec, 0.001257/0.001257 sec, 0.001583/0.001583 sec, 0/0 sec, 0/0 sec, 0.001456/0.001456 sec, 0.001089/0.001089 sec, 0.001071/0.001071 sec, 0.001335/0.001335 sec, 0.001455/0.001455 sec, 0.001474/0.001474 sec, 0.001589/0.001589 sec, 0/0 sec, 0.029679/0.029679 sec, 0.015186/0.015186 sec, 0.001404/0.001404 sec, 0.008886/0.008886 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001289/0.001289 sec, 0/0 sec, 0.001728/0.001728 sec, 0.000413/0.000413 sec, 0.000407/0.000407 sec, 0.000408/0.000408 sec, 0.000409/0.000409 sec, 0.001281/0.001281 sec, 0.028071/0.028071 sec, 0.02711/0.02711 sec, 0.029699/0.029699 sec, 0.029988/0.029988 sec, 0/0 sec, 0.029641/0.029641 sec, 0.02953/0.02953 sec, 0.029581/0.029581 sec, 0.029529/0.029529 sec, 0/0 sec, 0/0 sec, 0.0284/0.0284 sec, 0.025333/0.025333 sec, 0.028901/0.028901 sec, 0.028899/0.028899 sec, 0.028857/0.028857 sec, 0.028842/0.028842 sec, 0.02886/0.02886 sec, 0/0 sec, 0.02864/0.02864 sec, 0.03038/0.03038 sec, 0.029735/0.029735 sec, 0.029316/0.029316 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.026862/0.026862 sec, 0/0 sec, 0.027088/0.027088 sec, 0.027895/0.027895 sec, 0.028674/0.028674 sec, 0.027363/0.027363 sec, 0.027838/0.027838 sec, 0.025971/0.025971 sec )
[LOG] Total clause size reduction: 103284 --> 101 (4872 --> 2, 27538 --> 35, 1967 --> 0, 1970 --> 0, 0 --> 0, 1977 --> 0, 1981 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 0 --> 0, 1914 --> 0, 1918 --> 0, 1926 --> 0, 1934 --> 0, 1942 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 10290 --> 25, 11736 --> 8, 1466 --> 0, 5920 --> 6, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2408 --> 1, 0 --> 0, 1440 --> 0, 2416 --> 0, 2424 --> 0, 2419 --> 0, 2420 --> 0, 2423 --> 1, 2 --> 2, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 9, 8 --> 8, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 590.194 --> 0.577143 (1624 --> 0.666667, 1835.87 --> 2.33333, 983.5 --> 0, 985 --> 0, 0 --> 0, 988.5 --> 0, 990.5 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 0 --> 0, 957 --> 0, 959 --> 0, 963 --> 0, 967 --> 0, 971 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 1286.25 --> 3.125, 1304 --> 0.888889, 733 --> 0, 1184 --> 1.2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1204 --> 0.5, 0 --> 0, 720 --> 0, 1208 --> 0, 1212 --> 0, 1209.5 --> 0, 1210 --> 0, 1211.5 --> 0.5, 1 --> 1, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.75 --> 2.25, 1 --> 1, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 4.01496 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.16 sec (Real time) / 3.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2466 98 327 1 2038
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 3.58259 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 148 new AND gates.
[LOG] Size before ABC: 172 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.43908/3 sec (0.101534/0 sec, 0.06158/0 sec, 0.048697/0 sec, 0.044981/0 sec, 0.046599/0 sec, 0.046782/0 sec, 0.045531/0 sec, 0.04621/0 sec, 0.045722/0 sec, 0.042545/0 sec, 0.045195/0 sec, 0.04583/1 sec, 0.043662/0 sec, 0.046244/0 sec, 0.04375/0 sec, 0.048012/0 sec, 0.022321/0 sec, 0.019305/0 sec, 0.020863/0 sec, 0.019292/0 sec, 0.020499/0 sec, 0.019209/0 sec, 0.019246/0 sec, 0.019165/0 sec, 0.019271/0 sec, 0.019287/0 sec, 0.019306/0 sec, 0.020359/0 sec, 0.022425/0 sec, 0.020381/0 sec, 0.020776/0 sec, 0.019289/0 sec, 0.019183/0 sec, 0.017723/0 sec, 0.019127/0 sec, 0.020615/0 sec, 0.019149/0 sec, 0.021235/0 sec, 0.02084/0 sec, 0.020864/0 sec, 0.019335/0 sec, 0.019315/0 sec, 0.01916/0 sec, 0.020593/0 sec, 0.01952/0 sec, 0.019734/0 sec, 0.018772/0 sec, 0.020131/0 sec, 0.019907/0 sec, 0.044279/0 sec, 0.044979/0 sec, 0.045428/1 sec, 0.043359/0 sec, 0.05122/0 sec, 0.042367/0 sec, 0.046969/0 sec, 0.048041/0 sec, 0.042441/0 sec, 0.020921/0 sec, 0.021465/0 sec, 0.020722/0 sec, 0.020423/0 sec, 0.019437/0 sec, 0.019092/0 sec, 0.019314/0 sec, 0.020592/0 sec, 0.020158/0 sec, 0.019128/0 sec, 0.019175/0 sec, 0.019456/0 sec, 0.019643/0 sec, 0.021019/0 sec, 0.020188/0 sec, 0.018991/0 sec, 0.024703/0 sec, 0.041663/0 sec, 0.086931/0 sec, 0.050774/0 sec, 0.044673/0 sec, 0.062223/0 sec, 0.039692/1 sec, 0.032352/0 sec, 0.032448/0 sec, 0.028728/0 sec, 0.029209/0 sec, 0.029146/0 sec, 0.029153/0 sec, 0.029171/0 sec, 0.029156/0 sec, 0.028122/0 sec, 0.00222/0 sec, 0.028166/0 sec, 0.026154/0 sec, 0.030335/0 sec, 0.026639/0 sec, 0.029026/0 sec, 0.026329/0 sec, 0.002224/0 sec, 0.002151/0 sec, 0.002164/0 sec, 0.002147/0 sec, 0.00216/0 sec, 0.002147/0 sec, 0.002158/0 sec, 0.002152/0 sec, 0.002154/0 sec, 0.002152/0 sec, 0.002153/0 sec, 0.002151/0 sec, 0.002158/0 sec, 0.002146/0 sec, 0.002158/0 sec, 0.002148/0 sec, 0.002159/0 sec, 0.002154/0 sec, 0.002156/0 sec, 0.002152/0 sec, 0.002155/0 sec, 0.002153/0 sec, 0.002156/0 sec, 0.002149/0 sec, 0.00216/0 sec, 0.002147/0 sec, 0.002159/0 sec, 0.002147/0 sec, 0.002162/0 sec, 0.002152/0 sec, 0.002155/0 sec, 0.002153/0 sec, 0.002152/0 sec, 0.030504/0 sec, 0.030537/0 sec, 0.030576/0 sec, 0.002198/0 sec, 0.030475/0 sec, 0.030486/0 sec, 0.030551/0 sec, 0.030507/0 sec, 0.002189/0 sec, 0.002165/0 sec, 0.002156/0 sec, 0.002156/0 sec, 0.002158/0 sec, 0.002157/0 sec, 0.002153/0 sec, 0.002163/0 sec, 0.002148/0 sec, 0.002164/0 sec, 0.002148/0 sec, 0.002159/0 sec, 0.002152/0 sec, 0.002155/0 sec, 0.002151/0 sec, 0.002155/0 sec, 0.002152/0 sec, 0.002156/0 sec, 0.002147/0 sec, 0.035026/0 sec, 0.030156/0 sec, 0.033531/0 sec, 0.035259/0 sec, 0.002251/0 sec )
[LOG] Nr of iterations: 189 (14, 6, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 13, 5, 2, 9, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 4, 1, 7, 0 )
[LOG] Total clause computation time: 1.80649/1 sec (0.049124/0.049124 sec, 0.04603/0.04603 sec, 0.040017/0.040017 sec, 0.036856/0.036856 sec, 0.03859/0.03859 sec, 0.038362/0.038362 sec, 0.037214/0.037214 sec, 0.037786/0.037786 sec, 0.037173/0.037173 sec, 0.036243/0.036243 sec, 0.038015/0.038015 sec, 0.038292/0.038292 sec, 0.035485/0.035485 sec, 0.038365/0.038365 sec, 0.035489/0.035489 sec, 0.039638/0.039638 sec, 0.0144/0.0144 sec, 0.011477/0.011477 sec, 0.013155/0.013155 sec, 0.011634/0.011634 sec, 0.01264/0.01264 sec, 0.011407/0.011407 sec, 0.01143/0.01143 sec, 0.011382/0.011382 sec, 0.011526/0.011526 sec, 0.01152/0.01152 sec, 0.011518/0.011518 sec, 0.012558/0.012558 sec, 0.014645/0.014645 sec, 0.012574/0.012574 sec, 0.013005/0.013005 sec, 0.011516/0.011516 sec, 0.011407/0.011407 sec, 0.009954/0.009954 sec, 0.011343/0.011343 sec, 0.01285/0.01285 sec, 0.011414/0.011414 sec, 0.013514/0.013514 sec, 0.013141/0.013141 sec, 0.013119/0.013119 sec, 0.011511/0.011511 sec, 0.011661/0.011661 sec, 0.011381/0.011381 sec, 0.012806/0.012806 sec, 0.011796/0.011796 sec, 0.012004/0.012004 sec, 0.011038/0.011038 sec, 0.012383/0.012383 sec, 0.012163/0.012163 sec, 0.035668/0.035668 sec, 0.036939/0.036939 sec, 0.037425/0.037425 sec, 0.035969/0.035969 sec, 0.043072/0.043072 sec, 0.034176/0.034176 sec, 0.038124/0.038124 sec, 0.039792/0.039792 sec, 0.036049/0.036049 sec, 0.013001/0.013001 sec, 0.013552/0.013552 sec, 0.012857/0.012857 sec, 0.012626/0.012626 sec, 0.011634/0.011634 sec, 0.011255/0.011255 sec, 0.011508/0.011508 sec, 0.012829/0.012829 sec, 0.01237/0.01237 sec, 0.011245/0.011245 sec, 0.011245/0.011245 sec, 0.011578/0.011578 sec, 0.011817/0.011817 sec, 0.013211/0.013211 sec, 0.012373/0.012373 sec, 0.011193/0.011193 sec, 0.018355/0.018355 sec, 0.035224/0.035224 sec, 0.0467/0.0467 sec, 0.038241/0.038241 sec, 0.037567/0.037567 sec, 0.037965/0.037965 sec, 0.033646/0.033646 sec, 0.000279/0.000279 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 0.000109/0.000109 sec, 0/0 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 4.3e-05/4.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 0/0 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001977/0.001977 sec, 0.000674/0.000674 sec, 1.9e-05/1.9e-05 sec, 0.001281/0.001281 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.855929/0 sec (0.043884/0.043884 sec, 0.008472/0.008472 sec, 0.001933/0.001933 sec, 0.001493/0.001493 sec, 0.001336/0.001336 sec, 0.001685/0.001685 sec, 0.001356/0.001356 sec, 0.001438/0.001438 sec, 0.002196/0.002196 sec, 0/0 sec, 0.000901/0.000901 sec, 0.001247/0.001247 sec, 0.001909/0.001909 sec, 0.001561/0.001561 sec, 0.001935/0.001935 sec, 0.002079/0.002079 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001465/0.001465 sec, 0.000764/0.000764 sec, 0.000678/0.000678 sec, 0/0 sec, 0.000662/0.000662 sec, 0.000625/0.000625 sec, 0.001193/0.001193 sec, 0.000681/0.000681 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.033129/0.033129 sec, 0.006082/0.006082 sec, 0.000956/0.000956 sec, 0.017552/0.017552 sec, 0/0 sec, 0.029388/0.029388 sec, 0.030168/0.030168 sec, 0.026496/0.026496 sec, 0.026959/0.026959 sec, 0.026923/0.026923 sec, 0.026928/0.026928 sec, 0.026947/0.026947 sec, 0.026941/0.026941 sec, 0.025787/0.025787 sec, 0/0 sec, 0.025982/0.025982 sec, 0.023904/0.023904 sec, 0.028085/0.028085 sec, 0.02439/0.02439 sec, 0.02677/0.02677 sec, 0.02405/0.02405 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.028322/0.028322 sec, 0.02831/0.02831 sec, 0.028343/0.028343 sec, 0/0 sec, 0.028288/0.028288 sec, 0.028263/0.028263 sec, 0.028331/0.028331 sec, 0.028275/0.028275 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.030757/0.030757 sec, 0.027247/0.027247 sec, 0.031196/0.031196 sec, 0.031667/0.031667 sec, 0/0 sec )
[LOG] Total clause size reduction: 97164 --> 141 (22659 --> 33, 8710 --> 5, 1747 --> 0, 1754 --> 0, 1761 --> 0, 1768 --> 0, 1775 --> 0, 1782 --> 0, 1739 --> 1, 0 --> 0, 1742 --> 0, 1742 --> 0, 1742 --> 0, 1742 --> 0, 1742 --> 0, 1742 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1773 --> 0, 1773 --> 0, 1775 --> 0, 0 --> 0, 1779 --> 0, 1781 --> 0, 1783 --> 0, 1785 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14676 --> 34, 4876 --> 4, 1219 --> 0, 9744 --> 18, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30 --> 23, 4 --> 4, 0 --> 0, 15 --> 15, 0 --> 0 )
[LOG] Average clause size reduction: 514.095 --> 0.746032 (1618.5 --> 2.35714, 1451.67 --> 0.833333, 873.5 --> 0, 877 --> 0, 880.5 --> 0, 884 --> 0, 887.5 --> 0, 891 --> 0, 869.5 --> 0.5, 0 --> 0, 871 --> 0, 871 --> 0, 871 --> 0, 871 --> 0, 871 --> 0, 871 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 886.5 --> 0, 886.5 --> 0, 887.5 --> 0, 0 --> 0, 889.5 --> 0, 890.5 --> 0, 891.5 --> 0, 892.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1128.92 --> 2.61538, 975.2 --> 0.8, 609.5 --> 0, 1082.67 --> 2, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.72727 --> 2.09091, 1 --> 1, 0 --> 0, 2.14286 --> 2.14286, 0 --> 0 )
[LOG] Overall execution time: 3.59425 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.74 sec (Real time) / 3.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2112 98 241 1 1769
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.472846 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 53 new AND gates.
[LOG] Size before ABC: 71 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.451466/0 sec (0.02378/0 sec, 0.019813/0 sec, 0.018052/0 sec, 0.01822/0 sec, 0.0173/0 sec, 0.005313/0 sec, 0.005389/0 sec, 0.005418/0 sec, 0.006335/0 sec, 0.016833/0 sec, 0.017664/0 sec, 0.005262/0 sec, 0.005428/0 sec, 0.005447/0 sec, 0.006199/0 sec, 0.00537/0 sec, 0.006122/0 sec, 0.006864/0 sec, 0.016631/0 sec, 0.029918/0 sec, 0.020699/0 sec, 0.020665/0 sec, 0.024264/0 sec, 0.019599/0 sec, 0.013455/0 sec, 0.015087/0 sec, 0.015252/0 sec, 0.014622/0 sec, 0.000834/0 sec, 0.000826/0 sec, 0.000824/0 sec, 0.000819/0 sec, 0.000824/0 sec, 0.000819/0 sec, 0.00083/0 sec, 0.00082/0 sec, 0.000825/0 sec, 0.000819/0 sec, 0.000834/0 sec, 0.000821/0 sec, 0.000825/0 sec, 0.000818/0 sec, 0.000825/0 sec, 0.013833/0 sec, 0.01111/0 sec, 0.014988/0 sec, 0.013349/0 sec, 0.000822/0 sec )
[LOG] Nr of iterations: 64 (4, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 8, 3, 2, 6, 1, 2, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 2, 1, 5, 0 )
[LOG] Total clause computation time: 0.258744/0 sec (0.017841/0.017841 sec, 0.017203/0.017203 sec, 0.015665/0.015665 sec, 0.014945/0.014945 sec, 0.015266/0.015266 sec, 0.003246/0.003246 sec, 0.003327/0.003327 sec, 0.00336/0.00336 sec, 0.004269/0.004269 sec, 0.014789/0.014789 sec, 0.015624/0.015624 sec, 0.003197/0.003197 sec, 0.003373/0.003373 sec, 0.003339/0.003339 sec, 0.004138/0.004138 sec, 0.003305/0.003305 sec, 0.004021/0.004021 sec, 0.004815/0.004815 sec, 0.014585/0.014585 sec, 0.019513/0.019513 sec, 0.017626/0.017626 sec, 0.018345/0.018345 sec, 0.018144/0.018144 sec, 0.017585/0.017585 sec, 0.000138/0.000138 sec, 9e-06/9e-06 sec, 8e-06/8e-06 sec, 0.000173/0.000173 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000321/0.000321 sec, 0.000157/0.000157 sec, 1.4e-05/1.4e-05 sec, 0.000403/0.000403 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.122728/0 sec (0.003571/0.003571 sec, 0.000509/0.000509 sec, 0.000293/0.000293 sec, 0.001208/0.001208 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008209/0.008209 sec, 0.000999/0.000999 sec, 0.000299/0.000299 sec, 0.003993/0.003993 sec, 0/0 sec, 0.01241/0.01241 sec, 0.014245/0.014245 sec, 0.014403/0.014403 sec, 0.0136/0.0136 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.012652/0.012652 sec, 0.010109/0.010109 sec, 0.014148/0.014148 sec, 0.01208/0.01208 sec, 0/0 sec )
[LOG] Total clause size reduction: 10617 --> 73 (1830 --> 7, 609 --> 0, 614 --> 0, 1212 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2968 --> 24, 840 --> 2, 420 --> 0, 2095 --> 11, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 9, 2 --> 2, 0 --> 0, 11 --> 11, 0 --> 0 )
[LOG] Average clause size reduction: 165.891 --> 1.14062 (457.5 --> 1.75, 304.5 --> 0, 307 --> 0, 404 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 3, 280 --> 0.666667, 210 --> 0, 349.167 --> 1.83333, 0 --> 0, 2 --> 1.5, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.5 --> 2.25, 1 --> 1, 0 --> 0, 2.2 --> 2.2, 0 --> 0 )
[LOG] Overall execution time: 0.476997 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 753 28 80 1 641
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.36114 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.344894/1 sec (0.019534/0 sec, 0.015907/0 sec, 0.014716/0 sec, 0.015498/1 sec, 0.014014/0 sec, 0.004179/0 sec, 0.004069/0 sec, 0.004112/0 sec, 0.004138/0 sec, 0.011938/0 sec, 0.012005/0 sec, 0.004324/0 sec, 0.003993/0 sec, 0.004091/0 sec, 0.004148/0 sec, 0.004354/0 sec, 0.003881/0 sec, 0.004943/0 sec, 0.011188/0 sec, 0.020584/0 sec, 0.016547/0 sec, 0.015709/0 sec, 0.01647/0 sec, 0.014854/0 sec, 0.010909/0 sec, 0.010753/0 sec, 0.01006/0 sec, 0.010845/0 sec, 0.000636/0 sec, 0.000633/0 sec, 0.00063/0 sec, 0.000627/0 sec, 0.000631/0 sec, 0.000628/0 sec, 0.00063/0 sec, 0.000628/0 sec, 0.000629/0 sec, 0.000626/0 sec, 0.00063/0 sec, 0.000629/0 sec, 0.000638/0 sec, 0.00063/0 sec, 0.00063/0 sec, 0.01218/0 sec, 0.010906/0 sec, 0.01357/0 sec, 0.010388/0 sec, 0.000632/0 sec )
[LOG] Nr of iterations: 59 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 8, 3, 2, 4, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 7, 2, 1, 2, 0 )
[LOG] Total clause computation time: 0.197126/1 sec (0.014905/0.014905 sec, 0.014149/0.014149 sec, 0.012962/0.012962 sec, 0.013538/0.013538 sec, 0.012523/0.012523 sec, 0.002651/0.002651 sec, 0.002542/0.002542 sec, 0.002596/0.002596 sec, 0.002622/0.002622 sec, 0.010431/0.010431 sec, 0.010498/0.010498 sec, 0.002806/0.002806 sec, 0.002483/0.002483 sec, 0.00257/0.00257 sec, 0.002631/0.002631 sec, 0.00284/0.00284 sec, 0.002361/0.002361 sec, 0.003427/0.003427 sec, 0.00966/0.00966 sec, 0.013366/0.013366 sec, 0.014103/0.014103 sec, 0.013822/0.013822 sec, 0.013315/0.013315 sec, 0.013337/0.013337 sec, 0.000184/0.000184 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 4.2e-05/4.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000492/0.000492 sec, 8.7e-05/8.7e-05 sec, 7e-06/7e-06 sec, 0.000162/0.000162 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.095729/0 sec (0.002924/0.002924 sec, 0.000248/0.000248 sec, 0.000315/0.000315 sec, 0.000466/0.000466 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.005551/0.005551 sec, 0.000889/0.000889 sec, 0.000346/0.000346 sec, 0.001602/0.001602 sec, 0/0 sec, 0.010042/0.010042 sec, 0.010106/0.010106 sec, 0.009412/0.009412 sec, 0.01016/0.01016 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.011003/0.011003 sec, 0.010167/0.010167 sec, 0.012925/0.012925 sec, 0.009573/0.009573 sec, 0/0 sec )
[LOG] Total clause size reduction: 7035 --> 63 (1398 --> 9, 465 --> 0, 470 --> 0, 462 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2282 --> 21, 644 --> 2, 322 --> 0, 963 --> 5, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 18, 2 --> 2, 0 --> 0, 3 --> 3, 0 --> 0 )
[LOG] Average clause size reduction: 119.237 --> 1.0678 (349.5 --> 2.25, 232.5 --> 0, 235 --> 0, 231 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 285.25 --> 2.625, 214.667 --> 0.666667, 161 --> 0, 240.75 --> 1.25, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3 --> 2.57143, 1 --> 1, 0 --> 0, 1.5 --> 1.5, 0 --> 0 )
[LOG] Overall execution time: 0.364379 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 565 16 56 1 492
