//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_31 // -- Begin function triton_poi_fused_cat_31
                                        // @triton_poi_fused_cat_31
.visible .entry triton_poi_fused_cat_31(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_31_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_31_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_31_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_31_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_31_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_31_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_31_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_31_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_31_param_8,
	.param .u32 triton_poi_fused_cat_31_param_9
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<121>;
	.reg .b32 	%r<189>;
	.reg .f32 	%f<73>;
	.reg .b64 	%rd<230>;
	.loc	1 19 0                          // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:19:0

// %bb.0:
	ld.param.u64 	%rd73, [triton_poi_fused_cat_31_param_0];
	ld.param.u64 	%rd74, [triton_poi_fused_cat_31_param_1];
$L__tmp0:
	.loc	1 21 28                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:21:33
	shl.b32 	%r106, %r1, 10;
	ld.param.u64 	%rd75, [triton_poi_fused_cat_31_param_2];
	ld.param.u64 	%rd76, [triton_poi_fused_cat_31_param_3];
	.loc	1 22 36                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:22:36
	mov.u32 	%r107, %tid.x;
	shl.b32 	%r108, %r107, 2;
	ld.param.u64 	%rd77, [triton_poi_fused_cat_31_param_4];
	and.b32  	%r109, %r108, 508;
	ld.param.u64 	%rd78, [triton_poi_fused_cat_31_param_5];
	.loc	1 22 23                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:22:23
	or.b32  	%r110, %r106, %r109;
	ld.param.u64 	%rd79, [triton_poi_fused_cat_31_param_6];
	or.b32  	%r111, %r110, 2;
	ld.param.u64 	%rd80, [triton_poi_fused_cat_31_param_7];
	or.b32  	%r112, %r110, 512;
	ld.param.u64 	%rd81, [triton_poi_fused_cat_31_param_8];
	.loc	1 24 21                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:24:21
	shr.s32 	%r114, %r110, 31;
	shr.u32 	%r115, %r114, 20;
	add.s32 	%r116, %r110, %r115;
	shr.s32 	%r117, %r116, 12;
	shr.s32 	%r119, %r112, 31;
	shr.u32 	%r120, %r119, 20;
	add.s32 	%r121, %r112, %r120;
	shr.s32 	%r122, %r121, 12;
	.loc	1 24 29                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:24:29
	mul.hi.s32 	%r123, %r117, 715827883;
	shr.u32 	%r124, %r123, 31;
	shr.u32 	%r125, %r123, 2;
	add.s32 	%r126, %r125, %r124;
	mul.lo.s32 	%r127, %r126, 24;
	sub.s32 	%r128, %r117, %r127;
	mul.hi.s32 	%r129, %r122, 715827883;
	shr.u32 	%r130, %r129, 31;
	shr.u32 	%r131, %r129, 2;
	add.s32 	%r132, %r131, %r130;
	mul.lo.s32 	%r133, %r132, 24;
	sub.s32 	%r134, %r122, %r133;
	.loc	1 25 19                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:25:19
	mul.hi.s32 	%r135, %r110, 715827883;
	shr.u32 	%r136, %r135, 31;
	shr.s32 	%r137, %r135, 14;
	add.s32 	%r138, %r137, %r136;
	mul.hi.s32 	%r139, %r112, 715827883;
	shr.u32 	%r140, %r139, 31;
	shr.s32 	%r141, %r139, 14;
	add.s32 	%r142, %r141, %r140;
	.loc	1 26 19                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:26:19
	and.b32  	%r143, %r116, -4096;
	sub.s32 	%r144, %r110, %r143;
	and.b32  	%r145, %r121, -4096;
	sub.s32 	%r146, %r112, %r145;
	.loc	1 27 21                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:27:21
	shr.u32 	%r147, %r114, 26;
	add.s32 	%r148, %r110, %r147;
	shr.s32 	%r149, %r148, 6;
	bfe.s32 	%r150, %r1, 21, 1;
	.loc	1 28 19                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:28:19
	shr.u32 	%r151, %r150, 26;
	.loc	1 27 21                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:27:21
	add.s32 	%r152, %r112, %r151;
	shr.s32 	%r153, %r152, 6;
	.loc	1 27 27                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:27:27
	shr.u32 	%r154, %r149, 26;
	add.s32 	%r155, %r149, %r154;
	and.b32  	%r156, %r155, -64;
	sub.s32 	%r157, %r149, %r156;
	shr.u32 	%r158, %r153, 26;
	add.s32 	%r159, %r153, %r158;
	and.b32  	%r160, %r159, -64;
	sub.s32 	%r161, %r153, %r160;
	.loc	1 28 19                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:28:19
	and.b32  	%r162, %r148, -64;
	sub.s32 	%r163, %r110, %r162;
	add.s32 	%r164, %r111, %r151;
	and.b32  	%r165, %r164, -64;
	sub.s32 	%r166, %r111, %r165;
	.loc	1 34 18                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:34:18
	setp.lt.s32 	%p1, %r128, 12;
	setp.lt.s32 	%p6, %r134, 12;
	.loc	1 35 35                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:35:35
	mul.lo.s32 	%r167, %r138, 98304;
	sub.s32 	%r168, %r110, %r167;
	mul.lo.s32 	%r169, %r142, 98304;
	sub.s32 	%r170, %r112, %r169;
	.loc	1 35 53                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:35:53
	mul.lo.s32 	%r171, %r138, 49152;
	mul.lo.s32 	%r172, %r142, 49152;
	.loc	1 35 47                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:35:47
	add.s32 	%r173, %r171, %r168;
	add.s32 	%r174, %r172, %r170;
	.loc	1 35 30                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:35:30
	mul.wide.s32 	%rd82, %r173, 4;
	add.s64 	%rd1, %rd73, %rd82;
	mul.wide.s32 	%rd83, %r174, 4;
	add.s64 	%rd2, %rd73, %rd83;
	mov.b32 	%r6, 0;
	.loc	1 35 58                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:35:58
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r6;
	@!%p1 mov.u32 %r3, %r6;
	@!%p1 mov.u32 %r4, %r6;
	@!%p1 mov.u32 %r5, %r6;
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p6 ld.global.v4.b32 { %r10, %r11, %r12, %r13 }, [ %rd2 + 0 ];
	@!%p6 mov.u32 %r10, %r6;
	@!%p6 mov.u32 %r11, %r6;
	@!%p6 mov.u32 %r12, %r6;
	@!%p6 mov.u32 %r13, %r6;
	// end inline asm
	mov.b32 	%f5, %r10;
	mov.b32 	%f6, %r11;
	mov.b32 	%f7, %r12;
	mov.b32 	%f8, %r13;
	.loc	1 36 30                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:36:30
	mul.wide.s32 	%rd84, %r157, 8;
	add.s64 	%rd4, %rd74, %rd84;
	mul.wide.s32 	%rd85, %r161, 8;
	add.s64 	%rd12, %rd74, %rd85;
	.loc	1 36 35                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:36:35
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd4 + 0 ];
	@!%p1 mov.u64 %rd3, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd4 + 0 ];
	@!%p1 mov.u64 %rd5, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd4 + 0 ];
	@!%p1 mov.u64 %rd7, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd4 + 0 ];
	@!%p1 mov.u64 %rd9, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p6 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd12 + 0 ];
	@!%p6 mov.u64 %rd11, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd13, 0x0;
	@%p6 ld.global.L1::evict_last.b64 { %rd13 }, [ %rd12 + 0 ];
	@!%p6 mov.u64 %rd13, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd15, 0x0;
	@%p6 ld.global.L1::evict_last.b64 { %rd15 }, [ %rd12 + 0 ];
	@!%p6 mov.u64 %rd15, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd17, 0x0;
	@%p6 ld.global.L1::evict_last.b64 { %rd17 }, [ %rd12 + 0 ];
	@!%p6 mov.u64 %rd17, 0x0;
	// end inline asm
	.loc	1 40 33                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:40:33
	shr.u64 	%rd86, %rd3, 58;
	and.b64  	%rd87, %rd86, 32;
	add.s64 	%rd88, %rd87, %rd3;
	shr.u64 	%rd89, %rd11, 58;
	and.b64  	%rd90, %rd89, 32;
	add.s64 	%rd91, %rd90, %rd11;
	.loc	1 41 31                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:41:31
	mul.wide.s32 	%rd92, %r163, 8;
	add.s64 	%rd21, %rd75, %rd92;
	mul.wide.s32 	%rd93, %r166, 8;
	add.s64 	%rd24, %rd75, %rd93;
	.loc	1 41 36                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:41:36
	// begin inline asm
	mov.u64 %rd19, 0x0;
	mov.u64 %rd20, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd19, %rd20 }, [ %rd21 + 0 ];
	@!%p1 mov.u64 %rd19, 0x0;
	@!%p1 mov.u64 %rd20, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd22, 0x0;
	mov.u64 %rd23, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd22, %rd23 }, [ %rd24 + 0 ];
	@!%p1 mov.u64 %rd22, 0x0;
	@!%p1 mov.u64 %rd23, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd25, 0x0;
	mov.u64 %rd26, 0x0;
	@%p6 ld.global.L1::evict_last.v2.b64 { %rd25, %rd26 }, [ %rd21 + 0 ];
	@!%p6 mov.u64 %rd25, 0x0;
	@!%p6 mov.u64 %rd26, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd28, 0x0;
	mov.u64 %rd29, 0x0;
	@%p6 ld.global.L1::evict_last.v2.b64 { %rd28, %rd29 }, [ %rd24 + 0 ];
	@!%p6 mov.u64 %rd28, 0x0;
	@!%p6 mov.u64 %rd29, 0x0;
	// end inline asm
	.loc	1 45 56                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:45:56
	shl.b32 	%r175, %r128, 10;
	shl.b32 	%r176, %r134, 10;
	.loc	1 45 68                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:45:68
	mul.lo.s32 	%r177, %r138, 12288;
	mul.lo.s32 	%r178, %r142, 12288;
	.loc	1 45 31                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:45:31
	shl.b64 	%rd94, %rd19, 2;
	add.s64 	%rd95, %rd76, %rd94;
	shr.u64 	%rd96, %rd19, 56;
	and.b64  	%rd97, %rd96, 128;
	add.s64 	%rd98, %rd95, %rd97;
	shl.b64 	%rd99, %rd88, 7;
	add.s64 	%rd100, %rd98, %rd99;
	mul.wide.s32 	%rd101, %r175, 4;
	add.s64 	%rd102, %rd100, %rd101;
	mul.wide.s32 	%rd103, %r177, 4;
	add.s64 	%rd31, %rd102, %rd103;
	shl.b64 	%rd104, %rd20, 2;
	add.s64 	%rd105, %rd76, %rd104;
	shr.u64 	%rd106, %rd20, 56;
	and.b64  	%rd107, %rd106, 128;
	add.s64 	%rd108, %rd105, %rd107;
	add.s64 	%rd109, %rd108, %rd99;
	add.s64 	%rd110, %rd109, %rd101;
	add.s64 	%rd32, %rd110, %rd103;
	shl.b64 	%rd111, %rd22, 2;
	add.s64 	%rd112, %rd76, %rd111;
	shr.u64 	%rd113, %rd22, 56;
	and.b64  	%rd114, %rd113, 128;
	add.s64 	%rd115, %rd112, %rd114;
	add.s64 	%rd116, %rd115, %rd99;
	add.s64 	%rd117, %rd116, %rd101;
	add.s64 	%rd33, %rd117, %rd103;
	shl.b64 	%rd118, %rd23, 2;
	add.s64 	%rd119, %rd76, %rd118;
	shr.u64 	%rd120, %rd23, 56;
	and.b64  	%rd121, %rd120, 128;
	add.s64 	%rd122, %rd119, %rd121;
	add.s64 	%rd123, %rd122, %rd99;
	add.s64 	%rd124, %rd123, %rd101;
	add.s64 	%rd34, %rd124, %rd103;
	shl.b64 	%rd125, %rd25, 2;
	add.s64 	%rd126, %rd76, %rd125;
	shr.u64 	%rd127, %rd25, 56;
	and.b64  	%rd128, %rd127, 128;
	add.s64 	%rd129, %rd126, %rd128;
	shl.b64 	%rd130, %rd91, 7;
	add.s64 	%rd131, %rd129, %rd130;
	mul.wide.s32 	%rd132, %r176, 4;
	add.s64 	%rd133, %rd131, %rd132;
	mul.wide.s32 	%rd134, %r178, 4;
	add.s64 	%rd35, %rd133, %rd134;
	shl.b64 	%rd135, %rd26, 2;
	add.s64 	%rd136, %rd76, %rd135;
	shr.u64 	%rd137, %rd26, 56;
	and.b64  	%rd138, %rd137, 128;
	add.s64 	%rd139, %rd136, %rd138;
	add.s64 	%rd140, %rd139, %rd130;
	add.s64 	%rd141, %rd140, %rd132;
	add.s64 	%rd36, %rd141, %rd134;
	shl.b64 	%rd142, %rd28, 2;
	add.s64 	%rd143, %rd76, %rd142;
	shr.u64 	%rd144, %rd28, 56;
	and.b64  	%rd145, %rd144, 128;
	add.s64 	%rd146, %rd143, %rd145;
	add.s64 	%rd147, %rd146, %rd130;
	add.s64 	%rd148, %rd147, %rd132;
	add.s64 	%rd37, %rd148, %rd134;
	shl.b64 	%rd149, %rd29, 2;
	add.s64 	%rd150, %rd76, %rd149;
	shr.u64 	%rd151, %rd29, 56;
	and.b64  	%rd152, %rd151, 128;
	add.s64 	%rd153, %rd150, %rd152;
	add.s64 	%rd154, %rd153, %rd130;
	add.s64 	%rd155, %rd154, %rd132;
	add.s64 	%rd38, %rd155, %rd134;
	.loc	1 45 73                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:45:73
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd31 + 0 ];
	@!%p1 mov.u32 %r18, %r6;
	// end inline asm
	mov.b32 	%f9, %r18;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd32 + 0 ];
	@!%p1 mov.u32 %r20, %r6;
	// end inline asm
	mov.b32 	%f10, %r20;
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd33 + 0 ];
	@!%p1 mov.u32 %r22, %r6;
	// end inline asm
	mov.b32 	%f11, %r22;
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd34 + 0 ];
	@!%p1 mov.u32 %r24, %r6;
	// end inline asm
	mov.b32 	%f12, %r24;
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r26 }, [ %rd35 + 0 ];
	@!%p6 mov.u32 %r26, %r6;
	// end inline asm
	mov.b32 	%f13, %r26;
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r28 }, [ %rd36 + 0 ];
	@!%p6 mov.u32 %r28, %r6;
	// end inline asm
	mov.b32 	%f14, %r28;
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r30 }, [ %rd37 + 0 ];
	@!%p6 mov.u32 %r30, %r6;
	// end inline asm
	mov.b32 	%f15, %r30;
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r32 }, [ %rd38 + 0 ];
	@!%p6 mov.u32 %r32, %r6;
	// end inline asm
	mov.b32 	%f16, %r32;
	.loc	1 46 31                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:46:31
	add.s64 	%rd41, %rd77, %rd92;
	add.s64 	%rd44, %rd77, %rd93;
	.loc	1 46 36                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:46:36
	// begin inline asm
	mov.u64 %rd39, 0x0;
	mov.u64 %rd40, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd39, %rd40 }, [ %rd41 + 0 ];
	@!%p1 mov.u64 %rd39, 0x0;
	@!%p1 mov.u64 %rd40, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd42, 0x0;
	mov.u64 %rd43, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd42, %rd43 }, [ %rd44 + 0 ];
	@!%p1 mov.u64 %rd42, 0x0;
	@!%p1 mov.u64 %rd43, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd45, 0x0;
	mov.u64 %rd46, 0x0;
	@%p6 ld.global.L1::evict_last.v2.b64 { %rd45, %rd46 }, [ %rd41 + 0 ];
	@!%p6 mov.u64 %rd45, 0x0;
	@!%p6 mov.u64 %rd46, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd48, 0x0;
	mov.u64 %rd49, 0x0;
	@%p6 ld.global.L1::evict_last.v2.b64 { %rd48, %rd49 }, [ %rd44 + 0 ];
	@!%p6 mov.u64 %rd48, 0x0;
	@!%p6 mov.u64 %rd49, 0x0;
	// end inline asm
	.loc	1 50 31                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:50:31
	shl.b64 	%rd156, %rd39, 2;
	add.s64 	%rd157, %rd76, %rd156;
	shr.u64 	%rd158, %rd39, 56;
	and.b64  	%rd159, %rd158, 128;
	add.s64 	%rd160, %rd157, %rd159;
	add.s64 	%rd161, %rd160, %rd99;
	add.s64 	%rd162, %rd161, %rd101;
	add.s64 	%rd51, %rd162, %rd103;
	shl.b64 	%rd163, %rd40, 2;
	add.s64 	%rd164, %rd76, %rd163;
	shr.u64 	%rd165, %rd40, 56;
	and.b64  	%rd166, %rd165, 128;
	add.s64 	%rd167, %rd164, %rd166;
	add.s64 	%rd168, %rd167, %rd99;
	add.s64 	%rd169, %rd168, %rd101;
	add.s64 	%rd52, %rd169, %rd103;
	shl.b64 	%rd170, %rd42, 2;
	add.s64 	%rd171, %rd76, %rd170;
	shr.u64 	%rd172, %rd42, 56;
	and.b64  	%rd173, %rd172, 128;
	add.s64 	%rd174, %rd171, %rd173;
	add.s64 	%rd175, %rd174, %rd99;
	add.s64 	%rd176, %rd175, %rd101;
	add.s64 	%rd53, %rd176, %rd103;
	shl.b64 	%rd177, %rd43, 2;
	add.s64 	%rd178, %rd76, %rd177;
	shr.u64 	%rd179, %rd43, 56;
	and.b64  	%rd180, %rd179, 128;
	add.s64 	%rd181, %rd178, %rd180;
	add.s64 	%rd182, %rd181, %rd99;
	add.s64 	%rd183, %rd182, %rd101;
	add.s64 	%rd54, %rd183, %rd103;
	shl.b64 	%rd184, %rd45, 2;
	add.s64 	%rd185, %rd76, %rd184;
	shr.u64 	%rd186, %rd45, 56;
	and.b64  	%rd187, %rd186, 128;
	add.s64 	%rd188, %rd185, %rd187;
	add.s64 	%rd189, %rd188, %rd130;
	add.s64 	%rd190, %rd189, %rd132;
	add.s64 	%rd55, %rd190, %rd134;
	shl.b64 	%rd191, %rd46, 2;
	add.s64 	%rd192, %rd76, %rd191;
	shr.u64 	%rd193, %rd46, 56;
	and.b64  	%rd194, %rd193, 128;
	add.s64 	%rd195, %rd192, %rd194;
	add.s64 	%rd196, %rd195, %rd130;
	add.s64 	%rd197, %rd196, %rd132;
	add.s64 	%rd56, %rd197, %rd134;
	shl.b64 	%rd198, %rd48, 2;
	add.s64 	%rd199, %rd76, %rd198;
	shr.u64 	%rd200, %rd48, 56;
	and.b64  	%rd201, %rd200, 128;
	add.s64 	%rd202, %rd199, %rd201;
	add.s64 	%rd203, %rd202, %rd130;
	add.s64 	%rd204, %rd203, %rd132;
	add.s64 	%rd57, %rd204, %rd134;
	shl.b64 	%rd205, %rd49, 2;
	add.s64 	%rd206, %rd76, %rd205;
	shr.u64 	%rd207, %rd49, 56;
	and.b64  	%rd208, %rd207, 128;
	add.s64 	%rd209, %rd206, %rd208;
	add.s64 	%rd210, %rd209, %rd130;
	add.s64 	%rd211, %rd210, %rd132;
	add.s64 	%rd58, %rd211, %rd134;
	.loc	1 50 73                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:50:73
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r34 }, [ %rd51 + 0 ];
	@!%p1 mov.u32 %r34, %r6;
	// end inline asm
	mov.b32 	%f17, %r34;
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r36 }, [ %rd52 + 0 ];
	@!%p1 mov.u32 %r36, %r6;
	// end inline asm
	mov.b32 	%f18, %r36;
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r38 }, [ %rd53 + 0 ];
	@!%p1 mov.u32 %r38, %r6;
	// end inline asm
	mov.b32 	%f19, %r38;
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r40 }, [ %rd54 + 0 ];
	@!%p1 mov.u32 %r40, %r6;
	// end inline asm
	mov.b32 	%f20, %r40;
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r42 }, [ %rd55 + 0 ];
	@!%p6 mov.u32 %r42, %r6;
	// end inline asm
	mov.b32 	%f21, %r42;
	// begin inline asm
	mov.u32 %r44, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r44 }, [ %rd56 + 0 ];
	@!%p6 mov.u32 %r44, %r6;
	// end inline asm
	mov.b32 	%f22, %r44;
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r46 }, [ %rd57 + 0 ];
	@!%p6 mov.u32 %r46, %r6;
	// end inline asm
	mov.b32 	%f23, %r46;
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r48 }, [ %rd58 + 0 ];
	@!%p6 mov.u32 %r48, %r6;
	// end inline asm
	mov.b32 	%f24, %r48;
	.loc	1 51 20                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:51:20
	sub.f32 	%f25, %f17, %f9;
	sub.f32 	%f26, %f18, %f10;
	sub.f32 	%f27, %f19, %f11;
	sub.f32 	%f28, %f20, %f12;
	sub.f32 	%f29, %f21, %f13;
	sub.f32 	%f30, %f22, %f14;
	sub.f32 	%f31, %f23, %f15;
	sub.f32 	%f32, %f24, %f16;
	.loc	1 52 31                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:52:31
	mul.wide.s32 	%rd212, %r163, 4;
	add.s64 	%rd59, %rd78, %rd212;
	.loc	1 52 36                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:52:36
	// begin inline asm
	mov.u32 %r50, 0x0;
	mov.u32 %r51, 0x0;
	mov.u32 %r52, 0x0;
	mov.u32 %r53, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r50, %r51, %r52, %r53 }, [ %rd59 + 0 ];
	@!%p1 mov.u32 %r50, %r6;
	@!%p1 mov.u32 %r51, %r6;
	@!%p1 mov.u32 %r52, %r6;
	@!%p1 mov.u32 %r53, %r6;
	// end inline asm
	mov.b32 	%f33, %r50;
	mov.b32 	%f34, %r51;
	mov.b32 	%f35, %r52;
	mov.b32 	%f36, %r53;
	// begin inline asm
	mov.u32 %r58, 0x0;
	mov.u32 %r59, 0x0;
	mov.u32 %r60, 0x0;
	mov.u32 %r61, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r58, %r59, %r60, %r61 }, [ %rd59 + 0 ];
	@!%p6 mov.u32 %r58, %r6;
	@!%p6 mov.u32 %r59, %r6;
	@!%p6 mov.u32 %r60, %r6;
	@!%p6 mov.u32 %r61, %r6;
	// end inline asm
	mov.b32 	%f37, %r58;
	mov.b32 	%f38, %r59;
	mov.b32 	%f39, %r60;
	mov.b32 	%f40, %r61;
	.loc	1 54 20                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:54:20
	fma.rn.f32 	%f41, %f25, %f33, %f9;
	fma.rn.f32 	%f42, %f26, %f34, %f10;
	fma.rn.f32 	%f43, %f27, %f35, %f11;
	fma.rn.f32 	%f44, %f28, %f36, %f12;
	fma.rn.f32 	%f45, %f29, %f37, %f13;
	fma.rn.f32 	%f46, %f30, %f38, %f14;
	fma.rn.f32 	%f47, %f31, %f39, %f15;
	fma.rn.f32 	%f48, %f32, %f40, %f16;
	.loc	1 55 20                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:55:20
	sub.f32 	%f49, %f41, %f1;
	sub.f32 	%f50, %f42, %f2;
	sub.f32 	%f51, %f43, %f3;
	sub.f32 	%f52, %f44, %f4;
	sub.f32 	%f53, %f45, %f5;
	sub.f32 	%f54, %f46, %f6;
	sub.f32 	%f55, %f47, %f7;
	sub.f32 	%f56, %f48, %f8;
	.loc	1 56 31                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:56:31
	mul.wide.s32 	%rd213, %r157, 4;
	add.s64 	%rd61, %rd79, %rd213;
	mul.wide.s32 	%rd214, %r161, 4;
	add.s64 	%rd65, %rd79, %rd214;
	.loc	1 56 36                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:56:36
	// begin inline asm
	mov.u32 %r66, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r66 }, [ %rd61 + 0 ];
	@!%p1 mov.u32 %r66, %r6;
	// end inline asm
	mov.b32 	%f57, %r66;
	// begin inline asm
	mov.u32 %r68, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r68 }, [ %rd61 + 0 ];
	@!%p1 mov.u32 %r68, %r6;
	// end inline asm
	mov.b32 	%f58, %r68;
	// begin inline asm
	mov.u32 %r70, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r70 }, [ %rd61 + 0 ];
	@!%p1 mov.u32 %r70, %r6;
	// end inline asm
	mov.b32 	%f59, %r70;
	// begin inline asm
	mov.u32 %r72, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r72 }, [ %rd61 + 0 ];
	@!%p1 mov.u32 %r72, %r6;
	// end inline asm
	mov.b32 	%f60, %r72;
	// begin inline asm
	mov.u32 %r74, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r74 }, [ %rd65 + 0 ];
	@!%p6 mov.u32 %r74, %r6;
	// end inline asm
	mov.b32 	%f61, %r74;
	// begin inline asm
	mov.u32 %r76, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r76 }, [ %rd65 + 0 ];
	@!%p6 mov.u32 %r76, %r6;
	// end inline asm
	mov.b32 	%f62, %r76;
	// begin inline asm
	mov.u32 %r78, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r78 }, [ %rd65 + 0 ];
	@!%p6 mov.u32 %r78, %r6;
	// end inline asm
	mov.b32 	%f63, %r78;
	// begin inline asm
	mov.u32 %r80, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r80 }, [ %rd65 + 0 ];
	@!%p6 mov.u32 %r80, %r6;
	// end inline asm
	mov.b32 	%f64, %r80;
	.loc	1 58 19                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:58:19
	fma.rn.f32 	%f65, %f49, %f57, %f1;
	fma.rn.f32 	%f66, %f50, %f58, %f2;
	fma.rn.f32 	%f67, %f51, %f59, %f3;
	fma.rn.f32 	%f68, %f52, %f60, %f4;
	fma.rn.f32 	%f69, %f53, %f61, %f5;
	fma.rn.f32 	%f70, %f54, %f62, %f6;
	fma.rn.f32 	%f71, %f55, %f63, %f7;
	fma.rn.f32 	%f72, %f56, %f64, %f8;
	.loc	1 61 20                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:61:20
	setp.gt.s32 	%p109, %r128, 11;
	setp.gt.s32 	%p114, %r134, 11;
	.loc	1 64 42                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:64:42
	shl.b32 	%r179, %r128, 12;
	shl.b32 	%r180, %r134, 12;
	.loc	1 64 31                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:64:31
	cvt.s64.s32 	%rd215, %r179;
	cvt.s64.s32 	%rd216, %r171;
	cvt.s64.s32 	%rd217, %r144;
	add.s64 	%rd218, %rd217, %rd216;
	add.s64 	%rd219, %rd218, %rd215;
	shl.b64 	%rd220, %rd219, 2;
	add.s64 	%rd221, %rd80, %rd220;
	add.s64 	%rd69, %rd221, -196608;
	cvt.s64.s32 	%rd222, %r180;
	cvt.s64.s32 	%rd223, %r172;
	cvt.s64.s32 	%rd224, %r146;
	add.s64 	%rd225, %rd224, %rd223;
	add.s64 	%rd226, %rd225, %rd222;
	shl.b64 	%rd227, %rd226, 2;
	add.s64 	%rd228, %rd80, %rd227;
	add.s64 	%rd70, %rd228, -196608;
	.loc	1 64 67                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:64:67
	// begin inline asm
	mov.u32 %r82, 0x0;
	mov.u32 %r83, 0x0;
	mov.u32 %r84, 0x0;
	mov.u32 %r85, 0x0;
	@%p109 ld.global.v4.b32 { %r82, %r83, %r84, %r85 }, [ %rd69 + 0 ];
	@!%p109 mov.u32 %r82, %r6;
	@!%p109 mov.u32 %r83, %r6;
	@!%p109 mov.u32 %r84, %r6;
	@!%p109 mov.u32 %r85, %r6;
	// end inline asm
	// begin inline asm
	mov.u32 %r90, 0x0;
	mov.u32 %r91, 0x0;
	mov.u32 %r92, 0x0;
	mov.u32 %r93, 0x0;
	@%p114 ld.global.v4.b32 { %r90, %r91, %r92, %r93 }, [ %rd70 + 0 ];
	@!%p114 mov.u32 %r90, %r6;
	@!%p114 mov.u32 %r91, %r6;
	@!%p114 mov.u32 %r92, %r6;
	@!%p114 mov.u32 %r93, %r6;
	// end inline asm
	.loc	1 66 25                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:66:25
	mul.wide.s32 	%rd229, %r110, 4;
	add.s64 	%rd71, %rd81, %rd229;
	add.s64 	%rd72, %rd71, 2048;
	.loc	1 66 37                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:66:37
	mov.b32 	%r181, %f65;
	.loc	1 0 0                           // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:0:0
	selp.b32 	%r98, %r181, %r82, %p1;
	.loc	1 66 37                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:66:37
	mov.b32 	%r182, %f66;
	.loc	1 0 0                           // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:0:0
	selp.b32 	%r99, %r182, %r83, %p1;
	.loc	1 66 37                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:66:37
	mov.b32 	%r183, %f67;
	.loc	1 0 0                           // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:0:0
	selp.b32 	%r100, %r183, %r84, %p1;
	.loc	1 66 37                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:66:37
	mov.b32 	%r184, %f68;
	.loc	1 0 0                           // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:0:0
	selp.b32 	%r101, %r184, %r85, %p1;
	mov.pred 	%p119, -1;
	.loc	1 66 37                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:66:37
	// begin inline asm
	@%p119 st.global.v4.b32 [ %rd71 + 0 ], { %r98, %r99, %r100, %r101 };
	// end inline asm
	mov.b32 	%r185, %f69;
	.loc	1 0 0                           // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:0:0
	selp.b32 	%r102, %r185, %r90, %p6;
	.loc	1 66 37                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:66:37
	mov.b32 	%r186, %f70;
	.loc	1 0 0                           // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:0:0
	selp.b32 	%r103, %r186, %r91, %p6;
	.loc	1 66 37                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:66:37
	mov.b32 	%r187, %f71;
	.loc	1 0 0                           // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:0:0
	selp.b32 	%r104, %r187, %r92, %p6;
	.loc	1 66 37                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:66:37
	mov.b32 	%r188, %f72;
	.loc	1 0 0                           // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:0:0
	selp.b32 	%r105, %r188, %r93, %p6;
	.loc	1 66 37                         // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:66:37
	// begin inline asm
	@%p119 st.global.v4.b32 [ %rd72 + 0 ], { %r102, %r103, %r104, %r105 };
	// end inline asm
	.loc	1 66 4                          // czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py:66:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/zl/czl5l7xngs7q7jn42nddzxrfje3j6r4cd7ngwa4ktqlyju773ibg.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 122
.b8 108
.b8 53
.b8 108
.b8 55
.b8 120
.b8 110
.b8 103
.b8 115
.b8 55
.b8 113
.b8 55
.b8 106
.b8 110
.b8 52
.b8 50
.b8 110
.b8 100
.b8 100
.b8 122
.b8 120
.b8 114
.b8 102
.b8 106
.b8 101
.b8 51
.b8 106
.b8 54
.b8 114
.b8 52
.b8 99
.b8 100
.b8 55
.b8 110
.b8 103
.b8 119
.b8 97
.b8 52
.b8 107
.b8 116
.b8 113
.b8 108
.b8 121
.b8 106
.b8 117
.b8 55
.b8 55
.b8 51
.b8 105
.b8 98
.b8 103
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 122
.b8 108
.b8 0
	}
	.section	.debug_macinfo	{	}
