/* Copyright (c) 2002-2008 Broadcom Corporation 
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
*/
/* 
 * WARNING: THIS FILE IS AUTOMATICALLY GENERATED BY SCRIPT,
 * DON'T MODIFY IT DIRECTLY,UNLESS YOU KNOW WHAT YOU ARE DOING!
  * Generated on : 9/12/2008-15:42:26
 */

#include <linux/stat.h>
#include "unimac_proc.h"

umacProcEntry umac_proc_entries[235] = {
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000004, 0x00000000, 0x00000001, "uniMacRegs/hdBkpCtrl/HD_FC_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000004, 0x00000001, 0x00000001, "uniMacRegs/hdBkpCtrl/HD_FC_BKOFF_OK" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000004, 0x00000002, 0x00000000, "uniMacRegs/hdBkpCtrl/IPG_CONFIG_RX" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000000, 0x00000001, "uniMacRegs/cmd/CMD_TX_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000001, 0x00000001, "uniMacRegs/cmd/CMD_RX_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000002, 0x00000003, "uniMacRegs/cmd/CMD_SPEED" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000004, 0x00000001, "uniMacRegs/cmd/CMD_PROMISC" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000005, 0x00000001, "uniMacRegs/cmd/CMD_PAD_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000006, 0x00000001, "uniMacRegs/cmd/CMD_CRC_FWD" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000007, 0x00000001, "uniMacRegs/cmd/CMD_PAUSE_FWD" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000008, 0x00000001, "uniMacRegs/cmd/CMD_RX_PAUSE_IGNORE" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000009, 0x00000001, "uniMacRegs/cmd/CMD_TX_ADDR_INS" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x0000000a, 0x00000001, "uniMacRegs/cmd/CMD_HD_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x0000000d, 0x00000001, "uniMacRegs/cmd/CMD_SW_RESET" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x0000000f, 0x00000001, "uniMacRegs/cmd/CMD_LCL_LOOP_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000016, 0x00000001, "uniMacRegs/cmd/CMD_AUTO_CONFIG" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000017, 0x00000001, "uniMacRegs/cmd/CMD_CNTL_FRM_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000018, 0x00000001, "uniMacRegs/cmd/CMD_NO_LEN_CHK" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000019, 0x00000001, "uniMacRegs/cmd/CMD_RMT_LOOP_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x0000001b, 0x00000001, "uniMacRegs/cmd/CMD_PRBL_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x0000001c, 0x00000001, "uniMacRegs/cmd/CMD_TX_PAUSE_IGNORE" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x0000001d, 0x00000001, "uniMacRegs/cmd/CMD_TX_RX_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x0000001e, 0x00000001, "uniMacRegs/cmd/CMD_RUNT_FILTER_DIS" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x0000000c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/mac_0" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000010, 0x00000000, 0xFFFFFFFF, "uniMacRegs/mac_1" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000014, 0x00000000, 0xFFFFFFFF, "uniMacRegs/max_frame_len" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000018, 0x00000000, 0xFFFFFFFF, "uniMacRegs/pause_quant" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000044, 0x00000000, 0xFFFFFFFF, "uniMacRegs/sdf_offset" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000048, 0x00000000, 0x00000001, "uniMacRegs/mode/MODE_HD" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000048, 0x00000003, 0x00000001, "uniMacRegs/mode/MODE_RX_PAUSE_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000048, 0x00000004, 0x00000001, "uniMacRegs/mode/MODE_TX_PAUSE_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x0000004c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/frm_tag0" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000050, 0x00000000, 0xFFFFFFFF, "uniMacRegs/frm_tab1" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000054, 0x00000000, 0xFFFFFFFF, "uniMacRegs/tx_ipg_len" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x0000030c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/macsec_tx_crc" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000310, 0x00000000, 0x00000001, "uniMacRegs/macsec_ctrl/TX_LANUCH_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000310, 0x00000004, 0x00000001, "uniMacRegs/macsec_ctrl/TX_CRC_CORRUPT_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000310, 0x00000005, 0x00000001, "uniMacRegs/macsec_ctrl/TX_CRC_PROGRAM" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000310, 0x00000011, 0x00000001, "uniMacRegs/macsec_ctrl/PAUSE_CTRL_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000314, 0x00000000, 0x00000001, "uniMacRegs/ts_status/TX_TS_FIFO_FULL" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000314, 0x00000001, 0x00000001, "uniMacRegs/ts_status/TX_TS_FIFO_EMPTY" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000318, 0x00000000, 0xFFFFFFFF, "uniMacRegs/ts_data" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000330, 0x00000000, 0xFFFFFFFF, "uniMacRegs/pause_ctrl" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000334, 0x00000000, 0xFFFFFFFF, "uniMacRegs/tx_flush" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000338, 0x00000000, 0xFFFFFFFF, "uniMacRegs/rxfifo_status" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x0000033c, 0x00000001, 0x00000001, "uniMacRegs/txfifo_status/TX_FIFO_OVERRUN" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x0000033c, 0x00000000, 0x00000001, "uniMacRegs/txfifo_status/TX_FIFO_UNDERRUN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000340, 0x00000000, 0x00000001, "uniMacRegs/ppp_ctrl/PPP_EN_TX" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000340, 0x00000001, 0x00000001, "uniMacRegs/ppp_ctrl/PPP_EN_RX" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000340, 0x00000002, 0x00000001, "uniMacRegs/ppp_ctrl/PPP_FORCE_XON" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000344, 0x00000000, 0x00000001, "uniMacRegs/ppp_refresh_ctrl/PPP_REFRESH_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000348, 0x00000000, 0xFFFFFFFF, "uniMacRegs/tx_pause_prb[4]" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x0000034c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/rx_pause_prb[4]" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000350, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/PktCounterSize/cnt_64" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000354, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/PktCounterSize/cnt_127" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000358, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/PktCounterSize/cnt_255" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x0000035c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/PktCounterSize/cnt_511" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000360, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/PktCounterSize/cnt_1023" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000364, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/PktCounterSize/cnt_1518" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000368, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/PktCounterSize/cnt_mgv" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x0000036c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/PktCounterSize/cnt_2047" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000370, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/PktCounterSize/cnt_4095" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000374, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/PktCounterSize/cnt_9216" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000378, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_pkt" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x0000037c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_bytes" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000380, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_mca" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000384, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_bca" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000388, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_fcs" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x0000038c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_cf" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000390, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_pf" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000394, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_uo" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000398, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_aln" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x0000039c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_flr" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003a0, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_cde" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003a4, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_fcr" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003a8, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_ovr" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003ac, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_jbr" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003b0, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_mtue" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003b4, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_pok" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003b8, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_uc" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003bc, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rx_ppp" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003c0, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacRSV/rcrc" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003d4, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/PktCounterSize/cnt_64" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003d8, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/PktCounterSize/cnt_127" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003dc, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/PktCounterSize/cnt_255" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003e0, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/PktCounterSize/cnt_511" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003e4, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/PktCounterSize/cnt_1023" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003e8, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/PktCounterSize/cnt_1518" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003ec, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/PktCounterSize/cnt_mgv" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003f0, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/PktCounterSize/cnt_2047" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003f4, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/PktCounterSize/cnt_4095" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003f8, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/PktCounterSize/cnt_9216" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000003fc, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_pkt" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000400, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_mca" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000404, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_bca" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000408, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_pf" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x0000040c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_cf" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000410, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_fcs" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000414, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_ovr" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000418, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_drf" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x0000041c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_edf" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000420, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_scl" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000424, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_mcl" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000428, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_lcl" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x0000042c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_ecl" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000430, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_frg" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000434, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_ncl" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000438, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_jbr" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x0000043c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_bytes" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000440, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_pok" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000444, 0x00000000, 0xFFFFFFFF, "uniMacRegs/UniMacTSV/tx_uc" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x000004dc, 0x00000000, 0x00000001, "uniMacRegs/mib_ctrl/MIB_RESET_RX" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x000004dc, 0x00000001, 0x00000001, "uniMacRegs/mib_ctrl/MIB_RESET_RUNT" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x000004dc, 0x00000002, 0x00000001, "uniMacRegs/mib_ctrl/MIB_RESET_TX" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000560, 0x00000000, 0xFFFFFFFF, "uniMacRegs/pkpu_ctrl" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000564, 0x00000000, 0xFFFFFFFF, "uniMacRegs/mac_rxerr_mask" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000568, 0x00000000, 0xFFFFFFFF, "uniMacRegs/max_pkt_size" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x0000056c, 0x00000000, 0xFFFFFFFF, "uniMacRegs/ppp_extern_ctrl" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000570, 0x00000000, 0xFFFFFFFF, "uniMacRegs/ppp_status" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x00000574, 0x00000000, 0xFFFFFFFF, "uniMacRegs/mdio_cmd" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000578, 0x00000000, 0xFFFFFFFF, "uniMacRegs/mdio_cfg" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000580, 0x00000000, 0x00000001, "uniMacRegs/mpd_ctrl/MPD_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000580, 0x0000001b, 0x00000001, "uniMacRegs/mpd_ctrl/MPD_PW_EN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000580, 0x00000010, 0x00000000, "uniMacRegs/mpd_ctrl/MPD_MSEQ_LEN" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000584, 0x00000000, 0xFFFFFFFF, "uniMacRegs/mpd_pw_ms" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000588, 0x00000000, 0xFFFFFFFF, "uniMacRegs/mpd_pw_ls" },
	{0, 0, PROC_GROUP_UMAC, S_IWUSR|S_IWGRP|S_IWOTH, 0x000005a4, 0x00000000, 0xFFFFFFFF, "uniMacRegs/mdf_ctrl" },
	{0, 0, PROC_GROUP_UMAC, S_IRUSR|S_IRGRP|S_IROTH, 0x000005a8, 0x00000000, 0xFFFFFFFF, "uniMacRegs/mdf_addr[34]" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000000, 0x00000000, 0x00000001, "rbufRegs/rbuf_ctrl/RBUF_64B_EN" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000000, 0x00000001, 0x00000001, "rbufRegs/rbuf_ctrl/RBUF_ALIGN_2B" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000000, 0x00000002, 0x00000001, "rbufRegs/rbuf_ctrl/RBUF_BAD_DIS" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000004, 0x00000000, 0xFFFFFFFF, "rbufRegs/rbuf_flush_ctrl" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000008, 0x00000000, 0xFFFFFFFF, "rbufRegs/rbuf_pkt_rdy_thld" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000000, 0x00000001, "rbufRegs/rbuf_status/RBUF_STATUS_WOL" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000001, 0x00000001, "rbufRegs/rbuf_status/RBUF_STATUS_MPD_INTR_ACTIVE" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000002, 0x00000001, "rbufRegs/rbuf_status/RBUF_STATUS_ACPI_INTR_ACTIVE" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000010, 0x00000002, 0x00000001, "rbufRegs/rbuf_endian_ctrl/RBUF_ENDIAN_SWAP" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000010, 0x00000000, 0x00000001, "rbufRegs/rbuf_endian_ctrl/RBUF_ENDIAN_NOSWAP" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000010, 0x00000001, 0x00000001, "rbufRegs/rbuf_endian_ctrl/RBUF_ENDIAN_MODE" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000014, 0x00000000, 0x00000001, "rbufRegs/rbuf_chk_ctrl/RBUF_RXCHK_EN" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000014, 0x00000001, 0x00000001, "rbufRegs/rbuf_chk_ctrl/RBUF_SKIP_FCS" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000018, 0x00000000, 0xFFFFFFFF, "rbufRegs/rbuf_rxc_offset[8]" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000001c, 0x00000010, 0x00000000, "rbufRegs/rbuf_hfb_ctrl/RBUF_HFB_FILTER_EN" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000001c, 0x00000000, 0x00000001, "rbufRegs/rbuf_hfb_ctrl/RBUF_HFB_EN" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000001c, 0x00000001, 0x00000001, "rbufRegs/rbuf_hfb_ctrl/RBUF_HFB_256B" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000001c, 0x00000002, 0x00000001, "rbufRegs/rbuf_hfb_ctrl/RBUF_ACPI_EN" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000020, 0x00000000, 0xFFFFFFFF, "rbufRegs/rbuf_fltr_len[4]" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000005c, 0x00000000, 0xFFFFFFFF, "rbufRegs/tbuf_ctrl" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000060, 0x00000000, 0xFFFFFFFF, "rbufRegs/tbuf_flush_ctrl" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000064, 0x00000000, 0xFFFFFFFF, "rbufRegs/tbuf_tsv_mask1" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000068, 0x00000000, 0xFFFFFFFF, "rbufRegs/tbuf_tsv_mask0" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000006c, 0x00000000, 0xFFFFFFFF, "rbufRegs/tbuf_tsv_status1" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000070, 0x00000000, 0xFFFFFFFF, "rbufRegs/tbuf_tsv_status0" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000074, 0x00000000, 0xFFFFFFFF, "rbufRegs/tbuf_endian_ctrl" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000078, 0x00000008, 0x00000001, "rbufRegs/tbuf_bp_mc/TBUF_CPU_BP" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000007c, 0x00000000, 0xFFFFFFFF, "rbufRegs/tbuf_pkt_rdy_thld" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000008c, 0x00000000, 0x00000001, "rbufRegs/rgmii_oob_ctrl/RGMII_MODE_EN" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000008c, 0x00000001, 0x00000001, "rbufRegs/rgmii_oob_ctrl/RGMII_LINK" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x0000008c, 0x00000002, 0x00000001, "rbufRegs/rgmii_oob_ctrl/OOB_DISABLE" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000090, 0x00000000, 0xFFFFFFFF, "rbufRegs/rgmii_ib_status" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x00000094, 0x00000000, 0xFFFFFFFF, "rbufRegs/rgmii_led_ctrl" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x000000a0, 0x00000000, 0xFFFFFFFF, "rbufRegs/moca_status" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x000000b4, 0x00000000, 0x00000001, "rbufRegs/ephy_pwr_mgmt/EXT_PWR_DOWN_BIAS" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x000000b4, 0x00000001, 0x00000001, "rbufRegs/ephy_pwr_mgmt/EXT_PWR_DOWN_DLL" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x000000b4, 0x00000002, 0x00000001, "rbufRegs/ephy_pwr_mgmt/EXT_PWR_DOWN_PHY" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x000000b4, 0x00000003, 0x00000001, "rbufRegs/ephy_pwr_mgmt/EXT_PWR_DN_EN_LD" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x000000b4, 0x00000008, 0x00000001, "rbufRegs/ephy_pwr_mgmt/PHY_RESET" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x000000bc, 0x00000000, 0x00000001, "rbufRegs/emcg_ctrl/EXTERNAL_CLOCK" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x000000bc, 0x00000004, 0x00000001, "rbufRegs/emcg_ctrl/EPHY_CLK_SEL" },
	{0, 0, PROC_GROUP_RBUF, S_IRUSR|S_IRGRP|S_IROTH, 0x000000c0, 0x00000000, 0xFFFFFFFF, "rbufRegs/test_mux_ctrl" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x00000000, 0x00000000, 0xFFFFFFFF, "intrl2Regs/cpu_stat" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x00000004, 0x00000000, 0xFFFFFFFF, "intrl2Regs/cpu_set" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x00000008, 0x00000000, 0xFFFFFFFF, "intrl2Regs/cpu_clear" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000000, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_SCB" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000001, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_ISDMA" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000002, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_UMAC" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000003, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_EPHY" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000004, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_GISB" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000005, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_TBUF_UNDERRUN" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000006, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_UMAC_TSV" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000007, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_TBUF_TBUF_UNDERRUN" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000008, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_RBUF_OVERFLOW" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000009, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_HFB_SM" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x0000000a, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_HFB_MM" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x0000000b, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_LINK_DOWN" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x0000000c, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_LINK_UP" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x0000000d, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_PHY_DET_R" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x0000000e, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_PHY_DET_F" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x0000000f, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_MPD_R" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000010, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_TXDMA_BDONE" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000011, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_TXDMA_PDONE" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000012, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_TXDMA_NV" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000013, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_RXDMA_BDONE" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000014, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_RXDMA_PDONE" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000015, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_RXDMA_NV" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000016, 0x00000001, "intrl2Regs/cpu_mask_status/UMAC_IRQ_DESC_THROT" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x00000010, 0x00000000, 0xFFFFFFFF, "intrl2Regs/cpu_mask_set" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x00000014, 0x00000000, 0xFFFFFFFF, "intrl2Regs/cpu_mask_clear" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x00000018, 0x00000000, 0xFFFFFFFF, "intrl2Regs/pci_stat" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000001c, 0x00000000, 0xFFFFFFFF, "intrl2Regs/pci_set" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x00000020, 0x00000000, 0xFFFFFFFF, "intrl2Regs/pci_clear" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x00000024, 0x00000000, 0xFFFFFFFF, "intrl2Regs/pci_mask_status" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x00000028, 0x00000000, 0xFFFFFFFF, "intrl2Regs/pci_mask_set" },
	{0, 0, PROC_GROUP_INTRL2, S_IRUSR|S_IRGRP|S_IROTH, 0x0000002c, 0x00000000, 0xFFFFFFFF, "intrl2Regs/pci_mask_clear" },
	{0, 0, PROC_GROUP_EPLL, S_IRUSR|S_IRGRP|S_IROTH, 0x00000000, 0x00000000, 0xFFFFFFFF, "epllRegs/epll_in_ctrl" },
	{0, 0, PROC_GROUP_EPLL, S_IRUSR|S_IRGRP|S_IROTH, 0x00000004, 0x00000000, 0xFFFFFFFF, "epllRegs/epll_fblp_ctrl" },
	{0, 0, PROC_GROUP_EPLL, S_IRUSR|S_IRGRP|S_IROTH, 0x00000008, 0x00000000, 0xFFFFFFFF, "epllRegs/epll_stat0" },
	{0, 0, PROC_GROUP_EPLL, S_IRUSR|S_IRGRP|S_IROTH, 0x0000000c, 0x00000000, 0xFFFFFFFF, "epllRegs/epll_stat1" },
	{0, 0, PROC_GROUP_EPLL, S_IRUSR|S_IRGRP|S_IROTH, 0x00000010, 0x00000000, 0xFFFFFFFF, "epllRegs/epll_ch_ctrl[6]" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000000, 0x00000000, 0x00000001, "DmaRegs/controller_cfg/ISDMA_ENABLE" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000000, 0x00000001, 0x00000001, "DmaRegs/controller_cfg/DMA_FLOWC_CH1_EN" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000004, 0x00000000, 0xFFFFFFFF, "DmaRegs/flowctl_ch1_thresh_lo" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000008, 0x00000000, 0xFFFFFFFF, "DmaRegs/flowctl_ch1_thresh_hi" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x0000000c, 0x0000001f, 0x00000001, "DmaRegs/flowctl_ch1_alloc/DMA_CH1_FLOW_ALLOC_FORCE" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x00000010, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_rev" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000014, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_tstctl" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x00000018, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_pci_irq_sts" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x0000001c, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_pci_irq_msk" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x00000020, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_r5k_irq_sts" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x00000024, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_r5k_irq_msk" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x00000028, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_diag_ctl" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x0000002c, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_diag_rdbk" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000030, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_mii_select" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x00000040, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_desc_alloc" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000044, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_desc_thres" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000048, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_desc_timeout" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x0000004c, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_desc_irq_sts" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x00000050, 0x00000000, 0xFFFFFFFF, "DmaRegs/enet_isdma_desc_irq_msk" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000100, 0x00000000, 0x00000001, "DmaRegs/DmaChannel/cfg/ISDMA_ENABLE" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x00000100, 0x00000001, 0x00000001, "DmaRegs/DmaChannel/cfg/DMA_FLOWC_CH1_EN" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x00000104, 0x00000000, 0xFFFFFFFF, "DmaRegs/DmaChannel/intStat" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x00000108, 0x00000000, 0xFFFFFFFF, "DmaRegs/DmaChannel/intMask" },
	{0, 0, PROC_GROUP_ISDMA, S_IWUSR|S_IWGRP|S_IWOTH, 0x0000010c, 0x00000000, 0xFFFFFFFF, "DmaRegs/DmaChannel/maxBurst" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x00000110, 0x00000000, 0xFFFFFFFF, "DmaRegs/DmaChannel/descPtr" },
	{0, 0, PROC_GROUP_ISDMA, S_IRUSR|S_IRGRP|S_IROTH, 0x00000114, 0x00000000, 0xFFFFFFFF, "DmaRegs/DmaChannel/descOffset" }
};
