{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698248478218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698248478218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 12:41:18 2023 " "Processing started: Wed Oct 25 12:41:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698248478218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698248478218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Relogio -c Relogio " "Command: quartus_sta Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698248478218 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698248478280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698248478718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698248478718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248478749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248478749 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Relogio.sdc " "Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698248479061 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248479061 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698248479061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698248479061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698248479061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698248479061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698248479061 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698248479061 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout " "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698248479061 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698248479061 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698248479061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698248480356 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698248480356 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698248480356 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698248480481 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698248480481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.628 " "Worst-case setup slack is -11.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.628           -4766.444 CLOCK_50  " "  -11.628           -4766.444 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248480481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 CLOCK_50  " "    0.365               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248480497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.384 " "Worst-case recovery slack is -5.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.384             -10.765 FPGA_RESET_N  " "   -5.384             -10.765 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.353             -10.699 KEY\[0\]  " "   -5.353             -10.699 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.969              -4.969 SW\[9\]  " "   -4.969              -4.969 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.830              -9.654 KEY\[1\]  " "   -4.830              -9.654 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248480497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.303 " "Worst-case removal slack is 1.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303               0.000 KEY\[1\]  " "    1.303               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.450               0.000 SW\[9\]  " "    1.450               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.612               0.000 KEY\[0\]  " "    1.612               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.717               0.000 FPGA_RESET_N  " "    1.717               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248480512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.007 " "Worst-case minimum pulse width slack is -1.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.007           -1013.068 CLOCK_50  " "   -1.007           -1013.068 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842              -2.938 KEY\[1\]  " "   -0.842              -2.938 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.758              -1.298 SW\[9\]  " "   -0.758              -1.298 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741              -2.557 FPGA_RESET_N  " "   -0.741              -2.557 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.687              -2.441 KEY\[0\]  " "   -0.687              -2.441 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248480512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248480512 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698248480528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698248480544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698248481567 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout " "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698248481645 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698248481645 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698248482909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698248482924 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698248482924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.323 " "Worst-case setup slack is -11.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.323           -4681.570 CLOCK_50  " "  -11.323           -4681.570 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248482940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.371 " "Worst-case hold slack is 0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 CLOCK_50  " "    0.371               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248482940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.448 " "Worst-case recovery slack is -5.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.448             -10.893 FPGA_RESET_N  " "   -5.448             -10.893 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.393             -10.778 KEY\[0\]  " "   -5.393             -10.778 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.001              -5.001 SW\[9\]  " "   -5.001              -5.001 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.855              -9.703 KEY\[1\]  " "   -4.855              -9.703 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248482956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.236 " "Worst-case removal slack is 1.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.236               0.000 KEY\[1\]  " "    1.236               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 SW\[9\]  " "    1.401               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 KEY\[0\]  " "    1.569               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.636               0.000 FPGA_RESET_N  " "    1.636               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248482956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.999 " "Worst-case minimum pulse width slack is -0.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.999           -1047.180 CLOCK_50  " "   -0.999           -1047.180 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902              -3.324 KEY\[1\]  " "   -0.902              -3.324 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814              -1.513 SW\[9\]  " "   -0.814              -1.513 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807              -2.886 FPGA_RESET_N  " "   -0.807              -2.886 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743              -2.627 KEY\[0\]  " "   -0.743              -2.627 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248482956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248482956 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698248482971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698248483096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698248484045 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout " "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698248484139 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698248484139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698248485618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698248485634 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698248485634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.888 " "Worst-case setup slack is -5.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.888           -2262.667 CLOCK_50  " "   -5.888           -2262.667 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248485634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.102 " "Worst-case hold slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 CLOCK_50  " "    0.102               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248485649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.310 " "Worst-case recovery slack is -2.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.310              -4.618 KEY\[0\]  " "   -2.310              -4.618 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.268              -4.535 FPGA_RESET_N  " "   -2.268              -4.535 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.089              -2.089 SW\[9\]  " "   -2.089              -2.089 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000              -3.998 KEY\[1\]  " "   -2.000              -3.998 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248485649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.413 " "Worst-case removal slack is 0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 KEY\[1\]  " "    0.413               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 SW\[9\]  " "    0.471               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 KEY\[0\]  " "    0.584               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 FPGA_RESET_N  " "    0.667               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248485649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.987 " "Worst-case minimum pulse width slack is -0.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987            -941.355 CLOCK_50  " "   -0.987            -941.355 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877              -3.675 KEY\[1\]  " "   -0.877              -3.675 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797              -2.098 SW\[9\]  " "   -0.797              -2.098 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785              -2.998 FPGA_RESET_N  " "   -0.785              -2.998 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.776              -3.183 KEY\[0\]  " "   -0.776              -3.183 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248485665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248485665 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698248485680 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout " "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698248485837 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698248485837 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698248487240 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698248487240 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698248487240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.259 " "Worst-case setup slack is -5.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.259           -1996.444 CLOCK_50  " "   -5.259           -1996.444 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248487255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 CLOCK_50  " "    0.087               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248487255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.094 " "Worst-case recovery slack is -2.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094              -4.186 KEY\[0\]  " "   -2.094              -4.186 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.077              -4.153 FPGA_RESET_N  " "   -2.077              -4.153 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.876              -1.876 SW\[9\]  " "   -1.876              -1.876 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.785              -3.568 KEY\[1\]  " "   -1.785              -3.568 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248487271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.336 " "Worst-case removal slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 KEY\[1\]  " "    0.336               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 SW\[9\]  " "    0.377               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 KEY\[0\]  " "    0.508               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 FPGA_RESET_N  " "    0.564               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248487271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.949 " "Worst-case minimum pulse width slack is -0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949            -928.256 CLOCK_50  " "   -0.949            -928.256 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877              -3.793 KEY\[1\]  " "   -0.877              -3.793 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824              -2.288 SW\[9\]  " "   -0.824              -2.288 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.810              -3.280 FPGA_RESET_N  " "   -0.810              -3.280 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803              -3.443 KEY\[0\]  " "   -0.803              -3.443 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698248487286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698248487286 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698248488739 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698248488739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5085 " "Peak virtual memory: 5085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698248488817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 12:41:28 2023 " "Processing ended: Wed Oct 25 12:41:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698248488817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698248488817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698248488817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698248488817 ""}
