{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733797253637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733797253637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 09:20:53 2024 " "Processing started: Tue Dec 10 09:20:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733797253637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733797253637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab05_datapath -c lab05_datapath --generate_functional_sim_netlist " "Command: quartus_map lab05_datapath -c lab05_datapath --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733797253637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733797253926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/CE118/Lab05/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797253958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797253958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797253958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797253958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/CE118/Lab05/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797253958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797253958 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/CE118/Lab05/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1733797253958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/CE118/Lab05/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797253958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797253958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797253958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797253958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733797253983 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Out main.v(19) " "Output port \"Out\" at main.v(19) has no driver" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1733797253983 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Datapath main.v(17) " "Output port \"Datapath\" at main.v(17) has no driver" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1733797253983 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"mux:mux_inst\"" {  } { { "main.v" "mux_inst" { Text "C:/CE118/Lab05/main.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797253983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:reg_file_inst " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:reg_file_inst\"" {  } { { "main.v" "reg_file_inst" { Text "C:/CE118/Lab05/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797253991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "main.v" "alu_inst" { Text "C:/CE118/Lab05/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797253991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(21) " "Verilog HDL assignment warning at alu.v(21): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/CE118/Lab05/alu.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733797253991 "|main|alu:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter_inst " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter_inst\"" {  } { { "main.v" "shifter_inst" { Text "C:/CE118/Lab05/main.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797253999 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RegisterFile:reg_file_inst\|register " "RAM logic \"RegisterFile:reg_file_inst\|register\" is uninferred due to inappropriate RAM size" {  } { { "RegisterFile.v" "register" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1733797254024 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1733797254024 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu_inst\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu_inst\|Mux0\"" {  } { { "alu.v" "Mux0" { Text "C:/CE118/Lab05/alu.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu_inst\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu_inst\|Mux1\"" {  } { { "alu.v" "Mux1" { Text "C:/CE118/Lab05/alu.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu_inst\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu_inst\|Mux2\"" {  } { { "alu.v" "Mux2" { Text "C:/CE118/Lab05/alu.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu_inst\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu_inst\|Mux3\"" {  } { { "alu.v" "Mux3" { Text "C:/CE118/Lab05/alu.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu_inst\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu_inst\|Mux4\"" {  } { { "alu.v" "Mux4" { Text "C:/CE118/Lab05/alu.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu_inst\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu_inst\|Mux5\"" {  } { { "alu.v" "Mux5" { Text "C:/CE118/Lab05/alu.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu_inst\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu_inst\|Mux6\"" {  } { { "alu.v" "Mux6" { Text "C:/CE118/Lab05/alu.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu_inst\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu_inst\|Mux7\"" {  } { { "alu.v" "Mux7" { Text "C:/CE118/Lab05/alu.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~40\"" {  } { { "RegisterFile.v" "register~40" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~41\"" {  } { { "RegisterFile.v" "register~41" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~42\"" {  } { { "RegisterFile.v" "register~42" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~43\"" {  } { { "RegisterFile.v" "register~43" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~44\"" {  } { { "RegisterFile.v" "register~44" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~45\"" {  } { { "RegisterFile.v" "register~45" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~46\"" {  } { { "RegisterFile.v" "register~46" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~47\"" {  } { { "RegisterFile.v" "register~47" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~48\"" {  } { { "RegisterFile.v" "register~48" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~49\"" {  } { { "RegisterFile.v" "register~49" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~50\"" {  } { { "RegisterFile.v" "register~50" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~51\"" {  } { { "RegisterFile.v" "register~51" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~52\"" {  } { { "RegisterFile.v" "register~52" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~53\"" {  } { { "RegisterFile.v" "register~53" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~54\"" {  } { { "RegisterFile.v" "register~54" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:reg_file_inst\|register~55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:reg_file_inst\|register~55\"" {  } { { "RegisterFile.v" "register~55" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254040 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1733797254040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_mux:Mux0\"" {  } { { "alu.v" "" { Text "C:/CE118/Lab05/alu.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_mux:Mux0 " "Instantiated megafunction \"alu:alu_inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797254073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797254073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797254073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797254073 ""}  } { { "alu.v" "" { Text "C:/CE118/Lab05/alu.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733797254073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/CE118/Lab05/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797254118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797254118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:reg_file_inst\|lpm_mux:register_rtl_0 " "Elaborated megafunction instantiation \"RegisterFile:reg_file_inst\|lpm_mux:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797254139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:reg_file_inst\|lpm_mux:register_rtl_0 " "Instantiated megafunction \"RegisterFile:reg_file_inst\|lpm_mux:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797254139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797254139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797254139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797254139 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733797254139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/CE118/Lab05/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797254173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797254173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733797254230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 09:20:54 2024 " "Processing ended: Tue Dec 10 09:20:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733797254230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733797254230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733797254230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733797254230 ""}
