INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 20:27:36 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.173 sec.
Command     ap_source done; 0.174 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.086 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.219 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.459 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.119 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/music.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/music.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted src/music.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "src/music.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E src/music.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp
Command       clang done; 1.623 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.472 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp"  -o "C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/useless.bc
Command       clang done; 4.394 sec.
INFO-FLOW: Done: GCC PP time: 7.5 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp std=gnu++98 -directive=C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.446 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp std=gnu++98 -directive=C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.401 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.music.pp.0.cpp.diag.yml C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.music.pp.0.cpp.out.log 2> C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.music.pp.0.cpp.err.log 
Command       ap_eval done; 0.855 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/tidy-3.1.music.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/tidy-3.1.music.pp.0.cpp.out.log 2> C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/tidy-3.1.music.pp.0.cpp.err.log 
Command         ap_eval done; 2.724 sec.
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/xilinx-legacy-rewriter.music.pp.0.cpp.out.log 2> C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/xilinx-legacy-rewriter.music.pp.0.cpp.err.log 
Command         ap_eval done; 1.177 sec.
Command       tidy_31 done; 3.977 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.639 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.bc
Command       clang done; 4.435 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.g.bc -hls-opt -except-internalize music -LC:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 4.044 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 185.293 ; gain = 95.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 185.293 ; gain = 95.195
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.pp.bc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.089 sec.
Execute         llvm-ld C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.988 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top music -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.g.0.bc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 38.002 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 716.188 ; gain = 626.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.g.1.bc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'reverse_bits' into 'bit_reverse' (src/music.cpp:115) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function '_ZL3clzi125' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:340) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:342) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos.1' into 'cosf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cosf' into 'std::cos' (C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:200) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin.1' into 'sinf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'sinf' into 'std::sin' (C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402) automatically.
INFO: [XFORM 203-602] Inlining function 'std::cos' into 'fft' (src/music.cpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sin' into 'fft' (src/music.cpp:161) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'fft' (src/music.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'fft' (src/music.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>.1' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=.1' into 'std::operator/<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::conj<float>' into 'Autocorrelation' (src/music.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'Autocorrelation' (src/music.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>.1' into 'Autocorrelation' (src/music.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>.1' into 'Autocorrelation' (src/music.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'hls::abs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'hls::x_sqrt' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::qrf_magnitude<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:173) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_sqrt' into 'hls::qrf_magnitude<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'hls::copysign' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysign' into 'hls::copysignf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.2' into 'hls::x_conj<float>.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:154) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.2' into 'hls::x_conj<float>.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>.1' into 'hls::x_conj<float>.1192' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_copysign' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>.1' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>.1192' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>.1' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.2' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:296) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>.1' into 'std::operator*<float>.5' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>.1' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.5' into 'hls::qrf_vm<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'hls::qrf_vm<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_vm<std::complex<float> >' into 'hls::qrf_mm_or_mag<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_real<float>' into 'hls::qrf_mm_or_mag<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_vm<std::complex<float> >' into 'hls::qrf_mm<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>.1' into 'hls::x_conj<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::qrf_alt<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_top<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >' into 'hls::qrf<false, 4, 4, std::complex<float>, std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:747) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf<false, 4, 4, std::complex<float>, std::complex<float> >' into 'qr_decompose' (src/music.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>226' into 'std::operator*<float>.1221' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>226' into 'std::operator*<float>.2' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=<float>' into 'std::operator/<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'qr_decompose' into 'eig_decompose' (src/music.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.2' into 'eig_decompose' (src/music.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.2' into 'eig_decompose' (src/music.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1221' into 'eig_decompose' (src/music.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>.1' into 'eig_decompose' (src/music.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'eig_decompose' (src/music.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=<float>.1' into 'eig_decompose' (src/music.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.2' into 'eig_decompose' (src/music.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'eig_decompose' (src/music.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>.1' into 'eig_decompose' (src/music.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>' into 'eig_decompose' (src/music.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'eig_decompose' (src/music.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=' into 'eig_decompose' (src/music.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>.1' into 'std::operator*<float>.4' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>.1' into 'std::operator*<float>.3' () automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'music' (src/music.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'music' (src/music.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'music' (src/music.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.1' into 'music' (src/music.cpp:251) automatically.
INFO: [XFORM 203-602] Inlining function 'std::conj<float>.2' into 'music' (src/music.cpp:257) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.4' into 'music' (src/music.cpp:257) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'music' (src/music.cpp:257) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.2' into 'music' (src/music.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.2' into 'music' (src/music.cpp:263) automatically.
INFO: [XFORM 203-602] Inlining function 'std::conj<float>.1' into 'music' (src/music.cpp:265) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.2' into 'music' (src/music.cpp:265) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>.1' into 'music' (src/music.cpp:265) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.3' into 'music' (src/music.cpp:274) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'music' (src/music.cpp:276) automatically.
Command         transform done; 54.583 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'music' (src/music.cpp:183) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
Command         transform done; 0.728 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:36 ; elapsed = 00:02:07 . Memory (MB): peak = 800.059 ; gain = 709.961
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.g.1.bc to C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.o.1.bc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:295) in function 'scaled_fixed2ieee<29, 1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:295) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'CONFIG.SEQUENCE' in dimension 2 automatically.
WARNING: [XFORM 203-105] Cannot partition array 'q_i._M_real' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'q_i._M_imag' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'r_i._M_real' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'r_i._M_imag' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580): incorrect partition factor 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_bits.V' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:422) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:433) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_bits.V' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:294) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:305) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eigval' (src/music.cpp:198) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'sort_index' (src/music.cpp:199) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p' (src/music.cpp:200) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'G_delay._M_real' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:596) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'G_delay._M_imag' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:596) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'to_rot.V' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:585) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rotations.V._M_real' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rotations.V._M_imag' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_bits.V' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:422) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:433) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_bits.V' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:294) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eigval' (src/music.cpp:198) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sort_index' (src/music.cpp:199) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p' (src/music.cpp:200) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'G_delay._M_real' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:596) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'G_delay._M_imag' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:596) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'to_rot.V' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:585) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rotations.V._M_real' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rotations.V._M_imag' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'G_delay._M_real' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:596) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'G_delay._M_imag' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:596) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'reverse_bits' into 'bit_reverse' (src/music.cpp:115) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function '_ZL3clzi125' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:340) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:342) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos.1' into 'cosf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cosf' into 'std::cos' (C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:200) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin.1' into 'sinf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'sinf' into 'std::sin' (C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402) automatically.
INFO: [XFORM 203-602] Inlining function 'std::cos' into 'fft' (src/music.cpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sin' into 'fft' (src/music.cpp:161) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'fft' (src/music.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'fft' (src/music.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=' into 'std::operator/<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::conj<float>' into 'Autocorrelation' (src/music.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'Autocorrelation' (src/music.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'Autocorrelation' (src/music.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>.1' into 'Autocorrelation' (src/music.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'hls::abs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'hls::x_sqrt' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::qrf_magnitude<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:173) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_sqrt' into 'hls::qrf_magnitude<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'hls::copysign' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysign' into 'hls::copysignf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'hls::x_conj<float>.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:154) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'hls::x_conj<float>.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>.1' into 'hls::x_conj<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_copysign' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>.1' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>.1' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:296) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'hls::qrf_vm<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'hls::qrf_vm<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_vm<std::complex<float> >' into 'hls::qrf_mm_or_mag<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_real<float>' into 'hls::qrf_mm_or_mag<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_vm<std::complex<float> >' into 'hls::qrf_mm<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_mm_or_mag<std::complex<float> >' into 'hls::qrf_alt<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_mm<std::complex<float> >' into 'hls::qrf_alt<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::qrf_alt<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_top<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >' into 'hls::qrf<false, 4, 4, std::complex<float>, std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:747) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf<false, 4, 4, std::complex<float>, std::complex<float> >' into 'qr_decompose' (src/music.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=<float>' into 'std::operator/<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'qr_decompose' into 'eig_decompose' (src/music.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'eig_decompose' (src/music.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'eig_decompose' (src/music.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'eig_decompose' (src/music.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'eig_decompose' (src/music.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'eig_decompose' (src/music.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=<float>' into 'eig_decompose' (src/music.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'eig_decompose' (src/music.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>.1' into 'eig_decompose' (src/music.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>' into 'eig_decompose' (src/music.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'eig_decompose' (src/music.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=' into 'eig_decompose' (src/music.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'music' (src/music.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'music' (src/music.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'music' (src/music.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'music' (src/music.cpp:251) automatically.
INFO: [XFORM 203-602] Inlining function 'std::conj<float>' into 'music' (src/music.cpp:257) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'music' (src/music.cpp:257) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'music' (src/music.cpp:257) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'music' (src/music.cpp:265) automatically.
Command         transform done; 65.232 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452:51) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314:9) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:316:9) in function 'scaled_fixed2ieee<29, 1>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324:50) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:343:1) in function 'scaled_fixed2ieee<29, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:461:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:544:1) in function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/music.cpp:279:16) to (src/music.cpp:287:1) in function 'music'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<float>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:173:14) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:201:5) in function 'hls::qrf_magnitude<float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:662:41) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:662:35) in function 'hls::qrf_alt<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::qrf_magnitude<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:11:22)...3 expression(s) balanced.
Command         transform done; 6.282 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:47 ; elapsed = 00:03:18 . Memory (MB): peak = 911.148 ; gain = 821.051
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.o.2.bc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'row_copy' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600:43) in function 'hls::qrf_alt<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'rotate' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643:85) in function 'hls::qrf_alt<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'px' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:618:79) in function 'hls::qrf_alt<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'row_assign_loop' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680:50) in function 'hls::qrf_alt<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<29, 1>' to 'scaled_fixed2ieee.1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<float>' to 'sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::qrf_magnitude<float>' to 'qrf_magnitude<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:11:22)
WARNING: [XFORM 203-631] Renaming function 'hls::qrf_givens<float>' to 'qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271)
WARNING: [XFORM 203-631] Renaming function 'hls::qrf_alt<false, 4, 4, hls::qrf_traits<4, 4, std::complex<float>, std::complex<float> >, std::complex<float>, std::complex<float> >' to 'qrf_alt' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108:42)
INFO: [XFORM 203-521] Merging 2 loops (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:603, C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:611) in function 'qrf_alt'.
INFO: [XFORM 203-521] Merging 2 loops (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:662, C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:671) in function 'qrf_alt'.
INFO: [XFORM 203-521] Merging 2 loops (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:683, C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:687) in function 'qrf_alt'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'col_copy_r_i' in function 'qrf_alt'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'update_r' in function 'qrf_alt'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'col_r_assign_loop' in function 'qrf_alt'.
Command         transform done; 8.923 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:56 ; elapsed = 00:03:27 . Memory (MB): peak = 911.148 ; gain = 821.051
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 177.879 sec.
Command     elaborate done; 204.834 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'music' ...
Execute       ap_set_top_model music 
WARNING: [SYN 201-103] Legalizing function name 'scaled_fixed2ieee.1' to 'scaled_fixed2ieee_1'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<float>' to 'sin_or_cos_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'qrf_magnitude<float>' to 'qrf_magnitude_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'qrf_givens<float>' to 'qrf_givens_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
Execute       get_model_list music -filter all-wo-channel -topdown 
Execute       preproc_iomode -model music 
Execute       preproc_iomode -model sin_or_cos<double> 
Execute       preproc_iomode -model scaled_fixed2ieee 
Execute       preproc_iomode -model sort_eigval 
Execute       preproc_iomode -model eig_decompose 
Execute       preproc_iomode -model qrf_alt 
Execute       preproc_iomode -model qrf_givens<float> 
Execute       preproc_iomode -model qrf_magnitude<float> 
Execute       preproc_iomode -model Autocorrelation 
Execute       preproc_iomode -model fft 
Execute       preproc_iomode -model sin_or_cos<float> 
Execute       preproc_iomode -model scaled_fixed2ieee.1 
Execute       preproc_iomode -model bit_reverse 
Execute       get_model_list music -filter all-wo-channel 
INFO-FLOW: Model list for configure: bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music
INFO-FLOW: Configuring Module : bit_reverse ...
Execute       set_default_model bit_reverse 
Execute       apply_spec_resource_limit bit_reverse 
INFO-FLOW: Configuring Module : scaled_fixed2ieee.1 ...
Execute       set_default_model scaled_fixed2ieee.1 
Execute       apply_spec_resource_limit scaled_fixed2ieee.1 
INFO-FLOW: Configuring Module : sin_or_cos<float> ...
Execute       set_default_model sin_or_cos<float> 
Execute       apply_spec_resource_limit sin_or_cos<float> 
INFO-FLOW: Configuring Module : fft ...
Execute       set_default_model fft 
Execute       apply_spec_resource_limit fft 
INFO-FLOW: Configuring Module : Autocorrelation ...
Execute       set_default_model Autocorrelation 
Execute       apply_spec_resource_limit Autocorrelation 
INFO-FLOW: Configuring Module : qrf_magnitude<float> ...
Execute       set_default_model qrf_magnitude<float> 
Execute       apply_spec_resource_limit qrf_magnitude<float> 
INFO-FLOW: Configuring Module : qrf_givens<float> ...
Execute       set_default_model qrf_givens<float> 
Execute       apply_spec_resource_limit qrf_givens<float> 
INFO-FLOW: Configuring Module : qrf_alt ...
Execute       set_default_model qrf_alt 
Execute       apply_spec_resource_limit qrf_alt 
INFO-FLOW: Configuring Module : eig_decompose ...
Execute       set_default_model eig_decompose 
Execute       apply_spec_resource_limit eig_decompose 
INFO-FLOW: Configuring Module : sort_eigval ...
Execute       set_default_model sort_eigval 
Execute       apply_spec_resource_limit sort_eigval 
INFO-FLOW: Configuring Module : scaled_fixed2ieee ...
Execute       set_default_model scaled_fixed2ieee 
Execute       apply_spec_resource_limit scaled_fixed2ieee 
INFO-FLOW: Configuring Module : sin_or_cos<double> ...
Execute       set_default_model sin_or_cos<double> 
Execute       apply_spec_resource_limit sin_or_cos<double> 
INFO-FLOW: Configuring Module : music ...
Execute       set_default_model music 
Execute       apply_spec_resource_limit music 
INFO-FLOW: Model list for preprocess: bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music
INFO-FLOW: Preprocessing Module: bit_reverse ...
Execute       set_default_model bit_reverse 
Execute       cdfg_preprocess -model bit_reverse 
Execute       rtl_gen_preprocess bit_reverse 
INFO-FLOW: Preprocessing Module: scaled_fixed2ieee.1 ...
Execute       set_default_model scaled_fixed2ieee.1 
Execute       cdfg_preprocess -model scaled_fixed2ieee.1 
Execute       rtl_gen_preprocess scaled_fixed2ieee.1 
INFO-FLOW: Preprocessing Module: sin_or_cos<float> ...
Execute       set_default_model sin_or_cos<float> 
Execute       cdfg_preprocess -model sin_or_cos<float> 
Execute       rtl_gen_preprocess sin_or_cos<float> 
INFO-FLOW: Preprocessing Module: fft ...
Execute       set_default_model fft 
Execute       cdfg_preprocess -model fft 
Execute       rtl_gen_preprocess fft 
INFO-FLOW: Preprocessing Module: Autocorrelation ...
Execute       set_default_model Autocorrelation 
Execute       cdfg_preprocess -model Autocorrelation 
Execute       rtl_gen_preprocess Autocorrelation 
INFO-FLOW: Preprocessing Module: qrf_magnitude<float> ...
Execute       set_default_model qrf_magnitude<float> 
Execute       cdfg_preprocess -model qrf_magnitude<float> 
Execute       rtl_gen_preprocess qrf_magnitude<float> 
INFO-FLOW: Preprocessing Module: qrf_givens<float> ...
Execute       set_default_model qrf_givens<float> 
Execute       cdfg_preprocess -model qrf_givens<float> 
Execute       rtl_gen_preprocess qrf_givens<float> 
INFO-FLOW: Preprocessing Module: qrf_alt ...
Execute       set_default_model qrf_alt 
Execute       cdfg_preprocess -model qrf_alt 
Execute       rtl_gen_preprocess qrf_alt 
INFO-FLOW: Preprocessing Module: eig_decompose ...
Execute       set_default_model eig_decompose 
Execute       cdfg_preprocess -model eig_decompose 
Execute       rtl_gen_preprocess eig_decompose 
INFO-FLOW: Preprocessing Module: sort_eigval ...
Execute       set_default_model sort_eigval 
Execute       cdfg_preprocess -model sort_eigval 
Execute       rtl_gen_preprocess sort_eigval 
INFO-FLOW: Preprocessing Module: scaled_fixed2ieee ...
Execute       set_default_model scaled_fixed2ieee 
Execute       cdfg_preprocess -model scaled_fixed2ieee 
Execute       rtl_gen_preprocess scaled_fixed2ieee 
INFO-FLOW: Preprocessing Module: sin_or_cos<double> ...
Execute       set_default_model sin_or_cos<double> 
Execute       cdfg_preprocess -model sin_or_cos<double> 
Execute       rtl_gen_preprocess sin_or_cos<double> 
INFO-FLOW: Preprocessing Module: music ...
Execute       set_default_model music 
Execute       cdfg_preprocess -model music 
Execute       rtl_gen_preprocess music 
INFO-FLOW: Model list for synthesis: bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bit_reverse 
Execute       schedule -model bit_reverse 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 207.363 seconds; current allocated memory: 794.078 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.sched.adb -f 
INFO-FLOW: Finish scheduling bit_reverse.
Execute       set_default_model bit_reverse 
Execute       bind -model bit_reverse 
BIND OPTION: model=bit_reverse
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 794.233 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.verbose.bind.rpt 
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.bind.adb -f 
INFO-FLOW: Finish binding bit_reverse.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model scaled_fixed2ieee.1 
Execute       schedule -model scaled_fixed2ieee.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 794.410 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.sched.adb -f 
INFO-FLOW: Finish scheduling scaled_fixed2ieee.1.
Execute       set_default_model scaled_fixed2ieee.1 
Execute       bind -model scaled_fixed2ieee.1 
BIND OPTION: model=scaled_fixed2ieee.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 794.641 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.bind.adb -f 
INFO-FLOW: Finish binding scaled_fixed2ieee.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sin_or_cos<float> 
Execute       schedule -model sin_or_cos<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.149 sec.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 795.264 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.verbose.sched.rpt 
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling sin_or_cos<float>.
Execute       set_default_model sin_or_cos<float> 
Execute       bind -model sin_or_cos<float> 
BIND OPTION: model=sin_or_cos<float>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 795.781 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.verbose.bind.rpt 
Command       syn_report done; 0.161 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.bind.adb -f 
INFO-FLOW: Finish binding sin_or_cos<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft 
Execute       schedule -model fft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 796.318 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.verbose.sched.rpt 
Command       syn_report done; 0.146 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.sched.adb -f 
INFO-FLOW: Finish scheduling fft.
Execute       set_default_model fft 
Execute       bind -model fft 
BIND OPTION: model=fft
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 796.859 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.verbose.bind.rpt 
Command       syn_report done; 0.371 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.bind.adb -f 
INFO-FLOW: Finish binding fft.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autocorrelation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Autocorrelation 
Execute       schedule -model Autocorrelation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 797.325 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.verbose.sched.rpt 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.sched.adb -f 
INFO-FLOW: Finish scheduling Autocorrelation.
Execute       set_default_model Autocorrelation 
Execute       bind -model Autocorrelation 
BIND OPTION: model=Autocorrelation
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 797.679 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.verbose.bind.rpt 
Command       syn_report done; 0.147 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.bind.adb -f 
INFO-FLOW: Finish binding Autocorrelation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qrf_magnitude_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model qrf_magnitude<float> 
Execute       schedule -model qrf_magnitude<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'qrf_magnitude<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 798.092 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.verbose.sched.rpt 
Command       syn_report done; 0.132 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling qrf_magnitude<float>.
Execute       set_default_model qrf_magnitude<float> 
Execute       bind -model qrf_magnitude<float> 
BIND OPTION: model=qrf_magnitude<float>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 798.657 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.verbose.bind.rpt 
Command       syn_report done; 0.241 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.bind.adb -f 
INFO-FLOW: Finish binding qrf_magnitude<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qrf_givens_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model qrf_givens<float> 
Execute       schedule -model qrf_givens<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'qrf_givens<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 76.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.188 sec.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 799.494 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.verbose.sched.rpt 
Command       syn_report done; 0.258 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.sched.adb -f 
Command       db_write done; 0.162 sec.
INFO-FLOW: Finish scheduling qrf_givens<float>.
Execute       set_default_model qrf_givens<float> 
Execute       bind -model qrf_givens<float> 
BIND OPTION: model=qrf_givens<float>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 800.558 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.verbose.bind.rpt 
Command       syn_report done; 0.446 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.bind.adb -f 
Command       db_write done; 0.173 sec.
INFO-FLOW: Finish binding qrf_givens<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qrf_alt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model qrf_alt 
Execute       schedule -model qrf_alt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col_copy_q_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'calc_rotations'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 79.
INFO: [SCHED 204-61] Pipelining loop 'update_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'col_r_assign_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.541 sec.
INFO: [HLS 200-111]  Elapsed time: 1.383 seconds; current allocated memory: 802.034 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.verbose.sched.rpt 
Command       syn_report done; 0.552 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.sched.adb -f 
Command       db_write done; 0.273 sec.
INFO-FLOW: Finish scheduling qrf_alt.
Execute       set_default_model qrf_alt 
Execute       bind -model qrf_alt 
BIND OPTION: model=qrf_alt
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.275 sec.
INFO: [HLS 200-111]  Elapsed time: 1.302 seconds; current allocated memory: 804.256 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.verbose.bind.rpt 
Command       syn_report done; 0.771 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.bind.adb -f 
Command       db_write done; 0.299 sec.
INFO-FLOW: Finish binding qrf_alt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_decompose' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model eig_decompose 
Execute       schedule -model eig_decompose 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.432 sec.
INFO: [HLS 200-111]  Elapsed time: 1.735 seconds; current allocated memory: 805.787 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.verbose.sched.rpt 
Command       syn_report done; 0.496 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.sched.adb -f 
Command       db_write done; 0.291 sec.
INFO-FLOW: Finish scheduling eig_decompose.
Execute       set_default_model eig_decompose 
Execute       bind -model eig_decompose 
BIND OPTION: model=eig_decompose
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.265 sec.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 807.715 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.verbose.bind.rpt 
Command       syn_report done; 0.96 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.bind.adb -f 
Command       db_write done; 0.328 sec.
INFO-FLOW: Finish binding eig_decompose.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_eigval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sort_eigval 
Execute       schedule -model sort_eigval 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.575 seconds; current allocated memory: 808.116 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.verbose.sched.rpt 
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.sched.adb -f 
INFO-FLOW: Finish scheduling sort_eigval.
Execute       set_default_model sort_eigval 
Execute       bind -model sort_eigval 
BIND OPTION: model=sort_eigval
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 808.522 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.verbose.bind.rpt 
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.bind.adb -f 
INFO-FLOW: Finish binding sort_eigval.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model scaled_fixed2ieee 
Execute       schedule -model scaled_fixed2ieee 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 808.808 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.verbose.sched.rpt 
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.sched.adb -f 
INFO-FLOW: Finish scheduling scaled_fixed2ieee.
Execute       set_default_model scaled_fixed2ieee 
Execute       bind -model scaled_fixed2ieee 
BIND OPTION: model=scaled_fixed2ieee
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 809.206 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.verbose.bind.rpt 
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.bind.adb -f 
INFO-FLOW: Finish binding scaled_fixed2ieee.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sin_or_cos<double> 
Execute       schedule -model sin_or_cos<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.394 sec.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 809.925 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.verbose.sched.rpt 
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling sin_or_cos<double>.
Execute       set_default_model sin_or_cos<double> 
Execute       bind -model sin_or_cos<double> 
BIND OPTION: model=sin_or_cos<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 810.544 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.verbose.bind.rpt 
Command       syn_report done; 0.228 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.bind.adb -f 
INFO-FLOW: Finish binding sin_or_cos<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'music' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model music 
Execute       schedule -model music 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.472 sec.
INFO: [HLS 200-111]  Elapsed time: 1.027 seconds; current allocated memory: 812.348 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.verbose.sched.rpt 
Command       syn_report done; 0.522 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.sched.adb -f 
Command       db_write done; 0.363 sec.
INFO-FLOW: Finish scheduling music.
Execute       set_default_model music 
Execute       bind -model music 
BIND OPTION: model=music
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.797 sec.
INFO: [HLS 200-111]  Elapsed time: 2.901 seconds; current allocated memory: 815.525 MB.
Execute       syn_report -verbosereport -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.verbose.bind.rpt 
Command       syn_report done; 1.903 sec.
Execute       db_write -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.bind.adb -f 
Command       db_write done; 0.392 sec.
INFO-FLOW: Finish binding music.
Execute       get_model_list music -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess bit_reverse 
Execute       rtl_gen_preprocess scaled_fixed2ieee.1 
Execute       rtl_gen_preprocess sin_or_cos<float> 
Execute       rtl_gen_preprocess fft 
Execute       rtl_gen_preprocess Autocorrelation 
Execute       rtl_gen_preprocess qrf_magnitude<float> 
Execute       rtl_gen_preprocess qrf_givens<float> 
Execute       rtl_gen_preprocess qrf_alt 
Execute       rtl_gen_preprocess eig_decompose 
Execute       rtl_gen_preprocess sort_eigval 
Execute       rtl_gen_preprocess scaled_fixed2ieee 
Execute       rtl_gen_preprocess sin_or_cos<double> 
Execute       rtl_gen_preprocess music 
INFO-FLOW: Model list for RTL generation: bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bit_reverse -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111]  Elapsed time: 2.566 seconds; current allocated memory: 816.481 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl bit_reverse -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/bit_reverse -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl bit_reverse -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/bit_reverse 
Execute       gen_rtl bit_reverse -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/bit_reverse 
Execute       syn_report -csynth -model bit_reverse -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/bit_reverse_csynth.rpt 
Execute       syn_report -rtlxml -model bit_reverse -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/bit_reverse_csynth.xml 
Execute       syn_report -verbosereport -model bit_reverse -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.verbose.rpt 
Execute       db_write -model bit_reverse -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.adb 
Execute       gen_tb_info bit_reverse -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model scaled_fixed2ieee.1 -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 817.019 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl scaled_fixed2ieee.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/scaled_fixed2ieee_1 -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl scaled_fixed2ieee.1 -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/scaled_fixed2ieee_1 
Execute       gen_rtl scaled_fixed2ieee.1 -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/scaled_fixed2ieee_1 
Execute       syn_report -csynth -model scaled_fixed2ieee.1 -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/scaled_fixed2ieee_1_csynth.rpt 
Execute       syn_report -rtlxml -model scaled_fixed2ieee.1 -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/scaled_fixed2ieee_1_csynth.xml 
Execute       syn_report -verbosereport -model scaled_fixed2ieee.1 -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.verbose.rpt 
Execute       db_write -model scaled_fixed2ieee.1 -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.adb 
Execute       gen_tb_info scaled_fixed2ieee.1 -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sin_or_cos<float> -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_ref_4oPi_table_100_V' to 'sin_or_cos_float_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_2' to 'sin_or_cos_float_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_3' to 'sin_or_cos_float_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_s' to 'sin_or_cos_float_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_80ns_24ns_104_5_1' to 'music_mul_80ns_24fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_mul_15ns_15ns_30_1_1' to 'music_mul_mul_15ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_mul_15ns_15s_30_1_1' to 'music_mul_mul_15nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_mul_80ns_24fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mul_mul_15ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mul_mul_15nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mux_164_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mux_83_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_float_s'.
Command       create_rtl_model done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 818.224 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl sin_or_cos<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/sin_or_cos_float_s -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl sin_or_cos<float> -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/sin_or_cos_float_s 
Execute       gen_rtl sin_or_cos<float> -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/sin_or_cos_float_s 
Execute       syn_report -csynth -model sin_or_cos<float> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/sin_or_cos_float_s_csynth.rpt 
Execute       syn_report -rtlxml -model sin_or_cos<float> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/sin_or_cos_float_s_csynth.xml 
Execute       syn_report -verbosereport -model sin_or_cos<float> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.verbose.rpt 
Command       syn_report done; 0.195 sec.
Execute       db_write -model sin_or_cos<float> -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.adb 
Command       db_write done; 0.123 sec.
Execute       gen_tb_info sin_or_cos<float> -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'music_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'music_faddfsub_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fmul_32ns_32ns_32_4_max_dsp_1' to 'music_fmul_32ns_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fptrunc_64ns_32_2_1' to 'music_fptrunc_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_ddiv_64ns_64ns_64_31_1' to 'music_ddiv_64ns_6lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_sitodp_32ns_64_6_1' to 'music_sitodp_32nsmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_ddiv_64ns_6lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fptrunc_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_sitodp_32nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 819.782 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/fft -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl fft -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/fft 
Execute       gen_rtl fft -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/fft 
Execute       syn_report -csynth -model fft -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/fft_csynth.rpt 
Execute       syn_report -rtlxml -model fft -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/fft_csynth.xml 
Execute       syn_report -verbosereport -model fft -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.verbose.rpt 
Command       syn_report done; 0.401 sec.
Execute       db_write -model fft -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.adb 
Command       db_write done; 0.136 sec.
Execute       gen_tb_info fft -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autocorrelation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Autocorrelation -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'music_fdiv_32ns_32ns_32_16_1' to 'music_fdiv_32ns_3ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fdiv_32ns_3ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3jbC': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autocorrelation'.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 820.756 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl Autocorrelation -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/Autocorrelation -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl Autocorrelation -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/Autocorrelation 
Execute       gen_rtl Autocorrelation -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/Autocorrelation 
Execute       syn_report -csynth -model Autocorrelation -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/Autocorrelation_csynth.rpt 
Execute       syn_report -rtlxml -model Autocorrelation -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/Autocorrelation_csynth.xml 
Execute       syn_report -verbosereport -model Autocorrelation -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.verbose.rpt 
Command       syn_report done; 0.162 sec.
Execute       db_write -model Autocorrelation -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.adb 
Command       db_write done; 0.113 sec.
Execute       gen_tb_info Autocorrelation -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qrf_magnitude_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model qrf_magnitude<float> -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'music_fadd_32ns_32ns_32_5_full_dsp_1' to 'music_fadd_32ns_3ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fcmp_32ns_32ns_1_2_1' to 'music_fcmp_32ns_3pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fsqrt_32ns_32ns_32_12_1' to 'music_fsqrt_32ns_qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3ocq': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fcmp_32ns_3pcA': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fdiv_32ns_3ncg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsqrt_32ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'qrf_magnitude_float_s'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 822.264 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl qrf_magnitude<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/qrf_magnitude_float_s -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl qrf_magnitude<float> -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/qrf_magnitude_float_s 
Execute       gen_rtl qrf_magnitude<float> -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/qrf_magnitude_float_s 
Execute       syn_report -csynth -model qrf_magnitude<float> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/qrf_magnitude_float_s_csynth.rpt 
Execute       syn_report -rtlxml -model qrf_magnitude<float> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/qrf_magnitude_float_s_csynth.xml 
Execute       syn_report -verbosereport -model qrf_magnitude<float> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.verbose.rpt 
Command       syn_report done; 0.276 sec.
Execute       db_write -model qrf_magnitude<float> -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.adb 
Command       db_write done; 0.173 sec.
Execute       gen_tb_info qrf_magnitude<float> -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qrf_givens_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model qrf_givens<float> -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'music_fsub_32ns_32ns_32_5_full_dsp_0' to 'music_fsub_32ns_3rcU' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'qrf_givens_float_s' is 31226 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3ocq': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fcmp_32ns_3pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fdiv_32ns_3ncg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3jbC': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'qrf_givens_float_s'.
Command       create_rtl_model done; 0.465 sec.
INFO: [HLS 200-111]  Elapsed time: 1.533 seconds; current allocated memory: 827.815 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl qrf_givens<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/qrf_givens_float_s -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl qrf_givens<float> -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/qrf_givens_float_s 
Execute       gen_rtl qrf_givens<float> -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/qrf_givens_float_s 
Execute       syn_report -csynth -model qrf_givens<float> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/qrf_givens_float_s_csynth.rpt 
Command       syn_report done; 0.166 sec.
Execute       syn_report -rtlxml -model qrf_givens<float> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/qrf_givens_float_s_csynth.xml 
Execute       syn_report -verbosereport -model qrf_givens<float> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.verbose.rpt 
Command       syn_report done; 0.551 sec.
Execute       db_write -model qrf_givens<float> -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.adb 
Command       db_write done; 0.341 sec.
Execute       gen_tb_info qrf_givens<float> -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qrf_alt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model qrf_alt -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'qrf_alt_CONFIG_BATCH_CNTS' to 'qrf_alt_CONFIG_BAsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'qrf_alt_CONFIG_SEQUENCE_0' to 'qrf_alt_CONFIG_SEtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'qrf_alt_CONFIG_SEQUENCE_1' to 'qrf_alt_CONFIG_SEudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'qrf_alt_CONFIG_SEQUENCE_2' to 'qrf_alt_CONFIG_SEvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3ocq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3jbC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'qrf_alt'.
Command       create_rtl_model done; 0.407 sec.
INFO: [HLS 200-111]  Elapsed time: 2.172 seconds; current allocated memory: 832.522 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl qrf_alt -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/qrf_alt -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl qrf_alt -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/qrf_alt 
Execute       gen_rtl qrf_alt -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/qrf_alt 
Execute       syn_report -csynth -model qrf_alt -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/qrf_alt_csynth.rpt 
Command       syn_report done; 0.206 sec.
Execute       syn_report -rtlxml -model qrf_alt -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/qrf_alt_csynth.xml 
Execute       syn_report -verbosereport -model qrf_alt -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.verbose.rpt 
Command       syn_report done; 0.892 sec.
Execute       db_write -model qrf_alt -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.adb 
Command       db_write done; 0.485 sec.
Execute       gen_tb_info qrf_alt -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eig_decompose' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model eig_decompose -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'eig_decompose_Q_temp_M_real' to 'eig_decompose_Q_twdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eig_decompose_Q_temp_M_imag' to 'eig_decompose_Q_txdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eig_decompose_R_temp_M_real' to 'eig_decompose_R_tyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eig_decompose_R_temp_M_imag' to 'eig_decompose_R_tzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eig_decompose_Rx_temp_M_real' to 'eig_decompose_Rx_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eig_decompose_Rx_temp_M_imag' to 'eig_decompose_Rx_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eig_decompose_eig_mat_M_real' to 'eig_decompose_eigCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eig_decompose_eig_mat_M_imag' to 'eig_decompose_eigDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fdiv_32ns_3ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3jbC': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsqrt_32ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eig_decompose'.
Command       create_rtl_model done; 0.367 sec.
INFO: [HLS 200-111]  Elapsed time: 3.167 seconds; current allocated memory: 836.520 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl eig_decompose -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/eig_decompose -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl eig_decompose -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/eig_decompose 
Execute       gen_rtl eig_decompose -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/eig_decompose 
Execute       syn_report -csynth -model eig_decompose -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/eig_decompose_csynth.rpt 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model eig_decompose -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/eig_decompose_csynth.xml 
Execute       syn_report -verbosereport -model eig_decompose -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.verbose.rpt 
Command       syn_report done; 1.017 sec.
Execute       db_write -model eig_decompose -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.adb 
Command       db_write done; 0.499 sec.
Execute       gen_tb_info eig_decompose -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_eigval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sort_eigval -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'music_fcmp_32ns_3pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mux_42_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_eigval'.
INFO: [HLS 200-111]  Elapsed time: 2.974 seconds; current allocated memory: 837.955 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl sort_eigval -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/sort_eigval -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl sort_eigval -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/sort_eigval 
Execute       gen_rtl sort_eigval -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/sort_eigval 
Execute       syn_report -csynth -model sort_eigval -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/sort_eigval_csynth.rpt 
Execute       syn_report -rtlxml -model sort_eigval -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/sort_eigval_csynth.xml 
Execute       syn_report -verbosereport -model sort_eigval -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.verbose.rpt 
Command       syn_report done; 0.117 sec.
Execute       db_write -model sort_eigval -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.adb 
Command       db_write done; 0.183 sec.
Execute       gen_tb_info sort_eigval -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model scaled_fixed2ieee -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'music_mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 838.706 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/scaled_fixed2ieee -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/scaled_fixed2ieee 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/scaled_fixed2ieee 
Execute       syn_report -csynth -model scaled_fixed2ieee -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/scaled_fixed2ieee_csynth.rpt 
Execute       syn_report -rtlxml -model scaled_fixed2ieee -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/scaled_fixed2ieee_csynth.xml 
Execute       syn_report -verbosereport -model scaled_fixed2ieee -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.verbose.rpt 
Command       syn_report done; 0.115 sec.
Execute       db_write -model scaled_fixed2ieee -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.adb 
Command       db_write done; 0.191 sec.
Execute       gen_tb_info scaled_fixed2ieee -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sin_or_cos<double> -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doubleEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doubleGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doubleIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doubleJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_170ns_53ns_223_5_1' to 'music_mul_170ns_5KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_49ns_49ns_98_2_1' to 'music_mul_49ns_49Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_56ns_52s_108_2_1' to 'music_mul_56ns_52Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_49ns_44s_93_2_1' to 'music_mul_49ns_44Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_42ns_33ns_75_2_1' to 'music_mul_42ns_33OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_64s_63ns_126_5_1' to 'music_mul_64s_63nPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_mul_170ns_5KfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mul_42ns_33OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mul_49ns_44Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mul_49ns_49Lf8': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mul_56ns_52Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mul_64s_63nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mux_164_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mux_83_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
Command       create_rtl_model done; 0.315 sec.
INFO: [HLS 200-111]  Elapsed time: 1.003 seconds; current allocated memory: 840.379 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl sin_or_cos<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/sin_or_cos_double_s -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl sin_or_cos<double> -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/sin_or_cos_double_s 
Execute       gen_rtl sin_or_cos<double> -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/sin_or_cos_double_s 
Execute       syn_report -csynth -model sin_or_cos<double> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/sin_or_cos_double_s_csynth.rpt 
Execute       syn_report -rtlxml -model sin_or_cos<double> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/sin_or_cos_double_s_csynth.xml 
Execute       syn_report -verbosereport -model sin_or_cos<double> -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.verbose.rpt 
Command       syn_report done; 0.278 sec.
Execute       db_write -model sin_or_cos<double> -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.adb 
Command       db_write done; 0.254 sec.
Execute       gen_tb_info sin_or_cos<double> -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'music' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model music -vendor xilinx -mg_file C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'music/X' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'music/DOA_src' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'music/DOA_interfer' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'music' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'music_FFT_Buffer_M_real' to 'music_FFT_Buffer_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_FFT_Buffer_M_imag' to 'music_FFT_Buffer_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_Autocorr_Buffer_M_r' to 'music_Autocorr_BuShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_Autocorr_Buffer_M_i' to 'music_Autocorr_BuThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_a_theta_M_real' to 'music_a_theta_M_rUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_a_theta_M_imag' to 'music_a_theta_M_iVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fpext_32ns_64_2_1' to 'music_fpext_32ns_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_dmul_64ns_64ns_64_6_max_dsp_1' to 'music_dmul_64ns_6Xh4' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'music/DOA_src' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'music/DOA_interfer' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'music_ddiv_64ns_6lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_dmul_64ns_6Xh4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3jbC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fpext_32ns_WhU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fptrunc_64nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'music'.
Command       create_rtl_model done; 0.762 sec.
INFO: [HLS 200-111]  Elapsed time: 1.722 seconds; current allocated memory: 845.323 MB.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl music -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/systemc/music -synmodules bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music 
Execute       gen_rtl music -istop -style xilinx -f -lang vhdl -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/vhdl/music 
Command       gen_rtl done; 0.217 sec.
Execute       gen_rtl music -istop -style xilinx -f -lang vlog -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/verilog/music 
Command       gen_rtl done; 0.111 sec.
Execute       syn_report -csynth -model music -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/music_csynth.rpt 
Command       syn_report done; 0.113 sec.
Execute       syn_report -rtlxml -model music -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/syn/report/music_csynth.xml 
Command       syn_report done; 0.104 sec.
Execute       syn_report -verbosereport -model music -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.verbose.rpt 
Command       syn_report done; 1.967 sec.
Execute       db_write -model music -f -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.adb 
Command       db_write done; 0.686 sec.
Execute       gen_tb_info music -p C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music 
Execute       export_constraint_db -f -tool general -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.constraint.tcl 
Execute       syn_report -designview -model music -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.design.xml 
Command       syn_report done; 1.039 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model music -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model music -o C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks music 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain music 
INFO-FLOW: Model list for RTL component generation: bit_reverse scaled_fixed2ieee.1 sin_or_cos<float> fft Autocorrelation qrf_magnitude<float> qrf_givens<float> qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos<double> music
INFO-FLOW: Handling components in module [bit_reverse] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
INFO-FLOW: Handling components in module [scaled_fixed2ieee_1] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
INFO-FLOW: Handling components in module [sin_or_cos_float_s] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO-FLOW: Found component music_mul_80ns_24fYi.
INFO-FLOW: Append model music_mul_80ns_24fYi
INFO-FLOW: Found component music_mux_83_1_1_1.
INFO-FLOW: Append model music_mux_83_1_1_1
INFO-FLOW: Found component music_mux_164_1_1_1.
INFO-FLOW: Append model music_mux_164_1_1_1
INFO-FLOW: Found component music_mux_164_1_1_1.
INFO-FLOW: Append model music_mux_164_1_1_1
INFO-FLOW: Found component music_mul_mul_15ng8j.
INFO-FLOW: Append model music_mul_mul_15ng8j
INFO-FLOW: Found component music_mul_mul_15nhbi.
INFO-FLOW: Append model music_mul_mul_15nhbi
INFO-FLOW: Found component sin_or_cos_float_bkb.
INFO-FLOW: Append model sin_or_cos_float_bkb
INFO-FLOW: Found component sin_or_cos_float_cud.
INFO-FLOW: Append model sin_or_cos_float_cud
INFO-FLOW: Found component sin_or_cos_float_dEe.
INFO-FLOW: Append model sin_or_cos_float_dEe
INFO-FLOW: Found component sin_or_cos_float_eOg.
INFO-FLOW: Append model sin_or_cos_float_eOg
INFO-FLOW: Handling components in module [fft] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.compgen.tcl 
INFO-FLOW: Found component music_faddfsub_32ibs.
INFO-FLOW: Append model music_faddfsub_32ibs
INFO-FLOW: Found component music_fmul_32ns_3jbC.
INFO-FLOW: Append model music_fmul_32ns_3jbC
INFO-FLOW: Found component music_fptrunc_64nkbM.
INFO-FLOW: Append model music_fptrunc_64nkbM
INFO-FLOW: Found component music_ddiv_64ns_6lbW.
INFO-FLOW: Append model music_ddiv_64ns_6lbW
INFO-FLOW: Found component music_sitodp_32nsmb6.
INFO-FLOW: Append model music_sitodp_32nsmb6
INFO-FLOW: Found component fft_X_R.
INFO-FLOW: Append model fft_X_R
INFO-FLOW: Handling components in module [Autocorrelation] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
INFO-FLOW: Found component music_fdiv_32ns_3ncg.
INFO-FLOW: Append model music_fdiv_32ns_3ncg
INFO-FLOW: Handling components in module [qrf_magnitude_float_s] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.compgen.tcl 
INFO-FLOW: Found component music_fadd_32ns_3ocq.
INFO-FLOW: Append model music_fadd_32ns_3ocq
INFO-FLOW: Found component music_fcmp_32ns_3pcA.
INFO-FLOW: Append model music_fcmp_32ns_3pcA
INFO-FLOW: Found component music_fsqrt_32ns_qcK.
INFO-FLOW: Append model music_fsqrt_32ns_qcK
INFO-FLOW: Handling components in module [qrf_givens_float_s] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.compgen.tcl 
INFO-FLOW: Found component music_fsub_32ns_3rcU.
INFO-FLOW: Append model music_fsub_32ns_3rcU
INFO-FLOW: Handling components in module [qrf_alt] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.compgen.tcl 
INFO-FLOW: Found component qrf_alt_CONFIG_BAsc4.
INFO-FLOW: Append model qrf_alt_CONFIG_BAsc4
INFO-FLOW: Found component qrf_alt_CONFIG_SEtde.
INFO-FLOW: Append model qrf_alt_CONFIG_SEtde
INFO-FLOW: Found component qrf_alt_CONFIG_SEudo.
INFO-FLOW: Append model qrf_alt_CONFIG_SEudo
INFO-FLOW: Found component qrf_alt_CONFIG_SEvdy.
INFO-FLOW: Append model qrf_alt_CONFIG_SEvdy
INFO-FLOW: Found component qrf_alt_q_i_M_real.
INFO-FLOW: Append model qrf_alt_q_i_M_real
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Handling components in module [eig_decompose] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.compgen.tcl 
INFO-FLOW: Found component music_mux_42_32_1_1.
INFO-FLOW: Append model music_mux_42_32_1_1
INFO-FLOW: Found component eig_decompose_Q_twdI.
INFO-FLOW: Append model eig_decompose_Q_twdI
INFO-FLOW: Handling components in module [sort_eigval] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.compgen.tcl 
INFO-FLOW: Handling components in module [scaled_fixed2ieee] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO-FLOW: Handling components in module [sin_or_cos_double_s] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.compgen.tcl 
INFO-FLOW: Found component music_mul_170ns_5KfY.
INFO-FLOW: Append model music_mul_170ns_5KfY
INFO-FLOW: Found component music_mul_49ns_49Lf8.
INFO-FLOW: Append model music_mul_49ns_49Lf8
INFO-FLOW: Found component music_mul_56ns_52Mgi.
INFO-FLOW: Append model music_mul_56ns_52Mgi
INFO-FLOW: Found component music_mul_49ns_44Ngs.
INFO-FLOW: Append model music_mul_49ns_44Ngs
INFO-FLOW: Found component music_mul_42ns_33OgC.
INFO-FLOW: Append model music_mul_42ns_33OgC
INFO-FLOW: Found component music_mul_64s_63nPgM.
INFO-FLOW: Append model music_mul_64s_63nPgM
INFO-FLOW: Found component sin_or_cos_doubleEe0.
INFO-FLOW: Append model sin_or_cos_doubleEe0
INFO-FLOW: Found component sin_or_cos_doubleFfa.
INFO-FLOW: Append model sin_or_cos_doubleFfa
INFO-FLOW: Found component sin_or_cos_doubleGfk.
INFO-FLOW: Append model sin_or_cos_doubleGfk
INFO-FLOW: Found component sin_or_cos_doubleHfu.
INFO-FLOW: Append model sin_or_cos_doubleHfu
INFO-FLOW: Found component sin_or_cos_doubleIfE.
INFO-FLOW: Append model sin_or_cos_doubleIfE
INFO-FLOW: Found component sin_or_cos_doubleJfO.
INFO-FLOW: Append model sin_or_cos_doubleJfO
INFO-FLOW: Handling components in module [music] ... 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.compgen.tcl 
INFO-FLOW: Found component music_fpext_32ns_WhU.
INFO-FLOW: Append model music_fpext_32ns_WhU
INFO-FLOW: Found component music_dmul_64ns_6Xh4.
INFO-FLOW: Append model music_dmul_64ns_6Xh4
INFO-FLOW: Found component music_fc.
INFO-FLOW: Append model music_fc
INFO-FLOW: Found component music_theta.
INFO-FLOW: Append model music_theta
INFO-FLOW: Found component music_FFT_Buffer_QgW.
INFO-FLOW: Append model music_FFT_Buffer_QgW
INFO-FLOW: Found component music_Xj_f_M_real.
INFO-FLOW: Append model music_Xj_f_M_real
INFO-FLOW: Found component music_Autocorr_BuShg.
INFO-FLOW: Append model music_Autocorr_BuShg
INFO-FLOW: Found component music_Un_M_real.
INFO-FLOW: Append model music_Un_M_real
INFO-FLOW: Found component music_AUU_M_real.
INFO-FLOW: Append model music_AUU_M_real
INFO-FLOW: Found component music_w_M_real.
INFO-FLOW: Append model music_w_M_real
INFO-FLOW: Append model bit_reverse
INFO-FLOW: Append model scaled_fixed2ieee_1
INFO-FLOW: Append model sin_or_cos_float_s
INFO-FLOW: Append model fft
INFO-FLOW: Append model Autocorrelation
INFO-FLOW: Append model qrf_magnitude_float_s
INFO-FLOW: Append model qrf_givens_float_s
INFO-FLOW: Append model qrf_alt
INFO-FLOW: Append model eig_decompose
INFO-FLOW: Append model sort_eigval
INFO-FLOW: Append model scaled_fixed2ieee
INFO-FLOW: Append model sin_or_cos_double_s
INFO-FLOW: Append model music
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: music_mul_80ns_24fYi music_mux_83_1_1_1 music_mux_164_1_1_1 music_mux_164_1_1_1 music_mul_mul_15ng8j music_mul_mul_15nhbi sin_or_cos_float_bkb sin_or_cos_float_cud sin_or_cos_float_dEe sin_or_cos_float_eOg music_faddfsub_32ibs music_fmul_32ns_3jbC music_fptrunc_64nkbM music_ddiv_64ns_6lbW music_sitodp_32nsmb6 fft_X_R music_fdiv_32ns_3ncg music_fadd_32ns_3ocq music_fcmp_32ns_3pcA music_fsqrt_32ns_qcK music_fsub_32ns_3rcU qrf_alt_CONFIG_BAsc4 qrf_alt_CONFIG_SEtde qrf_alt_CONFIG_SEudo qrf_alt_CONFIG_SEvdy qrf_alt_q_i_M_real fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A music_mux_42_32_1_1 eig_decompose_Q_twdI music_mul_170ns_5KfY music_mul_49ns_49Lf8 music_mul_56ns_52Mgi music_mul_49ns_44Ngs music_mul_42ns_33OgC music_mul_64s_63nPgM sin_or_cos_doubleEe0 sin_or_cos_doubleFfa sin_or_cos_doubleGfk sin_or_cos_doubleHfu sin_or_cos_doubleIfE sin_or_cos_doubleJfO music_fpext_32ns_WhU music_dmul_64ns_6Xh4 music_fc music_theta music_FFT_Buffer_QgW music_Xj_f_M_real music_Autocorr_BuShg music_Un_M_real music_AUU_M_real music_w_M_real bit_reverse scaled_fixed2ieee_1 sin_or_cos_float_s fft Autocorrelation qrf_magnitude_float_s qrf_givens_float_s qrf_alt eig_decompose sort_eigval scaled_fixed2ieee sin_or_cos_double_s music
INFO-FLOW: To file: write model music_mul_80ns_24fYi
INFO-FLOW: To file: write model music_mux_83_1_1_1
INFO-FLOW: To file: write model music_mux_164_1_1_1
INFO-FLOW: To file: write model music_mux_164_1_1_1
INFO-FLOW: To file: write model music_mul_mul_15ng8j
INFO-FLOW: To file: write model music_mul_mul_15nhbi
INFO-FLOW: To file: write model sin_or_cos_float_bkb
INFO-FLOW: To file: write model sin_or_cos_float_cud
INFO-FLOW: To file: write model sin_or_cos_float_dEe
INFO-FLOW: To file: write model sin_or_cos_float_eOg
INFO-FLOW: To file: write model music_faddfsub_32ibs
INFO-FLOW: To file: write model music_fmul_32ns_3jbC
INFO-FLOW: To file: write model music_fptrunc_64nkbM
INFO-FLOW: To file: write model music_ddiv_64ns_6lbW
INFO-FLOW: To file: write model music_sitodp_32nsmb6
INFO-FLOW: To file: write model fft_X_R
INFO-FLOW: To file: write model music_fdiv_32ns_3ncg
INFO-FLOW: To file: write model music_fadd_32ns_3ocq
INFO-FLOW: To file: write model music_fcmp_32ns_3pcA
INFO-FLOW: To file: write model music_fsqrt_32ns_qcK
INFO-FLOW: To file: write model music_fsub_32ns_3rcU
INFO-FLOW: To file: write model qrf_alt_CONFIG_BAsc4
INFO-FLOW: To file: write model qrf_alt_CONFIG_SEtde
INFO-FLOW: To file: write model qrf_alt_CONFIG_SEudo
INFO-FLOW: To file: write model qrf_alt_CONFIG_SEvdy
INFO-FLOW: To file: write model qrf_alt_q_i_M_real
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model music_mux_42_32_1_1
INFO-FLOW: To file: write model eig_decompose_Q_twdI
INFO-FLOW: To file: write model music_mul_170ns_5KfY
INFO-FLOW: To file: write model music_mul_49ns_49Lf8
INFO-FLOW: To file: write model music_mul_56ns_52Mgi
INFO-FLOW: To file: write model music_mul_49ns_44Ngs
INFO-FLOW: To file: write model music_mul_42ns_33OgC
INFO-FLOW: To file: write model music_mul_64s_63nPgM
INFO-FLOW: To file: write model sin_or_cos_doubleEe0
INFO-FLOW: To file: write model sin_or_cos_doubleFfa
INFO-FLOW: To file: write model sin_or_cos_doubleGfk
INFO-FLOW: To file: write model sin_or_cos_doubleHfu
INFO-FLOW: To file: write model sin_or_cos_doubleIfE
INFO-FLOW: To file: write model sin_or_cos_doubleJfO
INFO-FLOW: To file: write model music_fpext_32ns_WhU
INFO-FLOW: To file: write model music_dmul_64ns_6Xh4
INFO-FLOW: To file: write model music_fc
INFO-FLOW: To file: write model music_theta
INFO-FLOW: To file: write model music_FFT_Buffer_QgW
INFO-FLOW: To file: write model music_Xj_f_M_real
INFO-FLOW: To file: write model music_Autocorr_BuShg
INFO-FLOW: To file: write model music_Un_M_real
INFO-FLOW: To file: write model music_AUU_M_real
INFO-FLOW: To file: write model music_w_M_real
INFO-FLOW: To file: write model bit_reverse
INFO-FLOW: To file: write model scaled_fixed2ieee_1
INFO-FLOW: To file: write model sin_or_cos_float_s
INFO-FLOW: To file: write model fft
INFO-FLOW: To file: write model Autocorrelation
INFO-FLOW: To file: write model qrf_magnitude_float_s
INFO-FLOW: To file: write model qrf_givens_float_s
INFO-FLOW: To file: write model qrf_alt
INFO-FLOW: To file: write model eig_decompose
INFO-FLOW: To file: write model sort_eigval
INFO-FLOW: To file: write model scaled_fixed2ieee
INFO-FLOW: To file: write model sin_or_cos_double_s
INFO-FLOW: To file: write model music
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.102 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.148 sec.
Command       ap_source done; 0.148 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'music_mul_80ns_24fYi_MulnS_0'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_bkb_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_cud_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_dEe_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_eOg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.386 sec.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'fft_X_R_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.278 sec.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.151 sec.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'qrf_alt_CONFIG_BAsc4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'qrf_alt_CONFIG_SEtde_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'qrf_alt_CONFIG_SEudo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'qrf_alt_CONFIG_SEvdy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'qrf_alt_q_i_M_real_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'to_rot_0_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'to_rot_1_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'to_rot_2_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rotations_V_M_real_s_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rotations_V_M_real_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rotations_V_M_real_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rotations_V_M_real_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rotations_V_M_real_4_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rotations_V_M_imag_s_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rotations_V_M_imag_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rotations_V_M_imag_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rotations_V_M_imag_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rotations_V_M_imag_4_U(fifo_w32_d2_A)' using Shift Registers.
Command       ap_source done; 0.634 sec.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'eig_decompose_Q_twdI_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'music_mul_170ns_5KfY_MulnS_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'music_mul_49ns_49Lf8_MulnS_2'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'music_mul_56ns_52Mgi_MulnS_3'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'music_mul_49ns_44Ngs_MulnS_4'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'music_mul_42ns_33OgC_MulnS_5'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'music_mul_64s_63nPgM_MulnS_6'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleEe0_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleFfa_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleGfk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleHfu_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleIfE_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleJfO_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.684 sec.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_fc_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_theta_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_FFT_Buffer_QgW_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_Xj_f_M_real_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_Autocorr_BuShg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_Un_M_real_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_AUU_M_real_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_w_M_real_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.534 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.108 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.155 sec.
Command       ap_source done; 0.156 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=music xml_exists=0
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.145 sec.
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.compgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.constraint.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=76 #gSsdmPorts=4
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.compgen.dataonly.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.constraint.tcl 
Execute       sc_get_clocks music 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_ddiv_29_no_dsp_64_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_fsqrt_10_no_dsp_32_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_fsub_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/impl/misc/music_ap_sitodp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/bit_reverse.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee_1.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_float_s.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/Autocorrelation.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_magnitude_float_s.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_givens_float_s.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/qrf_alt.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/eig_decompose.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sort_eigval.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/scaled_fixed2ieee.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/sin_or_cos_double_s.tbgen.tcl 
Execute       source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/music.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:37 ; elapsed = 00:04:21 . Memory (MB): peak = 990.723 ; gain = 900.625
INFO: [VHDL 208-304] Generating VHDL RTL for music.
INFO: [VLOG 209-307] Generating Verilog RTL for music.
Command     autosyn done; 53.739 sec.
Command   csynth_design done; 258.588 sec.
Command ap_source done; 260.199 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 20:34:22 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.131 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.191 sec.
Command     ap_source done; 0.191 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.116 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.251 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.492 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.994 sec.
Command ap_source done; error code: 1; 8.494 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 20:35:26 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.113 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.161 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.161 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.296 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.502 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.53 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.479 sec.
Command ap_source done; 11.989 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 20:38:36 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.166 sec.
Command     ap_source done; 0.166 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.125 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.262 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.477 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.315 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.373 sec.
Command ap_source done; 12.858 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 20:40:57 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.113 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.161 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.133 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.268 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.476 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.581 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.691 sec.
Command ap_source done; 13.174 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 20:42:04 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.163 sec.
Command     ap_source done; 0.164 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.117 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.247 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.456 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.93 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.895 sec.
Command ap_source done; 14.359 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 20:50:22 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.112 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.161 sec.
Command     ap_source done; 0.161 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.107 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.243 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.451 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.973 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.016 sec.
Command ap_source done; 14.475 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 20:53:56 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.112 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.16 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.092 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.225 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.433 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.176 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.238 sec.
Command ap_source done; 14.679 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 20:56:12 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.111 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.159 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.101 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.235 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.443 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.149 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.312 sec.
Command ap_source done; 14.763 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 21:06:37 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.113 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.162 sec.
Command     ap_source done; 0.162 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.111 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.242 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.452 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.603 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.595 sec.
Command ap_source done; 15.054 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 21:24:29 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.114 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.163 sec.
Command     ap_source done; 0.163 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.116 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.247 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.459 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.601 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.705 sec.
Command ap_source done; 15.172 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 21:44:24 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.113 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.161 sec.
Command     ap_source done; 0.162 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.111 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.243 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.492 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.469 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 10.305 sec.
Command ap_source done; error code: 1; 11.805 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 21:45:36 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.123 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.171 sec.
Command     ap_source done; 0.171 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.102 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.235 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.452 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.391 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.295 sec.
Command ap_source done; 12.755 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 21:46:31 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.112 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.16 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.107 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.243 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.449 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.335 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.266 sec.
Command ap_source done; 12.723 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 21:49:47 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.178 sec.
Command     ap_source done; 0.179 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.123 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.258 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.488 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.377 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.097 sec.
Command ap_source done; 21.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 21:53:13 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.118 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.136 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.267 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.487 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.964 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.947 sec.
Command ap_source done; 14.442 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 21:56:54 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.112 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.106 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.237 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.445 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.991 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.021 sec.
Command ap_source done; 14.474 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1 opened at Wed Jul 29 21:57:49 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.113 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.12 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.335 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.548 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/DOA_Estimation_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/test.cpp 
Execute     is_encrypted C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.006 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.091 sec.
Command ap_source done; 14.647 sec.
Execute cleanup_all 
