
---------- Begin Simulation Statistics ----------
final_tick                                90683153500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252818                       # Simulator instruction rate (inst/s)
host_mem_usage                                 862092                       # Number of bytes of host memory used
host_op_rate                                   257434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   395.54                       # Real time elapsed on the host
host_tick_rate                              229263065                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101825745                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090683                       # Number of seconds simulated
sim_ticks                                 90683153500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.935579                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8904413                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8910153                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 31                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1357564                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          13969908                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                113                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             203                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               90                       # Number of indirect misses.
system.cpu.branchPred.lookups                17875484                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  643634                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101825745                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.813663                       # CPI: cycles per instruction
system.cpu.discardedOps                       1839676                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           52939156                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          26434867                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10437679                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                153                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        24880335                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.551370                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        181366307                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   9      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                64640826     63.48%     63.48% # Class of committed instruction
system.cpu.op_class_0::IntMult                    133      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       3      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     29      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     34      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     36      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    26      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::MemRead               26916802     26.43%     89.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10267847     10.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101825745                       # Class of committed instruction
system.cpu.tickCycles                       156485972                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        98757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230536                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1242400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          321                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2486078                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            321                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              42074                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        85128                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13629                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89698                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42074                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       362308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 362308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13881600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13881600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              131779                       # Request fanout histogram
system.membus.reqLayer0.occupancy           600705500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          713217250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            835243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          475                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          518426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408428                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408428                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           729                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       834514                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3727823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3729756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        77056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    126745024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126822080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           99078                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5448192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1342756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000240                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015484                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1342434     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    322      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1342756                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1980963000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1864416500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1093500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   85                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1111814                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1111899                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  85                       # number of overall hits
system.l2.overall_hits::.cpu.data             1111814                       # number of overall hits
system.l2.overall_hits::total                 1111899                       # number of overall hits
system.l2.demand_misses::.cpu.inst                644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             131128                       # number of demand (read+write) misses
system.l2.demand_misses::total                 131772                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               644                       # number of overall misses
system.l2.overall_misses::.cpu.data            131128                       # number of overall misses
system.l2.overall_misses::total                131772                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49614000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11329678500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11379292500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49614000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11329678500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11379292500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              729                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1242942                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1243671                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             729                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1242942                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1243671                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.883402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.105498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.883402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.105498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77040.372671                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86401.672412                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86355.921592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77040.372671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86401.672412                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86355.921592                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               85128                       # number of writebacks
system.l2.writebacks::total                     85128                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        131128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            131772                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       131128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           131772                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43174000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10018398500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10061572500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43174000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10018398500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10061572500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.883402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.105498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.883402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.105498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105954                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67040.372671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76401.672412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76355.921592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67040.372671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76401.672412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76355.921592                       # average overall mshr miss latency
system.l2.replacements                          99078                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       737449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           737449                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       737449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       737449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          475                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              475                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          475                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          475                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            318730                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                318730                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           89698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7943073000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7943073000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        408428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            408428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.219618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.219618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88553.512899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88553.512899                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        89698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7046093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7046093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.219618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.219618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78553.512899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78553.512899                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49614000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49614000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.883402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.883402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77040.372671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77040.372671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43174000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43174000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.883402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.883402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67040.372671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67040.372671                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        793084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            793084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        41430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           41430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3386605500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3386605500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       834514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        834514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.049646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81742.831282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81742.831282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        41430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2972305500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2972305500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.049646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71742.831282                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71742.831282                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28160.429830                       # Cycle average of tags in use
system.l2.tags.total_refs                     2486070                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    131846                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.855862                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.068491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       135.637225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28013.724114                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.854911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.859388                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          995                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4774                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26999                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20020462                       # Number of tag accesses
system.l2.tags.data_accesses                 20020462                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          41216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8392192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8433408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5448192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5448192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          131128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        85128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              85128                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            454506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          92544113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              92998619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       454506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           454506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       60079428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60079428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       60079428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           454506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         92544113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            153078047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     85128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    131039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003794288750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4951                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4951                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              366157                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              80274                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131772                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      85128                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131772                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    85128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     89                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5304                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2168793750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  658415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4637850000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16469.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35219.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66822                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31477                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131772                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                85128                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  117542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       118492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.093340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.405172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.695691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        87809     74.11%     74.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19396     16.37%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5245      4.43%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1762      1.49%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1608      1.36%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          500      0.42%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          390      0.33%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          508      0.43%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1274      1.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       118492                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.596243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.967912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.779883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4826     97.48%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           27      0.55%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           91      1.84%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4951                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.190063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.155501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.089542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2151     43.45%     43.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.96%     45.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2328     47.02%     92.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              364      7.35%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.16%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4951                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8427712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5446912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8433408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5448192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        92.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   90524088500                       # Total gap between requests
system.mem_ctrls.avgGap                     417354.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      8386496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5446912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 454505.587964582606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 92481300.840513885021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60065313.013182759285                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       131128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        85128                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16794000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4621056000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2144929590750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26077.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35240.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25196522.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            421188600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            223867050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           468319740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          219840300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7158097440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15936057150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21402493440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45829863720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.384539                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  55481330000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3027960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32173863500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            424844280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            225810090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           471896880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          224423460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7158097440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16069055250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21290495040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45864622440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.767837                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55188291250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3027960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32466902250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     32396238                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32396238                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32396238                       # number of overall hits
system.cpu.icache.overall_hits::total        32396238                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          729                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            729                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          729                       # number of overall misses
system.cpu.icache.overall_misses::total           729                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52343000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52343000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52343000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52343000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32396967                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32396967                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32396967                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32396967                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71801.097394                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71801.097394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71801.097394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71801.097394                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          475                       # number of writebacks
system.cpu.icache.writebacks::total               475                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          729                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          729                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          729                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          729                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51614000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51614000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70801.097394                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70801.097394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70801.097394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70801.097394                       # average overall mshr miss latency
system.cpu.icache.replacements                    475                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32396238                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32396238                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          729                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           729                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52343000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52343000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32396967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32396967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71801.097394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71801.097394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          729                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          729                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51614000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51614000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70801.097394                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70801.097394                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.086062                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32396967                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               729                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44440.283951                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.086062                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64794663                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64794663                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36048423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36048423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36048542                       # number of overall hits
system.cpu.dcache.overall_hits::total        36048542                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1282830                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1282830                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1282833                       # number of overall misses
system.cpu.dcache.overall_misses::total       1282833                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28643848500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28643848500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28643848500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28643848500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     37331253                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37331253                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37331375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37331375                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034363                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034363                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034363                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034363                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22328.639414                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22328.639414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22328.587197                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22328.587197                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       737449                       # number of writebacks
system.cpu.dcache.writebacks::total            737449                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        39884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39884                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39884                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1242946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1242946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1242949                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1242949                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24912241500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24912241500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24912497500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24912497500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033295                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033295                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033295                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033295                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20042.899289                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20042.899289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20043.056875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20043.056875                       # average overall mshr miss latency
system.cpu.dcache.replacements                1241925                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26230452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26230452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       834684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        834684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13832076500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13832076500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     27065136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27065136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16571.632498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16571.632498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       834511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       834511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12994474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12994474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15571.363349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15571.363349                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9817971                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9817971                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       448139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       448139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14811551000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14811551000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10266110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10266110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33051.243030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33051.243030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        39711                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        39711                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       408428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       408428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11917553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11917553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29179.080523                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29179.080523                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.024590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       256000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       256000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31571.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31571.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30571.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30571.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.981513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37291563                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1242949                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.002488                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.981513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75905843                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75905843                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  90683153500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90683153500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
