# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ECE_327_Project_4.srcs/sources_1/new/MST.v" \
"../../../../../Downloads/memory.v" \
"../../../../../Downloads/top_module.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
