SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -3
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc6slx25
SET_PREFERENCE projectname MEM_DEF_CNT_DIST
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ftg256
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_PARAMETER component_name MEM_DEF_CNT_DIST
SET_PARAMETER default_data 0
SET_PARAMETER pipeline_stages 0
SET_PARAMETER reset_qspo false
SET_PARAMETER coefficient_file no_coe_file_loaded
SET_PARAMETER qualify_we_with_i_ce false
SET_PARAMETER reset_qdpo false
SET_PARAMETER common_output_clk false
SET_PARAMETER memory_type simple_dual_port_ram
SET_PARAMETER default_data_radix 16
SET_PARAMETER simple_dual_port_address non_registered
SET_PARAMETER common_output_ce false
SET_PARAMETER depth 64
SET_PARAMETER input_clock_enable false
SET_PARAMETER dual_port_address non_registered
SET_PARAMETER data_width 16
SET_PARAMETER single_port_output_clock_enable false
SET_PARAMETER reset_qsdpo true
SET_PARAMETER sync_reset_qspo false
SET_PARAMETER dual_port_output_clock_enable false
SET_PARAMETER output_options registered
SET_PARAMETER sync_reset_qdpo false
SET_PARAMETER simple_dual_port_output_clock_enable false
SET_PARAMETER input_options non_registered
SET_PARAMETER ce_overrides ce_overrides_sync_controls
SET_PARAMETER sync_reset_qsdpo false
SET_CORE_CLASS com.xilinx.ip.dist_mem_gen_v6_1.dist_mem_gen_v6_1
SET_CORE_PATH C:\Xilinx\14.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem_gen_v6_1\
SET_CORE_GUIPATH C:\Xilinx\14.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem_gen_v6_1\gui\dist_mem_gen_v6_1.tcl
SET_CORE_NAME Distributed Memory Generator
SET_CORE_VERSION 6.1
SET_CORE_VLNV xilinx.com:ip:dist_mem_gen:6.1
SET_CORE_DATASHEET C:\Xilinx\14.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem_gen_v6_1\doc\dist_mem_gen_ds322.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem_gen_v6_1\doc\dist_mem_gen_ds322.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\14.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem_gen_v6_1\doc\dist_mem_gen_v6_1_vinfo.html><Version Information>
