Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 16:26:19 2022
| Host         : LAPTOP-J43FSPQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.359       -0.939                      4                  596        0.103        0.000                      0                  596        4.500        0.000                       0                   222  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.359       -0.939                      4                  596        0.103        0.000                      0                  596        4.500        0.000                       0                   222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.359ns,  Total Violation       -0.939ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 auto/test_error/M_testNum_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_error/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 5.235ns (50.693%)  route 5.092ns (49.307%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.570     5.154    auto/test_error/CLK
    SLICE_X54Y41         FDRE                                         r  auto/test_error/M_testNum_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  auto/test_error/M_testNum_q_reg[3]/Q
                         net (fo=22, routed)          0.803     6.435    auto/test_error/mul/Q[3]
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.296     6.731 r  auto/test_error/mul/out0_i_9__0/O
                         net (fo=5, routed)           0.750     7.481    auto/test_error/mul/out0_i_9__0_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[13])
                                                      3.841    11.322 r  auto/test_error/mul/out0/P[13]
                         net (fo=5, routed)           0.877    12.199    auto/test_error/mul/out0_n_92
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.323 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_40__1/O
                         net (fo=3, routed)           0.319    12.642    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_40__1_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_30__1/O
                         net (fo=2, routed)           0.957    13.723    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_30__1_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.847 f  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_comp_1/O
                         net (fo=1, routed)           0.801    14.648    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.772 f  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3/O
                         net (fo=2, routed)           0.585    15.357    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I1_O)        0.124    15.481 r  auto/test_error/mul/FSM_sequential_M_state_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000    15.481    auto/test_error/mul_n_1
    SLICE_X55Y40         FDRE                                         r  auto/test_error/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.450    14.855    auto/test_error/CLK
    SLICE_X55Y40         FDRE                                         r  auto/test_error/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.029    15.122    auto/test_error/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 auto/test_error/M_testNum_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_error/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 5.359ns (52.533%)  route 4.842ns (47.467%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.570     5.154    auto/test_error/CLK
    SLICE_X54Y41         FDRE                                         r  auto/test_error/M_testNum_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  auto/test_error/M_testNum_q_reg[3]/Q
                         net (fo=22, routed)          0.803     6.435    auto/test_error/mul/Q[3]
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.296     6.731 r  auto/test_error/mul/out0_i_9__0/O
                         net (fo=5, routed)           0.750     7.481    auto/test_error/mul/out0_i_9__0_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[7])
                                                      3.841    11.322 r  auto/test_error/mul/out0/P[7]
                         net (fo=5, routed)           0.783    12.105    auto/test_error/mul/out0_n_98
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.124    12.229 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_43__1/O
                         net (fo=3, routed)           0.598    12.827    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_43__1_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.951 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_34__1/O
                         net (fo=2, routed)           0.619    13.570    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_34__1_n_0
    SLICE_X56Y40         LUT5 (Prop_lut5_I0_O)        0.124    13.694 f  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_26__1/O
                         net (fo=1, routed)           0.492    14.185    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_26__1_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.309 f  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1_comp_1/O
                         net (fo=1, routed)           0.466    14.775    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.899 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_4__2/O
                         net (fo=2, routed)           0.332    15.232    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_4__2_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I3_O)        0.124    15.356 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000    15.356    auto/test_error/mul_n_0
    SLICE_X55Y41         FDRE                                         r  auto/test_error/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.451    14.856    auto/test_error/CLK
    SLICE_X55Y41         FDRE                                         r  auto/test_error/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.276    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)        0.029    15.126    auto/test_error/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -15.356    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.177ns  (logic 5.165ns (50.752%)  route 5.012ns (49.248%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.560     5.144    auto/test_multiply/CLK
    SLICE_X53Y51         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=18, routed)          1.054     6.654    auto/test_multiply/mul/M_state_q[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.778 r  auto/test_multiply/mul/out0_i_9/O
                         net (fo=5, routed)           0.691     7.469    auto/test_multiply/mul/out0_i_9_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[13]_P[3])
                                                      3.841    11.310 f  auto/test_multiply/mul/out0/P[3]
                         net (fo=11, routed)          0.984    12.294    auto/test_multiply/mul/out0_n_102
    SLICE_X53Y52         LUT4 (Prop_lut4_I3_O)        0.124    12.418 f  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_27__0/O
                         net (fo=1, routed)           0.295    12.713    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_27__0_n_0
    SLICE_X50Y52         LUT5 (Prop_lut5_I4_O)        0.124    12.837 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_12__0/O
                         net (fo=2, routed)           0.609    13.446    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_12__0_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.570 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_17__0/O
                         net (fo=1, routed)           0.573    14.143    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_17__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    14.267 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_7__1/O
                         net (fo=3, routed)           0.319    14.586    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_7__1_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.710 r  auto/test_multiply/mul/FSM_sequential_M_state_q[0]_i_2__1/O
                         net (fo=1, routed)           0.487    15.197    auto/test_multiply/mul/FSM_sequential_M_state_q[0]_i_2__1_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.321 r  auto/test_multiply/mul/FSM_sequential_M_state_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    15.321    auto/test_multiply/mul_n_1
    SLICE_X53Y51         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.443    14.847    auto/test_multiply/CLK
    SLICE_X53Y51         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.031    15.140    auto/test_multiply/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -15.321    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.166ns  (logic 5.165ns (50.808%)  route 5.001ns (49.192%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.560     5.144    auto/test_multiply/CLK
    SLICE_X53Y51         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=18, routed)          1.054     6.654    auto/test_multiply/mul/M_state_q[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.778 r  auto/test_multiply/mul/out0_i_9/O
                         net (fo=5, routed)           0.691     7.469    auto/test_multiply/mul/out0_i_9_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      3.841    11.310 r  auto/test_multiply/mul/out0/P[1]
                         net (fo=11, routed)          1.071    12.380    auto/test_multiply/mul/out0_n_104
    SLICE_X52Y53         LUT4 (Prop_lut4_I1_O)        0.124    12.504 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_48__0/O
                         net (fo=1, routed)           0.287    12.791    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_48__0_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.915 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_42__0/O
                         net (fo=1, routed)           0.430    13.345    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_42__0_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.469 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_21__0/O
                         net (fo=1, routed)           0.452    13.921    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_21__0_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.045 f  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_9__1/O
                         net (fo=1, routed)           0.614    14.659    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_9__1_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    14.783 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_4__1/O
                         net (fo=2, routed)           0.403    15.186    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_4__1_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000    15.310    auto/test_multiply/mul_n_0
    SLICE_X53Y51         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.443    14.847    auto/test_multiply/CLK
    SLICE_X53Y51         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.032    15.141    auto/test_multiply/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -15.310    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 auto/test_adder/M_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 2.597ns (30.791%)  route 5.837ns (69.209%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.558     5.142    auto/test_adder/CLK
    SLICE_X51Y58         FDRE                                         r  auto/test_adder/M_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  auto/test_adder/M_register_q_reg[1]/Q
                         net (fo=54, routed)          1.091     6.652    auto/test_adder/adder/Q[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.299     6.951 r  auto/test_adder/adder/sum0_carry_i_1__0/O
                         net (fo=13, routed)          0.684     7.634    auto/test_adder/adder/M_adder_a[11]
    SLICE_X52Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.038 r  auto/test_adder/adder/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.038    auto/test_adder/adder/sum0_carry_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.361 r  auto/test_adder/adder/sum0_carry__0/O[1]
                         net (fo=3, routed)           1.171     9.532    auto/test_adder/adder/sum0_carry__0_n_6
    SLICE_X50Y61         LUT5 (Prop_lut5_I4_O)        0.328     9.860 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_52/O
                         net (fo=1, routed)           0.580    10.441    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_52_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.328    10.769 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_25/O
                         net (fo=3, routed)           0.584    11.353    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_25_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_17/O
                         net (fo=1, routed)           0.643    12.120    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_17_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=2, routed)           0.584    12.828    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.952 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_4__0/O
                         net (fo=2, routed)           0.500    13.452    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_4__0_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I3_O)        0.124    13.576 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.576    auto/test_adder/adder_n_0
    SLICE_X48Y58         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.440    14.844    auto/test_adder/CLK
    SLICE_X48Y58         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X48Y58         FDRE (Setup_fdre_C_D)        0.031    15.098    auto/test_adder/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -13.576    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 auto/test_adder/M_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 2.597ns (30.818%)  route 5.830ns (69.182%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.558     5.142    auto/test_adder/CLK
    SLICE_X51Y58         FDRE                                         r  auto/test_adder/M_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  auto/test_adder/M_register_q_reg[1]/Q
                         net (fo=54, routed)          1.091     6.652    auto/test_adder/adder/Q[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.299     6.951 r  auto/test_adder/adder/sum0_carry_i_1__0/O
                         net (fo=13, routed)          0.684     7.634    auto/test_adder/adder/M_adder_a[11]
    SLICE_X52Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.038 r  auto/test_adder/adder/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.038    auto/test_adder/adder/sum0_carry_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.361 r  auto/test_adder/adder/sum0_carry__0/O[1]
                         net (fo=3, routed)           1.171     9.532    auto/test_adder/adder/sum0_carry__0_n_6
    SLICE_X50Y61         LUT5 (Prop_lut5_I4_O)        0.328     9.860 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_52/O
                         net (fo=1, routed)           0.580    10.441    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_52_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.328    10.769 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_25/O
                         net (fo=3, routed)           0.584    11.353    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_25_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_17/O
                         net (fo=1, routed)           0.643    12.120    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_17_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=2, routed)           0.456    12.700    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.824 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_2__0/O
                         net (fo=2, routed)           0.621    13.445    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_2__0_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.569 r  auto/test_adder/adder/FSM_sequential_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.569    auto/test_adder/adder_n_1
    SLICE_X48Y58         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.440    14.844    auto/test_adder/CLK
    SLICE_X48Y58         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X48Y58         FDRE (Setup_fdre_C_D)        0.031    15.098    auto/test_adder/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 auto/test_compare/M_testNum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 2.609ns (35.505%)  route 4.739ns (64.495%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.570     5.154    auto/test_compare/CLK
    SLICE_X48Y46         FDRE                                         r  auto/test_compare/M_testNum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  auto/test_compare/M_testNum_q_reg[1]/Q
                         net (fo=15, routed)          1.208     6.782    auto/test_compare/ad/FSM_sequential_M_state_q_reg[1]_5[1]
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.329     7.111 r  auto/test_compare/ad/g0_b2__0/O
                         net (fo=26, routed)          0.883     7.994    auto/test_compare/ad/in110
    SLICE_X49Y44         LUT4 (Prop_lut4_I0_O)        0.327     8.321 r  auto/test_compare/ad/sum0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.321    auto/test_compare/ad/sum0_carry__0_i_5_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.722 r  auto/test_compare/ad/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    auto/test_compare/ad/sum0_carry__0_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.056 r  auto/test_compare/ad/sum0_carry__1/O[1]
                         net (fo=1, routed)           0.457     9.513    auto/test_compare/ad/sum[9]
    SLICE_X50Y44         LUT4 (Prop_lut4_I1_O)        0.303     9.816 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_11__0/O
                         net (fo=1, routed)           0.451    10.267    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_11__0_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.391 f  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_8__0/O
                         net (fo=1, routed)           0.640    11.031    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_8__0_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.155 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_4/O
                         net (fo=3, routed)           0.606    11.761    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_4_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.885 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=1, routed)           0.493    12.379    auto/test_compare/ad/M_state_d__0[1]
    SLICE_X50Y45         LUT5 (Prop_lut5_I4_O)        0.124    12.503 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    12.503    auto/test_compare/ad_n_1
    SLICE_X50Y45         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.452    14.857    auto/test_compare/CLK
    SLICE_X50Y45         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X50Y45         FDRE (Setup_fdre_C_D)        0.081    15.162    auto/test_compare/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 auto/test_compare/M_testNum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 2.609ns (36.692%)  route 4.502ns (63.308%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.570     5.154    auto/test_compare/CLK
    SLICE_X48Y46         FDRE                                         r  auto/test_compare/M_testNum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  auto/test_compare/M_testNum_q_reg[1]/Q
                         net (fo=15, routed)          1.208     6.782    auto/test_compare/ad/FSM_sequential_M_state_q_reg[1]_5[1]
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.329     7.111 r  auto/test_compare/ad/g0_b2__0/O
                         net (fo=26, routed)          0.883     7.994    auto/test_compare/ad/in110
    SLICE_X49Y44         LUT4 (Prop_lut4_I0_O)        0.327     8.321 r  auto/test_compare/ad/sum0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.321    auto/test_compare/ad/sum0_carry__0_i_5_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.722 r  auto/test_compare/ad/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    auto/test_compare/ad/sum0_carry__0_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.056 r  auto/test_compare/ad/sum0_carry__1/O[1]
                         net (fo=1, routed)           0.457     9.513    auto/test_compare/ad/sum[9]
    SLICE_X50Y44         LUT4 (Prop_lut4_I1_O)        0.303     9.816 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_11__0/O
                         net (fo=1, routed)           0.451    10.267    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_11__0_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.391 f  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_8__0/O
                         net (fo=1, routed)           0.640    11.031    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_8__0_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.155 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_4/O
                         net (fo=3, routed)           0.430    11.584    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.708 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=2, routed)           0.433    12.141    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_2_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I3_O)        0.124    12.265 r  auto/test_compare/ad/FSM_sequential_M_state_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    12.265    auto/test_compare/ad_n_0
    SLICE_X50Y45         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.452    14.857    auto/test_compare/CLK
    SLICE_X50Y45         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X50Y45         FDRE (Setup_fdre_C_D)        0.077    15.158    auto/test_compare/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 manual/M_inputA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 2.553ns (37.412%)  route 4.271ns (62.588%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.560     5.144    manual/CLK
    SLICE_X56Y52         FDRE                                         r  manual/M_inputA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  manual/M_inputA_q_reg[1]/Q
                         net (fo=12, routed)          0.991     6.653    manual/aluunit/add/Q[1]
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.777 r  manual/aluunit/add/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.777    manual/aluunit/add/i__carry_i_3_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.327 r  manual/aluunit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.327    manual/aluunit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  manual/aluunit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.441    manual/aluunit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  manual/aluunit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.555    manual/aluunit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.889 f  manual/aluunit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.726     8.616    manual/aluunit/add/sum00_in[13]
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.303     8.919 f  manual/aluunit/add/M_result_q[0]_i_19/O
                         net (fo=1, routed)           0.829     9.748    manual/aluunit/add/M_result_q[0]_i_19_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.872 f  manual/aluunit/add/M_result_q[0]_i_16/O
                         net (fo=1, routed)           0.884    10.756    manual/aluunit/add/M_result_q[0]_i_16_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.880 r  manual/aluunit/add/M_result_q[0]_i_7/O
                         net (fo=1, routed)           0.407    11.287    manual/aluunit/add/M_result_q[0]_i_7_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.411 f  manual/aluunit/add/M_result_q[0]_i_2/O
                         net (fo=1, routed)           0.433    11.844    manual/aluunit/add/M_result_q[0]_i_2_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.968 r  manual/aluunit/add/M_result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.968    manual/aluunit_n_32
    SLICE_X59Y52         FDRE                                         r  manual/M_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.509    14.913    manual/CLK
    SLICE_X59Y52         FDRE                                         r  manual/M_result_q_reg[0]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)        0.029    15.165    manual/M_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 manual/aluunit/mult/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_result_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 4.639ns (68.479%)  route 2.135ns (31.521%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.649     5.233    manual/aluunit/mult/CLK
    DSP48_X1Y21          DSP48E1                                      r  manual/aluunit/mult/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     9.242 r  manual/aluunit/mult/out0/P[4]
                         net (fo=1, routed)           0.933    10.175    manual/aluunit/add/P[4]
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.299 r  manual/aluunit/add/M_result_q[4]_i_4/O
                         net (fo=1, routed)           0.000    10.299    manual/aluunit/add/M_result_q[4]_i_4_n_0
    SLICE_X54Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    10.508 r  manual/aluunit/add/M_result_q_reg[4]_i_2/O
                         net (fo=1, routed)           1.202    11.710    manual/aluunit/add/M_result_q_reg[4]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.297    12.007 r  manual/aluunit/add/M_result_q[4]_i_1/O
                         net (fo=1, routed)           0.000    12.007    manual/aluunit_n_28
    SLICE_X60Y56         FDRE                                         r  manual/M_result_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.508    14.912    manual/CLK
    SLICE_X60Y56         FDRE                                         r  manual/M_result_q_reg[4]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y56         FDRE (Setup_fdre_C_D)        0.079    15.214    manual/M_result_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  3.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.569     1.513    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.773    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.988    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.835     2.025    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.569     1.513    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.773    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.999    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.835     2.025    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.569     1.513    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.773    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.024    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1_n_6
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.835     2.025    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.569     1.513    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.773    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.024    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.835     2.025    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.569     1.513    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.773    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.973    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.027    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X57Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.835     2.025    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.569     1.513    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.773    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.973    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.038    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1_n_5
    SLICE_X57Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.835     2.025    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 auto/test_shifter/M_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.567     1.511    auto/test_shifter/CLK
    SLICE_X53Y49         FDRE                                         r  auto/test_shifter/M_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  auto/test_shifter/M_counter_q_reg[1]/Q
                         net (fo=6, routed)           0.122     1.773    auto/test_shifter/M_counter_q_reg[1]
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.048     1.821 r  auto/test_shifter/M_counter_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    auto/test_shifter/p_0_in[3]
    SLICE_X52Y49         FDRE                                         r  auto/test_shifter/M_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.838     2.028    auto/test_shifter/CLK
    SLICE_X52Y49         FDRE                                         r  auto/test_shifter/M_counter_q_reg[3]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.131     1.655    auto/test_shifter/M_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_testNum_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.340%)  route 0.309ns (68.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.567     1.511    reset_cond/CLK
    SLICE_X55Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=63, routed)          0.309     1.961    auto/test_multiply/M_testNum_q_reg[0]_0[0]
    SLICE_X52Y51         FDRE                                         r  auto/test_multiply/M_testNum_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.835     2.025    auto/test_multiply/CLK
    SLICE_X52Y51         FDRE                                         r  auto/test_multiply/M_testNum_q_reg[1]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y51         FDRE (Hold_fdre_C_R)         0.009     1.789    auto/test_multiply/M_testNum_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 auto/test_shifter/M_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.567     1.511    auto/test_shifter/CLK
    SLICE_X53Y49         FDRE                                         r  auto/test_shifter/M_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  auto/test_shifter/M_counter_q_reg[1]/Q
                         net (fo=6, routed)           0.122     1.773    auto/test_shifter/M_counter_q_reg[1]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  auto/test_shifter/M_counter_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    auto/test_shifter/p_0_in[2]
    SLICE_X52Y49         FDRE                                         r  auto/test_shifter/M_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.838     2.028    auto/test_shifter/CLK
    SLICE_X52Y49         FDRE                                         r  auto/test_shifter/M_counter_q_reg[2]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.120     1.644    auto/test_shifter/M_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.569     1.513    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.773    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.973    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.063    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1_n_6
    SLICE_X57Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.835     2.025    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X57Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y57   M_tester_q_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X53Y48   auto/FSM_onehot_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y48   auto/FSM_onehot_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y48   auto/FSM_onehot_M_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y48   auto/FSM_onehot_M_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y48   auto/FSM_onehot_M_state_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y48   auto/FSM_onehot_M_state_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y48   auto/FSM_onehot_M_state_q_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y42   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   seg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   seg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   seg/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   seg/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   seg/ctr/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   M_tester_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y59   auto/test_adder/M_register_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C



