<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/si_smc.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - si_smc.c<span style="font-size: 80%;"> (source / <a href="si_smc.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">140</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">13</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2011 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Alex Deucher
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      26 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;sid.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;ppsmc.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;radeon_ucode.h&quot;
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;sislands_smc.h&quot;</a>
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span><span class="lineNoCov">          0 : static int si_set_smc_sram_address(struct radeon_device *rdev,</span>
<span class="lineNum">      33 </span>            :                                    u32 smc_address, u32 limit)
<span class="lineNum">      34 </span>            : {
<span class="lineNum">      35 </span><span class="lineNoCov">          0 :         if (smc_address &amp; 3)</span>
<span class="lineNum">      36 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">      37 </span><span class="lineNoCov">          0 :         if ((smc_address + 3) &gt; limit)</span>
<span class="lineNum">      38 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span><span class="lineNoCov">          0 :         WREG32(SMC_IND_INDEX_0, smc_address);</span>
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :         WREG32_P(SMC_IND_ACCESS_CNTL, 0, ~AUTO_INCREMENT_IND_0);</span>
<span class="lineNum">      42 </span>            : 
<span class="lineNum">      43 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span><span class="lineNoCov">          0 : int si_copy_bytes_to_smc(struct radeon_device *rdev,</span>
<span class="lineNum">      47 </span>            :                          u32 smc_start_address,
<span class="lineNum">      48 </span>            :                          const u8 *src, u32 byte_count, u32 limit)
<span class="lineNum">      49 </span>            : {
<span class="lineNum">      50 </span>            :         unsigned long flags;
<span class="lineNum">      51 </span>            :         int ret = 0;
<span class="lineNum">      52 </span>            :         u32 data, original_data, addr, extra_shift;
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :         if (smc_start_address &amp; 3)</span>
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :         if ((smc_start_address + byte_count) &gt; limit)</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span>            :         addr = smc_start_address;
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :         while (byte_count &gt;= 4) {</span>
<span class="lineNum">      63 </span>            :                 /* SMC address space is BE */
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :                 data = (src[0] &lt;&lt; 24) | (src[1] &lt;&lt; 16) | (src[2] &lt;&lt; 8) | src[3];</span>
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 ret = si_set_smc_sram_address(rdev, addr, limit);</span>
<span class="lineNum">      67 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">      68 </span>            :                         goto done;
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 WREG32(SMC_IND_DATA_0, data);</span>
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :                 src += 4;</span>
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :                 byte_count -= 4;</span>
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :                 addr += 4;</span>
<span class="lineNum">      75 </span>            :         }
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span>            :         /* RMW for the final bytes */
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         if (byte_count &gt; 0) {</span>
<span class="lineNum">      79 </span>            :                 data = 0;
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :                 ret = si_set_smc_sram_address(rdev, addr, limit);</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">      83 </span>            :                         goto done;
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :                 original_data = RREG32(SMC_IND_DATA_0);</span>
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :                 extra_shift = 8 * (4 - byte_count);</span>
<span class="lineNum">      88 </span>            : 
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :                 while (byte_count &gt; 0) {</span>
<span class="lineNum">      90 </span>            :                         /* SMC address space is BE */
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :                         data = (data &lt;&lt; 8) + *src++;</span>
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :                         byte_count--;</span>
<span class="lineNum">      93 </span>            :                 }
<span class="lineNum">      94 </span>            : 
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 data &lt;&lt;= extra_shift;</span>
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 data |= (original_data &amp; ~((~0UL) &lt;&lt; extra_shift));</span>
<span class="lineNum">      98 </span>            : 
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 ret = si_set_smc_sram_address(rdev, addr, limit);</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     101 </span>            :                         goto done;
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 WREG32(SMC_IND_DATA_0, data);</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     105 </span>            : 
<span class="lineNum">     106 </span>            : done:
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span><span class="lineNoCov">          0 : void si_start_smc(struct radeon_device *rdev)</span>
<span class="lineNum">     113 </span>            : {
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_SMC(SMC_SYSCON_RESET_CNTL);</span>
<span class="lineNum">     115 </span>            : 
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         tmp &amp;= ~RST_REG;</span>
<span class="lineNum">     117 </span>            : 
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :         WREG32_SMC(SMC_SYSCON_RESET_CNTL, tmp);</span>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span><span class="lineNoCov">          0 : void si_reset_smc(struct radeon_device *rdev)</span>
<span class="lineNum">     122 </span>            : {
<span class="lineNum">     123 </span>            :         u32 tmp;
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         RREG32(CB_CGTT_SCLK_CTRL);</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         RREG32(CB_CGTT_SCLK_CTRL);</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         RREG32(CB_CGTT_SCLK_CTRL);</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         RREG32(CB_CGTT_SCLK_CTRL);</span>
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(SMC_SYSCON_RESET_CNTL);</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         tmp |= RST_REG;</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         WREG32_SMC(SMC_SYSCON_RESET_CNTL, tmp);</span>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span><span class="lineNoCov">          0 : int si_program_jump_on_start(struct radeon_device *rdev)</span>
<span class="lineNum">     136 </span>            : {
<span class="lineNum">     137 </span>            :         static const u8 data[] = { 0x0E, 0x00, 0x40, 0x40 };
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         return si_copy_bytes_to_smc(rdev, 0x0, data, 4, sizeof(data)+1);</span>
<a name="140"><span class="lineNum">     140 </span>            : }</a>
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span><span class="lineNoCov">          0 : void si_stop_smc_clock(struct radeon_device *rdev)</span>
<span class="lineNum">     143 </span>            : {
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0);</span>
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         tmp |= CK_DISABLE;</span>
<span class="lineNum">     147 </span>            : 
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         WREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0, tmp);</span>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span><span class="lineNoCov">          0 : void si_start_smc_clock(struct radeon_device *rdev)</span>
<span class="lineNum">     152 </span>            : {
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0);</span>
<span class="lineNum">     154 </span>            : 
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         tmp &amp;= ~CK_DISABLE;</span>
<span class="lineNum">     156 </span>            : 
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         WREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0, tmp);</span>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     159 </span>            : 
<span class="lineNum">     160 </span><span class="lineNoCov">          0 : bool si_is_smc_running(struct radeon_device *rdev)</span>
<span class="lineNum">     161 </span>            : {
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         u32 rst = RREG32_SMC(SMC_SYSCON_RESET_CNTL);</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         u32 clk = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0);</span>
<span class="lineNum">     164 </span>            : 
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         if (!(rst &amp; RST_REG) &amp;&amp; !(clk &amp; CK_DISABLE))</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span><span class="lineNoCov">          0 : PPSMC_Result si_send_msg_to_smc(struct radeon_device *rdev, PPSMC_Msg msg)</span>
<span class="lineNum">     172 </span>            : {
<span class="lineNum">     173 </span>            :         u32 tmp;
<span class="lineNum">     174 </span>            :         int i;
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         if (!si_is_smc_running(rdev))</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 return PPSMC_Result_Failed;</span>
<span class="lineNum">     178 </span>            : 
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         WREG32(SMC_MESSAGE_0, msg);</span>
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :                 tmp = RREG32(SMC_RESP_0);</span>
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :                 if (tmp != 0)</span>
<span class="lineNum">     184 </span>            :                         break;
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     186 </span>            :         }
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         tmp = RREG32(SMC_RESP_0);</span>
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         return (PPSMC_Result)tmp;</span>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span><span class="lineNoCov">          0 : PPSMC_Result si_wait_for_smc_inactive(struct radeon_device *rdev)</span>
<span class="lineNum">     193 </span>            : {
<span class="lineNum">     194 </span>            :         u32 tmp;
<span class="lineNum">     195 </span>            :         int i;
<span class="lineNum">     196 </span>            : 
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         if (!si_is_smc_running(rdev))</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :                 return PPSMC_Result_OK;</span>
<span class="lineNum">     199 </span>            : 
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0);</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :                 if ((tmp &amp; CKEN) == 0)</span>
<span class="lineNum">     203 </span>            :                         break;
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     205 </span>            :         }
<span class="lineNum">     206 </span>            : 
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         return PPSMC_Result_OK;</span>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span><span class="lineNoCov">          0 : int si_load_smc_ucode(struct radeon_device *rdev, u32 limit)</span>
<span class="lineNum">     211 </span>            : {
<span class="lineNum">     212 </span>            :         unsigned long flags;
<span class="lineNum">     213 </span>            :         u32 ucode_start_address;
<span class="lineNum">     214 </span>            :         u32 ucode_size;
<span class="lineNum">     215 </span>            :         const u8 *src;
<span class="lineNum">     216 </span>            :         u32 data;
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;smc_fw)</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         if (rdev-&gt;new_fw) {</span>
<span class="lineNum">     222 </span>            :                 const struct smc_firmware_header_v1_0 *hdr =
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :                         (const struct smc_firmware_header_v1_0 *)rdev-&gt;smc_fw-&gt;data;</span>
<span class="lineNum">     224 </span>            : 
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 radeon_ucode_print_smc_hdr(&amp;hdr-&gt;header);</span>
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 ucode_start_address = le32_to_cpu(hdr-&gt;ucode_start_addr);</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :                 ucode_size = le32_to_cpu(hdr-&gt;header.ucode_size_bytes);</span>
<span class="lineNum">     229 </span>            :                 src = (const u8 *)
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :                         (rdev-&gt;smc_fw-&gt;data + le32_to_cpu(hdr-&gt;header.ucode_array_offset_bytes));</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 switch (rdev-&gt;family) {</span>
<span class="lineNum">     233 </span>            :                 case CHIP_TAHITI:
<span class="lineNum">     234 </span>            :                         ucode_start_address = TAHITI_SMC_UCODE_START;
<span class="lineNum">     235 </span>            :                         ucode_size = TAHITI_SMC_UCODE_SIZE;
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     237 </span>            :                 case CHIP_PITCAIRN:
<span class="lineNum">     238 </span>            :                         ucode_start_address = PITCAIRN_SMC_UCODE_START;
<span class="lineNum">     239 </span>            :                         ucode_size = PITCAIRN_SMC_UCODE_SIZE;
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     241 </span>            :                 case CHIP_VERDE:
<span class="lineNum">     242 </span>            :                         ucode_start_address = VERDE_SMC_UCODE_START;
<span class="lineNum">     243 </span>            :                         ucode_size = VERDE_SMC_UCODE_SIZE;
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     245 </span>            :                 case CHIP_OLAND:
<span class="lineNum">     246 </span>            :                         ucode_start_address = OLAND_SMC_UCODE_START;
<span class="lineNum">     247 </span>            :                         ucode_size = OLAND_SMC_UCODE_SIZE;
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     249 </span>            :                 case CHIP_HAINAN:
<span class="lineNum">     250 </span>            :                         ucode_start_address = HAINAN_SMC_UCODE_START;
<span class="lineNum">     251 </span>            :                         ucode_size = HAINAN_SMC_UCODE_SIZE;
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     253 </span>            :                 default:
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;unknown asic in smc ucode loader\n&quot;);</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :                         BUG();</span>
<span class="lineNum">     256 </span>            :                 }
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :                 src = (const u8 *)rdev-&gt;smc_fw-&gt;data;</span>
<span class="lineNum">     258 </span>            :         }
<span class="lineNum">     259 </span>            : 
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :         if (ucode_size &amp; 3)</span>
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :         WREG32(SMC_IND_INDEX_0, ucode_start_address);</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :         WREG32_P(SMC_IND_ACCESS_CNTL, AUTO_INCREMENT_IND_0, ~AUTO_INCREMENT_IND_0);</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         while (ucode_size &gt;= 4) {</span>
<span class="lineNum">     267 </span>            :                 /* SMC address space is BE */
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 data = (src[0] &lt;&lt; 24) | (src[1] &lt;&lt; 16) | (src[2] &lt;&lt; 8) | src[3];</span>
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 WREG32(SMC_IND_DATA_0, data);</span>
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 src += 4;</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 ucode_size -= 4;</span>
<span class="lineNum">     274 </span>            :         }
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         WREG32_P(SMC_IND_ACCESS_CNTL, 0, ~AUTO_INCREMENT_IND_0);</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     280 </span>            : 
<span class="lineNum">     281 </span><span class="lineNoCov">          0 : int si_read_smc_sram_dword(struct radeon_device *rdev, u32 smc_address,</span>
<span class="lineNum">     282 </span>            :                            u32 *value, u32 limit)
<span class="lineNum">     283 </span>            : {
<span class="lineNum">     284 </span>            :         unsigned long flags;
<span class="lineNum">     285 </span>            :         int ret;
<span class="lineNum">     286 </span>            : 
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         ret = si_set_smc_sram_address(rdev, smc_address, limit);</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         if (ret == 0)</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 *value = RREG32(SMC_IND_DATA_0);</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">     292 </span>            : 
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="294"><span class="lineNum">     294 </span>            : }</a>
<span class="lineNum">     295 </span>            : 
<span class="lineNum">     296 </span><span class="lineNoCov">          0 : int si_write_smc_sram_dword(struct radeon_device *rdev, u32 smc_address,</span>
<span class="lineNum">     297 </span>            :                             u32 value, u32 limit)
<span class="lineNum">     298 </span>            : {
<span class="lineNum">     299 </span>            :         unsigned long flags;
<span class="lineNum">     300 </span>            :         int ret;
<span class="lineNum">     301 </span>            : 
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         ret = si_set_smc_sram_address(rdev, smc_address, limit);</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         if (ret == 0)</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 WREG32(SMC_IND_DATA_0, value);</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">     309 </span>            : }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
