
*** Running vivado
    with args -log tpu_transmit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tpu_transmit.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tpu_transmit.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:01:02 . Memory (MB): peak = 2531.414 ; gain = 485.000 ; free physical = 55888 ; free virtual = 62517
Command: synth_design -top tpu_transmit -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 117701
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:01:47 . Memory (MB): peak = 2609.141 ; gain = 61.715 ; free physical = 54564 ; free virtual = 61256
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tpu_transmit' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:22]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tpu_transmit_clock' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/tpu_transmit_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tpu_transmit_clock' (1#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/tpu_transmit_clock_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'tpu_transmit_clock' is unconnected for instance 'tpu_transmit_clock' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:93]
WARNING: [Synth 8-7023] instance 'tpu_transmit_clock' of module 'tpu_transmit_clock' has 5 connections declared, but only 4 given [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:93]
INFO: [Synth 8-6157] synthesizing module 'xdma_pcie' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_pcie.sv:23]
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_CLK_FREQ bound to: 4 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (2#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (3#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (4#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6157] synthesizing module 'xdma_bpu' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/xdma_bpu_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma_bpu' (5#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/xdma_bpu_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xdma_app' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:22]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 62 - type: integer 
	Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 88 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_XDMA_NUM_CHNL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xdma_app' (6#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv:22]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tdata_0' has an internal driver [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_pcie.sv:254]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tlast_0' has an internal driver [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_pcie.sv:255]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tvalid_0' has an internal driver [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_pcie.sv:256]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tkeep_0' has an internal driver [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_pcie.sv:258]
WARNING: [Synth 8-6104] Input port 'm_axis_h2c_tready_0' has an internal driver [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_pcie.sv:262]
INFO: [Synth 8-6155] done synthesizing module 'xdma_pcie' (7#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/new/xdma_pcie.sv:23]
INFO: [Synth 8-6157] synthesizing module 'datastream_transfer' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv:27]
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'datastream_transfer' (8#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv:27]
CRITICAL WARNING: [Synth 8-5972] variable 'axis_tready_10g' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:214]
INFO: [Synth 8-6157] synthesizing module 'tpu_pushstream' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:22]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_t' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/axis_fifo_t_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_t' (9#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/axis_fifo_t_stub.v:6]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:119]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_t8' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/axis_fifo_t8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_t8' (10#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/axis_fifo_t8_stub.v:6]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:119]
INFO: [Synth 8-6157] synthesizing module 'layer1' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'layer1_transmit' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'crc_generator' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv:54]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv:106]
INFO: [Synth 8-6157] synthesizing module 'crc24_insert_1bit' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_insert_1bit.v:21]
INFO: [Synth 8-6157] synthesizing module 'crc24_calc_1bit' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_calc_1bit.v:21]
	Parameter CRC_INIT_VALUE bound to: 24'b000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'crc24_calc_1bit' (11#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_calc_1bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'crc24_insert_1bit' (12#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_insert_1bit.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'crc_generator' (13#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv:21]
INFO: [Synth 8-6157] synthesizing module 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/rs_encoder_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rs_encoder' (14#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/rs_encoder_stub.v:6]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
INFO: [Synth 8-6157] synthesizing module 'interleaver' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'interleaver' (15#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv:21]
INFO: [Synth 8-6157] synthesizing module 'scrambler' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv:80]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv:128]
INFO: [Synth 8-6155] done synthesizing module 'scrambler' (16#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv:21]
INFO: [Synth 8-6157] synthesizing module 'qam' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv:177]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'qam' (17#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv:21]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:131]
INFO: [Synth 8-6157] synthesizing module 'mac_block' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'mac_block' (18#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'layer1_transmit' (19#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'layer1' (20#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio_transmit' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'duc' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_i' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_i' (21#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_q' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_q' (22#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv:91]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv:112]
INFO: [Synth 8-6157] synthesizing module 'mult_duc' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/mult_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_duc' (23#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/mult_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sub_duc' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_duc' (24#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_duc' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_duc' (25#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'duc_out_fifo' [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/duc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'duc_out_fifo' (26#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-117066-ubuntu/realtime/duc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'duc' (27#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'radio_transmit' (28#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'radio' (29#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv:21]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'tpu_pushstream' (30#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv:22]
CRITICAL WARNING: [Synth 8-5972] variable 'axis_tready_transfer' cannot be written by both continuous and procedural assignments [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:238]
INFO: [Synth 8-6155] done synthesizing module 'tpu_transmit' (31#1) [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:02:41 . Memory (MB): peak = 2795.047 ; gain = 247.621 ; free physical = 54872 ; free virtual = 61573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:02:43 . Memory (MB): peak = 2809.922 ; gain = 262.496 ; free physical = 54906 ; free virtual = 61608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:02:43 . Memory (MB): peak = 2809.922 ; gain = 262.496 ; free physical = 54906 ; free virtual = 61608
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.891 ; gain = 0.000 ; free physical = 54725 ; free virtual = 61427
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_t8I'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_t8I'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_t8I'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_t8I'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_t8I'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_t8I'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_t8I'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_t8I'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_tI'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_tQ'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_tI'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_tQ'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_tI'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_tQ'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_tI'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_tQ'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_tI'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_tQ'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_tI'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_tQ'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_tI'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_tQ'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_tI'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_tQ'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/add_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/add_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/add_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/add_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/add_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/add_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/add_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/add_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/add_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/add_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/add_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/add_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/add_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/add_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/add_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/add_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/sub_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/sub_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/sub_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/sub_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/sub_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/sub_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/sub_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/sub_duc'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_q'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_i'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_i'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_i'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_i'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_i'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_i'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_i'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_i'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[2].rs_encoder'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[2].rs_encoder'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[7].rs_encoder'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[7].rs_encoder'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc] for cell 'tpu_transmit_clock'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc] for cell 'tpu_transmit_clock'
Parsing XDC File [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu/xdma_bpu_in_context.xdc] for cell 'EP/xdma_bpu_i'
Finished Parsing XDC File [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu/xdma_bpu_in_context.xdc] for cell 'EP/xdma_bpu_i'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_xdma_ref_board.xdc]
WARNING: [Vivado 12-508] No pins matched '*sync_reg[0]/D'. [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_xdma_ref_board.xdc:115]
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_xdma_ref_board.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_xdma_ref_board.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/tpu_transmit_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_xdma_ref_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tpu_transmit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tpu_transmit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3339.922 ; gain = 0.000 ; free physical = 54397 ; free virtual = 61110
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3339.922 ; gain = 0.000 ; free physical = 54396 ; free virtual = 61109
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[0].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[0].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[0].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[0].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[1].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[1].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[1].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[1].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[2].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[2].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[2].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[2].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[3].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[3].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[3].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[3].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[4].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[4].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[4].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[4].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[5].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[5].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[5].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[5].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[6].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[6].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[6].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[6].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[7].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[7].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[7].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[7].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[2].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[7].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:03:02 . Memory (MB): peak = 3339.922 ; gain = 792.496 ; free physical = 54855 ; free virtual = 61569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:03:03 . Memory (MB): peak = 3339.922 ; gain = 792.496 ; free physical = 54855 ; free virtual = 61569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_125MHZ_N. (constraint file  /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_125MHZ_N. (constraint file  /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_125MHZ_P. (constraint file  /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_125MHZ_P. (constraint file  /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu/xdma_bpu_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu/xdma_bpu_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu/xdma_bpu_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu/xdma_bpu_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu/xdma_bpu_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu/xdma_bpu_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu/xdma_bpu_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu/xdma_bpu_in_context.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[0].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[0].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[1].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[1].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[2].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[2].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[3].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[3].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[4].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[4].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[5].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[5].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[6].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[6].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[7].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[7].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[0].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[0].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[1].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[1].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[2].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[2].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[3].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[3].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[4].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[4].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[5].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[5].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[6].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[6].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[7].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[7].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[0].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[1].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[2].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[3].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[4].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[5].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[6].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[7].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_transmit_clock. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EP/xdma_bpu_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:03:03 . Memory (MB): peak = 3339.922 ; gain = 792.496 ; free physical = 54853 ; free virtual = 61566
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "datastream_transfer:/pkg_dat_pcie_reg" of size (depth=59 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "scrambler:/rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:03:36 . Memory (MB): peak = 3339.922 ; gain = 792.496 ; free physical = 54704 ; free virtual = 61425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 35    
	   2 Input    9 Bit       Adders := 24    
	   2 Input    8 Bit       Adders := 121   
	   2 Input    6 Bit       Adders := 2720  
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 120   
+---Registers : 
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 8     
	               16 Bit    Registers := 91    
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 64    
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 122   
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 57    
	                1 Bit    Registers := 212   
+---RAMs : 
	               3K Bit	(59 X 64 bit)          RAMs := 1     
	               1K Bit	(239 X 8 bit)          RAMs := 8     
	               1K Bit	(236 X 8 bit)          RAMs := 16    
	               1K Bit	(255 X 8 bit)          RAMs := 8     
+---Muxes : 
	   2 Input 2040 Bit        Muxes := 16    
	   2 Input   64 Bit        Muxes := 1     
	   6 Input   64 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 34    
	   4 Input   16 Bit        Muxes := 32    
	   6 Input   16 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 80    
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 260   
	   4 Input    2 Bit        Muxes := 57    
	   2 Input    1 Bit        Muxes := 577   
	   4 Input    1 Bit        Muxes := 145   
	   8 Input    1 Bit        Muxes := 16    
	   6 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[0].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[0].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[1].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[1].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[2].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[2].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[3].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[3].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[4].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[4].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[5].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[5].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[6].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[6].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[7].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[7].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu_transmit/dst_transmit/pkg_dat_pcie_reg" of size (depth=59 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[0].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[0].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[1].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[1].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[2].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[2].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[3].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[3].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[4].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[4].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[5].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[5].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[6].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[6].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[7].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/\layer1_transmit_lane[7].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_51/mac_block/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu_transmit/dst_transmit/pkg_dat_pcie_reg" of size (depth=59 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2039] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2038] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2037] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2036] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2035] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2034] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2033] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2031] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2030] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2029] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2028] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2027] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2026] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2025] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2023] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2022] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2021] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2020] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2019] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2018] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2017] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2015] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2014] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2013] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2012] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2011] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2010] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2009] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2007] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2006] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2005] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2004] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2003] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2002] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2001] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1999] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1998] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1997] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1996] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1995] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1994] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1993] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1991] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1990] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1989] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1988] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1987] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1986] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1985] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1983] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1982] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1981] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1980] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1979] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1978] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1977] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1975] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1974] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1973] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1972] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1971] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1970] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1969] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1967] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1966] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1965] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1964] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1963] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1962] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1961] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1959] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1958] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1957] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1956] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1955] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1954] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1953] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1951] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1950] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1949] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1948] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1947] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1946] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1945] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1943] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1942] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1941] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1940] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1939] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1938] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1937] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1935] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1934] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1933] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1932] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1931] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1930] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1929] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1927] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1926] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[15]' (FDRE) to 'axi_out_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[14]' (FDRE) to 'axi_out_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[12]' (FDRE) to 'axi_out_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[13]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[8]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[9]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[10]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[11]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[2]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[3]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[6]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[7]' (FDRE) to 'axi_out_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[4]' (FDRE) to 'axi_out_state_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_out_state_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[8]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[9]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[10]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[11]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[12]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[13]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[14]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_in_i_reg[15] )
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_8_reg[0]' (FDR) to 'm_axis_outputI_tdata_8_reg[0]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_8_reg[3]' (FDR) to 'm_axis_outputQ_tdata_8_reg[4]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_8_reg[4]' (FDR) to 'm_axis_outputQ_tdata_8_reg[5]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_8_reg[5]' (FDR) to 'm_axis_outputQ_tdata_8_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_8_reg[6]' (FDR) to 'm_axis_outputQ_tdata_8_reg[7]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_8_reg[3]' (FDR) to 'm_axis_outputI_tdata_8_reg[4]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_8_reg[4]' (FDR) to 'm_axis_outputI_tdata_8_reg[5]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_8_reg[5]' (FDR) to 'm_axis_outputI_tdata_8_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_8_reg[6]' (FDR) to 'm_axis_outputI_tdata_8_reg[7]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[0]' (FDR) to 'm_axis_outputI_tdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[3]' (FDR) to 'm_axis_outputQ_tdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[4]' (FDR) to 'm_axis_outputQ_tdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[5]' (FDR) to 'm_axis_outputQ_tdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[6]' (FDR) to 'm_axis_outputQ_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[7]' (FDR) to 'm_axis_outputQ_tdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[8]' (FDR) to 'm_axis_outputQ_tdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[9]' (FDR) to 'm_axis_outputQ_tdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[10]' (FDR) to 'm_axis_outputQ_tdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[11]' (FDR) to 'm_axis_outputQ_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[12]' (FDR) to 'm_axis_outputQ_tdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[13]' (FDR) to 'm_axis_outputQ_tdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[14]' (FDR) to 'm_axis_outputQ_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[3]' (FDR) to 'm_axis_outputI_tdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[4]' (FDR) to 'm_axis_outputI_tdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[5]' (FDR) to 'm_axis_outputI_tdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[6]' (FDR) to 'm_axis_outputI_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[7]' (FDR) to 'm_axis_outputI_tdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[8]' (FDR) to 'm_axis_outputI_tdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[9]' (FDR) to 'm_axis_outputI_tdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[10]' (FDR) to 'm_axis_outputI_tdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[11]' (FDR) to 'm_axis_outputI_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[12]' (FDR) to 'm_axis_outputI_tdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[13]' (FDR) to 'm_axis_outputI_tdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[14]' (FDR) to 'm_axis_outputI_tdata_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:11:03 . Memory (MB): peak = 3339.922 ; gain = 792.496 ; free physical = 49698 ; free virtual = 56480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name                                                 | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives                                             | 
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|layer1_transmiti_51/\layer1_transmit_lane[0].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[0].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[0].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[0].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[1].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[1].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[1].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[1].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[2].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[2].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[2].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[2].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[3].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[3].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[3].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[3].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[4].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[4].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[4].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[4].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[5].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[5].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[5].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[5].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[6].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[6].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[6].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[6].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[7].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[7].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[7].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[7].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[0][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[1][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[2][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[3][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[4][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[5][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[6][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[7][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | dst_transmit/pkg_dat_pcie_reg                                   | Implied   | 64 x 64              | RAM64X1D x 1	RAM64M8 x 9	                              | 
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:57 ; elapsed = 00:11:25 . Memory (MB): peak = 3339.922 ; gain = 792.496 ; free physical = 49364 ; free virtual = 56230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:11:34 . Memory (MB): peak = 3339.922 ; gain = 792.496 ; free physical = 49268 ; free virtual = 56135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name                                                 | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives                                             | 
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|layer1_transmiti_51/\layer1_transmit_lane[0].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[0].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[0].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[0].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[1].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[1].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[1].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[1].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[2].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[2].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[2].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[2].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[3].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[3].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[3].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[3].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[4].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[4].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[4].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[4].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[5].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[5].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[5].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[5].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[6].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[6].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[6].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[6].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/\layer1_transmit_lane[7].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_51/\layer1_transmit_lane[7].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[7].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/\layer1_transmit_lane[7].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[0][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[1][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[2][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[3][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[4][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[5][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[6][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_51/mac_block                               | crc_data_in_reg[7][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | dst_transmit/pkg_dat_pcie_reg                                   | Implied   | 64 x 64              | RAM64X1D x 1	RAM64M8 x 9	                              | 
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:01 ; elapsed = 00:12:29 . Memory (MB): peak = 3500.660 ; gain = 953.234 ; free physical = 48600 ; free virtual = 55510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:27 ; elapsed = 00:12:56 . Memory (MB): peak = 3598.238 ; gain = 1050.812 ; free physical = 48654 ; free virtual = 55700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:27 ; elapsed = 00:12:57 . Memory (MB): peak = 3598.238 ; gain = 1050.812 ; free physical = 48655 ; free virtual = 55701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:44 ; elapsed = 00:13:14 . Memory (MB): peak = 3598.238 ; gain = 1050.812 ; free physical = 48626 ; free virtual = 55672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:45 ; elapsed = 00:13:15 . Memory (MB): peak = 3598.238 ; gain = 1050.812 ; free physical = 48626 ; free virtual = 55672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:51 ; elapsed = 00:13:21 . Memory (MB): peak = 3598.238 ; gain = 1050.812 ; free physical = 48632 ; free virtual = 55678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:51 ; elapsed = 00:13:21 . Memory (MB): peak = 3598.238 ; gain = 1050.812 ; free physical = 48632 ; free virtual = 55678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tpu_transmit | tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].scrambler/s_reg[9] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+-------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |tpu_transmit_clock |         1|
|2     |xdma_bpu           |         1|
|3     |axis_fifo_t        |        16|
|4     |axis_fifo_t8       |        16|
|5     |rs_encoder         |         8|
|6     |dds_125m_i         |         8|
|7     |dds_125m_q         |         8|
|8     |mult_duc           |        32|
|9     |sub_duc            |         8|
|10    |add_duc            |         8|
|11    |duc_out_fifo       |        16|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |add_duc            |     1|
|2     |add_duc_           |     7|
|9     |axis_fifo_t        |     1|
|10    |axis_fifo_t8       |     1|
|11    |axis_fifo_t8_      |    15|
|26    |axis_fifo_t_       |    15|
|41    |dds_125m_i         |     1|
|42    |dds_125m_i_        |     7|
|49    |dds_125m_q         |     1|
|50    |dds_125m_q_        |     7|
|57    |duc_out_fifo       |     1|
|58    |duc_out_fifo_      |    15|
|73    |mult_duc           |     1|
|74    |mult_duc_          |    31|
|105   |rs_encoder         |     1|
|106   |rs_encoder_        |     7|
|113   |sub_duc            |     1|
|114   |sub_duc_           |     7|
|121   |tpu_transmit_clock |     1|
|122   |xdma_bpu           |     1|
|123   |CARRY8             |    36|
|124   |IBUFDS_GTE3        |     1|
|125   |LUT1               |   142|
|126   |LUT2               |  6800|
|127   |LUT3               | 34663|
|128   |LUT4               |  2129|
|129   |LUT5               | 12790|
|130   |LUT6               | 24672|
|131   |MUXF7              |  5304|
|132   |MUXF8              |  2088|
|133   |RAM128X1D          |   128|
|134   |RAM16X1D           |   192|
|135   |RAM32X1D           |   128|
|136   |RAM64M8            |   201|
|137   |RAM64X1D           |   321|
|138   |SRL16E             |    16|
|139   |FDCE               |   264|
|140   |FDRE               | 35389|
|141   |FDSE               |   119|
|142   |IBUF               |     2|
|143   |OBUF               |   292|
|144   |OBUFT              |     2|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:52 ; elapsed = 00:13:21 . Memory (MB): peak = 3598.238 ; gain = 1050.812 ; free physical = 48632 ; free virtual = 55678
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:27 ; elapsed = 00:13:09 . Memory (MB): peak = 3602.148 ; gain = 524.723 ; free physical = 54025 ; free virtual = 61075
Synthesis Optimization Complete : Time (s): cpu = 00:05:01 ; elapsed = 00:13:24 . Memory (MB): peak = 3602.148 ; gain = 1054.723 ; free physical = 54071 ; free virtual = 61076
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3602.148 ; gain = 0.000 ; free physical = 54023 ; free virtual = 61027
INFO: [Netlist 29-17] Analyzing 8400 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3710.293 ; gain = 0.000 ; free physical = 53970 ; free virtual = 60974
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 972 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 192 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 201 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 321 instances

INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 233 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:32 ; elapsed = 00:14:01 . Memory (MB): peak = 3710.293 ; gain = 1162.867 ; free physical = 54241 ; free virtual = 61245
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/synth_1/tpu_transmit.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3742.309 ; gain = 32.016 ; free physical = 54228 ; free virtual = 61245
INFO: [runtcl-4] Executing : report_utilization -file tpu_transmit_utilization_synth.rpt -pb tpu_transmit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  3 18:48:49 2021...
