abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 2
n1087 is replaced by n1074 with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 15959346 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 2
n1083 is replaced by n534 with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 23419937 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 2
n755 is replaced by n485 with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 30978234 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 2
n728 is replaced by n727 with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 37963451 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 2
n1266 is replaced by n825 with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 47322700 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 2
n1260 is replaced by n812 with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 57271535 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 2
n1183 is replaced by n1182 with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 66190277 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 2
n1116 is replaced by n395 with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 77695684 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 2
n422 is replaced by 206 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 91835034 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 2
n455 is replaced by 273 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 99312005 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 2
n1054 is replaced by 583 with inverter with estimated error 0
error = 0
area = 2412
delay = 47.4
#gates = 955
output circuit appNtk/c5315_11_0_2412_47.4.blif
time = 105751072 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 2
n1109 is replaced by 351 with estimated error 0
error = 0
area = 2410
delay = 47.4
#gates = 954
output circuit appNtk/c5315_12_0_2410_47.4.blif
time = 111197238 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 2
n477 is replaced by 218 with estimated error 0
error = 0
area = 2408
delay = 47.4
#gates = 953
output circuit appNtk/c5315_13_0_2408_47.4.blif
time = 116864410 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 2
n434 is replaced by 226 with estimated error 0
error = 0
area = 2406
delay = 47.4
#gates = 952
output circuit appNtk/c5315_14_0_2406_47.4.blif
time = 122430640 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 2
n463 is replaced by 210 with estimated error 0
error = 0
area = 2404
delay = 47.4
#gates = 951
output circuit appNtk/c5315_15_0_2404_47.4.blif
time = 127547692 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 2
n448 is replaced by 265 with estimated error 0
error = 0
area = 2402
delay = 47.4
#gates = 950
output circuit appNtk/c5315_16_0_2402_47.4.blif
time = 132719889 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 2
n441 is replaced by 281 with estimated error 0
error = 0
area = 2400
delay = 47.4
#gates = 949
output circuit appNtk/c5315_17_0_2400_47.4.blif
time = 138211494 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 2
n470 is replaced by 234 with estimated error 0
error = 0
area = 2398
delay = 47.4
#gates = 948
output circuit appNtk/c5315_18_0_2398_47.4.blif
time = 143286946 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 2
n1200 is replaced by 218 with estimated error 0
error = 0
area = 2396
delay = 47.4
#gates = 947
output circuit appNtk/c5315_19_0_2396_47.4.blif
time = 148388198 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 2
n396 is replaced by 324 with estimated error 0
error = 0
area = 2394
delay = 47.4
#gates = 946
output circuit appNtk/c5315_20_0_2394_47.4.blif
time = 153737815 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 2
n1149 is replaced by 566 with inverter with estimated error 0
error = 0
area = 2393
delay = 47.4
#gates = 946
output circuit appNtk/c5315_21_0_2393_47.4.blif
time = 158761133 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 2
n413 is replaced by 316 with estimated error 0
error = 0
area = 2391
delay = 47.4
#gates = 945
output circuit appNtk/c5315_22_0_2391_47.4.blif
time = 163674307 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 2
n1039 is replaced by n368 with estimated error 0
error = 0
area = 2390
delay = 47.4
#gates = 944
output circuit appNtk/c5315_23_0_2390_47.4.blif
time = 168466394 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 2
n426 is replaced by 257 with estimated error 0
error = 0
area = 2388
delay = 47.4
#gates = 943
output circuit appNtk/c5315_24_0_2388_47.4.blif
time = 173241664 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 2
n389 is replaced by 341 with estimated error 0
error = 0
area = 2386
delay = 47.4
#gates = 942
output circuit appNtk/c5315_25_0_2386_47.4.blif
time = 178382678 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 2
n366 is replaced by 351 with estimated error 0
error = 0
area = 2384
delay = 47.4
#gates = 941
output circuit appNtk/c5315_26_0_2384_47.4.blif
time = 183200258 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 2
n799 is replaced by n534 with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 187957469 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 2
n379 is replaced by 308 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 193085589 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 2
n784 is replaced by n520 with estimated error 0.00108
error = 0.00108
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.00108_2371_47.4.blif
time = 197834809 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 2
n809 is replaced by n554 with estimated error 0.0021
error = 0.0021
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.0021_2362_47.4.blif
time = 202552949 us
--------------- round 31 ---------------
seed = 2531465778
maxLevel = 2
n938 is replaced by zero with estimated error 0.00422
error = 0.00422
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00422_2351_47.4.blif
time = 207579768 us
--------------- round 32 ---------------
seed = 2531465778
maxLevel = 2
n787 is replaced by n594 with inverter with estimated error 0.00552
error = 0.00552
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk/c5315_32_0.00552_2346_47.4.blif
time = 212224158 us
--------------- round 33 ---------------
seed = 2531465778
maxLevel = 2
n794 is replaced by zero with estimated error 0.00552
error = 0.00552
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk/c5315_33_0.00552_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 216874058 us
--------------- round 34 ---------------
seed = 2531465778
maxLevel = 2
n521 is replaced by zero with estimated error 0.00661
error = 0.00661
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk/c5315_34_0.00661_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 221855615 us
--------------- round 35 ---------------
seed = 2531465778
maxLevel = 2
n522 is replaced by zero with estimated error 0.00661
error = 0.00661
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk/c5315_35_0.00661_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 226362249 us
--------------- round 36 ---------------
seed = 2531465778
maxLevel = 2
n558 is replaced by zero with estimated error 0.00661
error = 0.00661
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk/c5315_36_0.00661_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 230898088 us
--------------- round 37 ---------------
seed = 2531465778
maxLevel = 2
n1069 is replaced by n648 with estimated error 0.00915
error = 0.00915
area = 2327
delay = 47.4
#gates = 919
output circuit appNtk/c5315_37_0.00915_2327_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 235757738 us
--------------- round 38 ---------------
seed = 2531465778
maxLevel = 2
n1079 is replaced by n800 with estimated error 0.00915
error = 0.00915
area = 2325
delay = 47.4
#gates = 918
output circuit appNtk/c5315_38_0.00915_2325_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 240285555 us
--------------- round 39 ---------------
seed = 2531465778
maxLevel = 2
n810 is replaced by zero with estimated error 0.01032
error = 0.01032
area = 2322
delay = 47.4
#gates = 917
output circuit appNtk/c5315_39_0.01032_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 244745437 us
--------------- round 40 ---------------
seed = 2531465778
maxLevel = 2
n555 is replaced by zero with estimated error 0.01151
error = 0.01151
area = 2315
delay = 47.4
#gates = 914
output circuit appNtk/c5315_40_0.01151_2315_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 249561783 us
--------------- round 41 ---------------
seed = 2531465778
maxLevel = 2
n557 is replaced by zero with estimated error 0.01151
error = 0.01151
area = 2314
delay = 47.4
#gates = 913
output circuit appNtk/c5315_41_0.01151_2314_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 254005212 us
--------------- round 42 ---------------
seed = 2531465778
maxLevel = 2
n556 is replaced by zero with estimated error 0.01151
error = 0.01151
area = 2313
delay = 47.4
#gates = 912
output circuit appNtk/c5315_42_0.01151_2313_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 258476386 us
--------------- round 43 ---------------
seed = 2531465778
maxLevel = 2
n785 is replaced by n593 with estimated error 0.01209
error = 0.01209
area = 2312
delay = 47.4
#gates = 911
output circuit appNtk/c5315_43_0.01209_2312_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 263242035 us
--------------- round 44 ---------------
seed = 2531465778
maxLevel = 2
n781 is replaced by n593 with estimated error 0.01312
error = 0.01312
area = 2310
delay = 47.4
#gates = 910
output circuit appNtk/c5315_44_0.01312_2310_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 267605185 us
--------------- round 45 ---------------
seed = 2531465778
maxLevel = 2
n776 is replaced by n592 with estimated error 0.01502
error = 0.01502
area = 2306
delay = 47.4
#gates = 909
output circuit appNtk/c5315_45_0.01502_2306_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 272023405 us
--------------- round 46 ---------------
seed = 2531465778
maxLevel = 2
n1178 is replaced by n592 with estimated error 0.01577
error = 0.01577
area = 2304
delay = 47.4
#gates = 908
output circuit appNtk/c5315_46_0.01577_2304_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 276759873 us
--------------- round 47 ---------------
seed = 2531465778
maxLevel = 2
n1165 is replaced by one with estimated error 0.01608
error = 0.01608
area = 2302
delay = 47.4
#gates = 907
output circuit appNtk/c5315_47_0.01608_2302_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 281129663 us
--------------- round 48 ---------------
seed = 2531465778
maxLevel = 2
n1163 is replaced by n1147 with estimated error 0.0471
error = 0.0471
area = 2298
delay = 47.4
#gates = 905
output circuit appNtk/c5315_48_0.0471_2298_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 285505060 us
--------------- round 49 ---------------
seed = 2531465778
maxLevel = 2
n1131 is replaced by n638 with estimated error 0.0471
error = 0.0471
area = 2297
delay = 47.4
#gates = 904
output circuit appNtk/c5315_49_0.0471_2297_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 290189148 us
--------------- round 50 ---------------
seed = 2531465778
maxLevel = 2
n1140 is replaced by n1158 with inverter with estimated error 0.0471
error = 0.0471
area = 2275
delay = 47.4
#gates = 896
output circuit appNtk/c5315_50_0.0471_2275_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 294498287 us
--------------- round 51 ---------------
seed = 2531465778
maxLevel = 2
n1141 is replaced by n1158 with estimated error 0.0471
error = 0.0471
area = 2274
delay = 47.4
#gates = 895
output circuit appNtk/c5315_51_0.0471_2274_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 298741185 us
--------------- round 52 ---------------
seed = 2531465778
maxLevel = 2
n1277 is replaced by n1152 with estimated error 0.0471
error = 0.0471
area = 2273
delay = 47.4
#gates = 894
output circuit appNtk/c5315_52_0.0471_2273_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 303272645 us
--------------- round 53 ---------------
seed = 2531465778
maxLevel = 2
n648 is replaced by n611 with inverter with estimated error 0.04991
error = 0.04991
area = 2270
delay = 47.4
#gates = 894
output circuit appNtk/c5315_53_0.04991_2270_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 307529059 us
--------------- round 54 ---------------
seed = 2531465778
maxLevel = 2
n800 is replaced by n611 with estimated error 0.04991
error = 0.04991
area = 2269
delay = 47.4
#gates = 893
output circuit appNtk/c5315_54_0.04991_2269_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 311774099 us
--------------- round 55 ---------------
seed = 2531465778
maxLevel = 2
exceed error bound
