#[doc = "Register `IMR1` reader"]
pub type R = crate::R<Imr1Spec>;
#[doc = "Register `IMR1` writer"]
pub type W = crate::W<Imr1Spec>;
#[doc = "Field `IM0` reader - CPU wakeup with interrupt mask on event input"]
pub type Im0R = crate::BitReader;
#[doc = "Field `IM0` writer - CPU wakeup with interrupt mask on event input"]
pub type Im0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM1` reader - CPU wakeup with interrupt mask on event input"]
pub type Im1R = crate::BitReader;
#[doc = "Field `IM1` writer - CPU wakeup with interrupt mask on event input"]
pub type Im1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM2` reader - CPU wakeup with interrupt mask on event input"]
pub type Im2R = crate::BitReader;
#[doc = "Field `IM2` writer - CPU wakeup with interrupt mask on event input"]
pub type Im2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM3` reader - CPU wakeup with interrupt mask on event input"]
pub type Im3R = crate::BitReader;
#[doc = "Field `IM3` writer - CPU wakeup with interrupt mask on event input"]
pub type Im3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM4` reader - CPU wakeup with interrupt mask on event input"]
pub type Im4R = crate::BitReader;
#[doc = "Field `IM4` writer - CPU wakeup with interrupt mask on event input"]
pub type Im4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM5` reader - CPU wakeup with interrupt mask on event input"]
pub type Im5R = crate::BitReader;
#[doc = "Field `IM5` writer - CPU wakeup with interrupt mask on event input"]
pub type Im5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM6` reader - CPU wakeup with interrupt mask on event input"]
pub type Im6R = crate::BitReader;
#[doc = "Field `IM6` writer - CPU wakeup with interrupt mask on event input"]
pub type Im6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM7` reader - CPU wakeup with interrupt mask on event input"]
pub type Im7R = crate::BitReader;
#[doc = "Field `IM7` writer - CPU wakeup with interrupt mask on event input"]
pub type Im7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM8` reader - CPU wakeup with interrupt mask on event input"]
pub type Im8R = crate::BitReader;
#[doc = "Field `IM8` writer - CPU wakeup with interrupt mask on event input"]
pub type Im8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM9` reader - CPU wakeup with interrupt mask on event input"]
pub type Im9R = crate::BitReader;
#[doc = "Field `IM9` writer - CPU wakeup with interrupt mask on event input"]
pub type Im9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM10` reader - CPU wakeup with interrupt mask on event input"]
pub type Im10R = crate::BitReader;
#[doc = "Field `IM10` writer - CPU wakeup with interrupt mask on event input"]
pub type Im10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM11` reader - CPU wakeup with interrupt mask on event input"]
pub type Im11R = crate::BitReader;
#[doc = "Field `IM11` writer - CPU wakeup with interrupt mask on event input"]
pub type Im11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM12` reader - CPU wakeup with interrupt mask on event input"]
pub type Im12R = crate::BitReader;
#[doc = "Field `IM12` writer - CPU wakeup with interrupt mask on event input"]
pub type Im12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM13` reader - CPU wakeup with interrupt mask on event input"]
pub type Im13R = crate::BitReader;
#[doc = "Field `IM13` writer - CPU wakeup with interrupt mask on event input"]
pub type Im13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM14` reader - CPU wakeup with interrupt mask on event input"]
pub type Im14R = crate::BitReader;
#[doc = "Field `IM14` writer - CPU wakeup with interrupt mask on event input"]
pub type Im14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM15` reader - CPU wakeup with interrupt mask on event input"]
pub type Im15R = crate::BitReader;
#[doc = "Field `IM15` writer - CPU wakeup with interrupt mask on event input"]
pub type Im15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM19` reader - CPU wakeup with interrupt mask on event input"]
pub type Im19R = crate::BitReader;
#[doc = "Field `IM19` writer - CPU wakeup with interrupt mask on event input"]
pub type Im19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM21` reader - CPU wakeup with interrupt mask on event input"]
pub type Im21R = crate::BitReader;
#[doc = "Field `IM21` writer - CPU wakeup with interrupt mask on event input"]
pub type Im21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM22` reader - CPU wakeup with interrupt mask on event input"]
pub type Im22R = crate::BitReader;
#[doc = "Field `IM22` writer - CPU wakeup with interrupt mask on event input"]
pub type Im22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM23` reader - CPU wakeup with interrupt mask on event input"]
pub type Im23R = crate::BitReader;
#[doc = "Field `IM23` writer - CPU wakeup with interrupt mask on event input"]
pub type Im23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM24` reader - CPU wakeup with interrupt mask on event input"]
pub type Im24R = crate::BitReader;
#[doc = "Field `IM24` writer - CPU wakeup with interrupt mask on event input"]
pub type Im24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM25` reader - CPU wakeup with interrupt mask on event input"]
pub type Im25R = crate::BitReader;
#[doc = "Field `IM25` writer - CPU wakeup with interrupt mask on event input"]
pub type Im25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM26` reader - CPU wakeup with interrupt mask on event input"]
pub type Im26R = crate::BitReader;
#[doc = "Field `IM26` writer - CPU wakeup with interrupt mask on event input"]
pub type Im26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM31` reader - CPU wakeup with interrupt mask on event input"]
pub type Im31R = crate::BitReader;
#[doc = "Field `IM31` writer - CPU wakeup with interrupt mask on event input"]
pub type Im31W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im0(&self) -> Im0R {
        Im0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im1(&self) -> Im1R {
        Im1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im2(&self) -> Im2R {
        Im2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im3(&self) -> Im3R {
        Im3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im4(&self) -> Im4R {
        Im4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im5(&self) -> Im5R {
        Im5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im6(&self) -> Im6R {
        Im6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im7(&self) -> Im7R {
        Im7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im8(&self) -> Im8R {
        Im8R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im9(&self) -> Im9R {
        Im9R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im10(&self) -> Im10R {
        Im10R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im11(&self) -> Im11R {
        Im11R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im12(&self) -> Im12R {
        Im12R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im13(&self) -> Im13R {
        Im13R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im14(&self) -> Im14R {
        Im14R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im15(&self) -> Im15R {
        Im15R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 19 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im19(&self) -> Im19R {
        Im19R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 21 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im21(&self) -> Im21R {
        Im21R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im22(&self) -> Im22R {
        Im22R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im23(&self) -> Im23R {
        Im23R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im24(&self) -> Im24R {
        Im24R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im25(&self) -> Im25R {
        Im25R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im26(&self) -> Im26R {
        Im26R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 31 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn im31(&self) -> Im31R {
        Im31R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im0(&mut self) -> Im0W<Imr1Spec> {
        Im0W::new(self, 0)
    }
    #[doc = "Bit 1 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im1(&mut self) -> Im1W<Imr1Spec> {
        Im1W::new(self, 1)
    }
    #[doc = "Bit 2 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im2(&mut self) -> Im2W<Imr1Spec> {
        Im2W::new(self, 2)
    }
    #[doc = "Bit 3 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im3(&mut self) -> Im3W<Imr1Spec> {
        Im3W::new(self, 3)
    }
    #[doc = "Bit 4 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im4(&mut self) -> Im4W<Imr1Spec> {
        Im4W::new(self, 4)
    }
    #[doc = "Bit 5 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im5(&mut self) -> Im5W<Imr1Spec> {
        Im5W::new(self, 5)
    }
    #[doc = "Bit 6 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im6(&mut self) -> Im6W<Imr1Spec> {
        Im6W::new(self, 6)
    }
    #[doc = "Bit 7 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im7(&mut self) -> Im7W<Imr1Spec> {
        Im7W::new(self, 7)
    }
    #[doc = "Bit 8 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im8(&mut self) -> Im8W<Imr1Spec> {
        Im8W::new(self, 8)
    }
    #[doc = "Bit 9 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im9(&mut self) -> Im9W<Imr1Spec> {
        Im9W::new(self, 9)
    }
    #[doc = "Bit 10 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im10(&mut self) -> Im10W<Imr1Spec> {
        Im10W::new(self, 10)
    }
    #[doc = "Bit 11 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im11(&mut self) -> Im11W<Imr1Spec> {
        Im11W::new(self, 11)
    }
    #[doc = "Bit 12 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im12(&mut self) -> Im12W<Imr1Spec> {
        Im12W::new(self, 12)
    }
    #[doc = "Bit 13 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im13(&mut self) -> Im13W<Imr1Spec> {
        Im13W::new(self, 13)
    }
    #[doc = "Bit 14 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im14(&mut self) -> Im14W<Imr1Spec> {
        Im14W::new(self, 14)
    }
    #[doc = "Bit 15 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im15(&mut self) -> Im15W<Imr1Spec> {
        Im15W::new(self, 15)
    }
    #[doc = "Bit 19 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im19(&mut self) -> Im19W<Imr1Spec> {
        Im19W::new(self, 19)
    }
    #[doc = "Bit 21 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im21(&mut self) -> Im21W<Imr1Spec> {
        Im21W::new(self, 21)
    }
    #[doc = "Bit 22 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im22(&mut self) -> Im22W<Imr1Spec> {
        Im22W::new(self, 22)
    }
    #[doc = "Bit 23 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im23(&mut self) -> Im23W<Imr1Spec> {
        Im23W::new(self, 23)
    }
    #[doc = "Bit 24 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im24(&mut self) -> Im24W<Imr1Spec> {
        Im24W::new(self, 24)
    }
    #[doc = "Bit 25 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im25(&mut self) -> Im25W<Imr1Spec> {
        Im25W::new(self, 25)
    }
    #[doc = "Bit 26 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im26(&mut self) -> Im26W<Imr1Spec> {
        Im26W::new(self, 26)
    }
    #[doc = "Bit 31 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    #[must_use]
    pub fn im31(&mut self) -> Im31W<Imr1Spec> {
        Im31W::new(self, 31)
    }
}
#[doc = "EXTI CPU wakeup with interrupt mask register\n\nYou can [`read`](crate::Reg::read) this register and get [`imr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`imr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Imr1Spec;
impl crate::RegisterSpec for Imr1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`imr1::R`](R) reader structure"]
impl crate::Readable for Imr1Spec {}
#[doc = "`write(|w| ..)` method takes [`imr1::W`](W) writer structure"]
impl crate::Writable for Imr1Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets IMR1 to value 0xfff8_0000"]
impl crate::Resettable for Imr1Spec {
    const RESET_VALUE: u32 = 0xfff8_0000;
}
