$date
	Sat Apr  5 11:02:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_moore_tb $end
$var wire 2 ! done_moore [1:0] $end
$var reg 1 " clk $end
$var reg 3 # mssv_moore [2:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 3 % mssv_moore [2:0] $end
$var wire 1 $ rst $end
$var parameter 3 & S0 $end
$var parameter 3 ' S1 $end
$var parameter 3 ( S2 $end
$var parameter 3 ) S3 $end
$var parameter 4 * S4 $end
$var reg 2 + done_moore [1:0] $end
$var reg 3 , nextstate [2:0] $end
$var reg 3 - presentstate [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 *
b11 )
b10 (
b1 '
b0 &
$end
#0
$dumpvars
b0 -
b1 ,
b0 +
b0 %
1$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
0$
#15
b1 -
1"
#20
0"
#25
1"
#30
b10 ,
0"
b110 #
b110 %
#35
b0 ,
b10 -
1"
#40
b11 ,
0"
b0 #
b0 %
#45
b1 ,
b11 -
1"
#50
b100 ,
0"
b110 #
b110 %
#55
b11 !
b11 +
b100 -
1"
#60
b11 ,
0"
b0 #
b0 %
#65
b1 ,
b0 !
b0 +
b11 -
1"
#70
b100 ,
0"
b110 #
b110 %
#75
b11 !
b11 +
b100 -
1"
#80
b11 ,
0"
b0 #
b0 %
#85
b1 ,
b0 !
b0 +
b11 -
1"
#90
b0 ,
0"
b111 #
b111 %
#95
b0 -
1"
#100
b1 ,
0"
b0 #
b0 %
#105
b1 -
1"
#110
b10 ,
0"
b110 #
b110 %
#115
b0 ,
b10 -
1"
#120
b11 ,
0"
b0 #
b0 %
#125
b1 ,
b11 -
1"
#130
b0 ,
0"
b1 #
b1 %
#135
b0 -
1"
#140
b1 ,
0"
b0 #
b0 %
#145
b1 -
1"
#150
b10 ,
0"
b110 #
b110 %
#155
b0 ,
b10 -
1"
#160
b11 ,
0"
b0 #
b0 %
#165
b1 ,
b11 -
1"
#170
b0 ,
0"
b10 #
b10 %
#175
b0 -
1"
#180
0"
#185
1"
#190
0"
