
flf_16ch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6b4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  0800a858  0800a858  0000b858  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800acf4  0800acf4  0000c1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800acf4  0800acf4  0000bcf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800acfc  0800acfc  0000c1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800acfc  0800acfc  0000bcfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ad00  0800ad00  0000bd00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800ad04  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f4  200001e0  0800aee4  0000c1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005d4  0800aee4  0000c5d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fc1b  00000000  00000000  0000c210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002392  00000000  00000000  0001be2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f00  00000000  00000000  0001e1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc2  00000000  00000000  0001f0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001890e  00000000  00000000  0001fc82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000110fa  00000000  00000000  00038590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c53e  00000000  00000000  0004968a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e5bc8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054fc  00000000  00000000  000e5c0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003e  00000000  00000000  000eb108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a83c 	.word	0x0800a83c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a83c 	.word	0x0800a83c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <setMuxChannel>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void setMuxChannel(uint8_t ch)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
    if(ch >= 16) return;
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	2b0f      	cmp	r3, #15
 800103e:	f200 8187 	bhi.w	8001350 <setMuxChannel+0x320>

    switch(ch)
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	2b0f      	cmp	r3, #15
 8001046:	f200 8185 	bhi.w	8001354 <setMuxChannel+0x324>
 800104a:	a201      	add	r2, pc, #4	@ (adr r2, 8001050 <setMuxChannel+0x20>)
 800104c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001050:	08001091 	.word	0x08001091
 8001054:	080010bd 	.word	0x080010bd
 8001058:	080010e9 	.word	0x080010e9
 800105c:	08001115 	.word	0x08001115
 8001060:	08001141 	.word	0x08001141
 8001064:	0800116d 	.word	0x0800116d
 8001068:	08001199 	.word	0x08001199
 800106c:	080011c5 	.word	0x080011c5
 8001070:	080011f1 	.word	0x080011f1
 8001074:	0800121d 	.word	0x0800121d
 8001078:	08001249 	.word	0x08001249
 800107c:	08001275 	.word	0x08001275
 8001080:	080012a1 	.word	0x080012a1
 8001084:	080012cd 	.word	0x080012cd
 8001088:	080012f9 	.word	0x080012f9
 800108c:	08001325 	.word	0x08001325
    {
        case 0:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001096:	48b1      	ldr	r0, [pc, #708]	@ (800135c <setMuxChannel+0x32c>)
 8001098:	f002 ffb4 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_RESET);
 800109c:	2200      	movs	r2, #0
 800109e:	2104      	movs	r1, #4
 80010a0:	48ae      	ldr	r0, [pc, #696]	@ (800135c <setMuxChannel+0x32c>)
 80010a2:	f002 ffaf 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_RESET);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2102      	movs	r1, #2
 80010aa:	48ac      	ldr	r0, [pc, #688]	@ (800135c <setMuxChannel+0x32c>)
 80010ac:	f002 ffaa 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_RESET);
 80010b0:	2200      	movs	r2, #0
 80010b2:	2101      	movs	r1, #1
 80010b4:	48a9      	ldr	r0, [pc, #676]	@ (800135c <setMuxChannel+0x32c>)
 80010b6:	f002 ffa5 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 80010ba:	e14c      	b.n	8001356 <setMuxChannel+0x326>

        case 1:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_SET);
 80010bc:	2201      	movs	r2, #1
 80010be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010c2:	48a6      	ldr	r0, [pc, #664]	@ (800135c <setMuxChannel+0x32c>)
 80010c4:	f002 ff9e 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_RESET);
 80010c8:	2200      	movs	r2, #0
 80010ca:	2104      	movs	r1, #4
 80010cc:	48a3      	ldr	r0, [pc, #652]	@ (800135c <setMuxChannel+0x32c>)
 80010ce:	f002 ff99 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_RESET);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2102      	movs	r1, #2
 80010d6:	48a1      	ldr	r0, [pc, #644]	@ (800135c <setMuxChannel+0x32c>)
 80010d8:	f002 ff94 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_RESET);
 80010dc:	2200      	movs	r2, #0
 80010de:	2101      	movs	r1, #1
 80010e0:	489e      	ldr	r0, [pc, #632]	@ (800135c <setMuxChannel+0x32c>)
 80010e2:	f002 ff8f 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 80010e6:	e136      	b.n	8001356 <setMuxChannel+0x326>

        case 2:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010ee:	489b      	ldr	r0, [pc, #620]	@ (800135c <setMuxChannel+0x32c>)
 80010f0:	f002 ff88 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	2104      	movs	r1, #4
 80010f8:	4898      	ldr	r0, [pc, #608]	@ (800135c <setMuxChannel+0x32c>)
 80010fa:	f002 ff83 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_RESET);
 80010fe:	2200      	movs	r2, #0
 8001100:	2102      	movs	r1, #2
 8001102:	4896      	ldr	r0, [pc, #600]	@ (800135c <setMuxChannel+0x32c>)
 8001104:	f002 ff7e 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	2101      	movs	r1, #1
 800110c:	4893      	ldr	r0, [pc, #588]	@ (800135c <setMuxChannel+0x32c>)
 800110e:	f002 ff79 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 8001112:	e120      	b.n	8001356 <setMuxChannel+0x326>

        case 3:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_SET);
 8001114:	2201      	movs	r2, #1
 8001116:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800111a:	4890      	ldr	r0, [pc, #576]	@ (800135c <setMuxChannel+0x32c>)
 800111c:	f002 ff72 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_SET);
 8001120:	2201      	movs	r2, #1
 8001122:	2104      	movs	r1, #4
 8001124:	488d      	ldr	r0, [pc, #564]	@ (800135c <setMuxChannel+0x32c>)
 8001126:	f002 ff6d 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_RESET);
 800112a:	2200      	movs	r2, #0
 800112c:	2102      	movs	r1, #2
 800112e:	488b      	ldr	r0, [pc, #556]	@ (800135c <setMuxChannel+0x32c>)
 8001130:	f002 ff68 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_RESET);
 8001134:	2200      	movs	r2, #0
 8001136:	2101      	movs	r1, #1
 8001138:	4888      	ldr	r0, [pc, #544]	@ (800135c <setMuxChannel+0x32c>)
 800113a:	f002 ff63 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 800113e:	e10a      	b.n	8001356 <setMuxChannel+0x326>

        case 4:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_RESET);
 8001140:	2200      	movs	r2, #0
 8001142:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001146:	4885      	ldr	r0, [pc, #532]	@ (800135c <setMuxChannel+0x32c>)
 8001148:	f002 ff5c 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	2104      	movs	r1, #4
 8001150:	4882      	ldr	r0, [pc, #520]	@ (800135c <setMuxChannel+0x32c>)
 8001152:	f002 ff57 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_SET);
 8001156:	2201      	movs	r2, #1
 8001158:	2102      	movs	r1, #2
 800115a:	4880      	ldr	r0, [pc, #512]	@ (800135c <setMuxChannel+0x32c>)
 800115c:	f002 ff52 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_RESET);
 8001160:	2200      	movs	r2, #0
 8001162:	2101      	movs	r1, #1
 8001164:	487d      	ldr	r0, [pc, #500]	@ (800135c <setMuxChannel+0x32c>)
 8001166:	f002 ff4d 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 800116a:	e0f4      	b.n	8001356 <setMuxChannel+0x326>

        case 5:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_SET);
 800116c:	2201      	movs	r2, #1
 800116e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001172:	487a      	ldr	r0, [pc, #488]	@ (800135c <setMuxChannel+0x32c>)
 8001174:	f002 ff46 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	2104      	movs	r1, #4
 800117c:	4877      	ldr	r0, [pc, #476]	@ (800135c <setMuxChannel+0x32c>)
 800117e:	f002 ff41 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_SET);
 8001182:	2201      	movs	r2, #1
 8001184:	2102      	movs	r1, #2
 8001186:	4875      	ldr	r0, [pc, #468]	@ (800135c <setMuxChannel+0x32c>)
 8001188:	f002 ff3c 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_RESET);
 800118c:	2200      	movs	r2, #0
 800118e:	2101      	movs	r1, #1
 8001190:	4872      	ldr	r0, [pc, #456]	@ (800135c <setMuxChannel+0x32c>)
 8001192:	f002 ff37 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 8001196:	e0de      	b.n	8001356 <setMuxChannel+0x326>

        case 6:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800119e:	486f      	ldr	r0, [pc, #444]	@ (800135c <setMuxChannel+0x32c>)
 80011a0:	f002 ff30 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_SET);
 80011a4:	2201      	movs	r2, #1
 80011a6:	2104      	movs	r1, #4
 80011a8:	486c      	ldr	r0, [pc, #432]	@ (800135c <setMuxChannel+0x32c>)
 80011aa:	f002 ff2b 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_SET);
 80011ae:	2201      	movs	r2, #1
 80011b0:	2102      	movs	r1, #2
 80011b2:	486a      	ldr	r0, [pc, #424]	@ (800135c <setMuxChannel+0x32c>)
 80011b4:	f002 ff26 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_RESET);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2101      	movs	r1, #1
 80011bc:	4867      	ldr	r0, [pc, #412]	@ (800135c <setMuxChannel+0x32c>)
 80011be:	f002 ff21 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 80011c2:	e0c8      	b.n	8001356 <setMuxChannel+0x326>

        case 7:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_SET);
 80011c4:	2201      	movs	r2, #1
 80011c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011ca:	4864      	ldr	r0, [pc, #400]	@ (800135c <setMuxChannel+0x32c>)
 80011cc:	f002 ff1a 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_SET);
 80011d0:	2201      	movs	r2, #1
 80011d2:	2104      	movs	r1, #4
 80011d4:	4861      	ldr	r0, [pc, #388]	@ (800135c <setMuxChannel+0x32c>)
 80011d6:	f002 ff15 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_SET);
 80011da:	2201      	movs	r2, #1
 80011dc:	2102      	movs	r1, #2
 80011de:	485f      	ldr	r0, [pc, #380]	@ (800135c <setMuxChannel+0x32c>)
 80011e0:	f002 ff10 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_RESET);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2101      	movs	r1, #1
 80011e8:	485c      	ldr	r0, [pc, #368]	@ (800135c <setMuxChannel+0x32c>)
 80011ea:	f002 ff0b 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 80011ee:	e0b2      	b.n	8001356 <setMuxChannel+0x326>

        case 8:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011f6:	4859      	ldr	r0, [pc, #356]	@ (800135c <setMuxChannel+0x32c>)
 80011f8:	f002 ff04 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_RESET);
 80011fc:	2200      	movs	r2, #0
 80011fe:	2104      	movs	r1, #4
 8001200:	4856      	ldr	r0, [pc, #344]	@ (800135c <setMuxChannel+0x32c>)
 8001202:	f002 feff 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_RESET);
 8001206:	2200      	movs	r2, #0
 8001208:	2102      	movs	r1, #2
 800120a:	4854      	ldr	r0, [pc, #336]	@ (800135c <setMuxChannel+0x32c>)
 800120c:	f002 fefa 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_SET);
 8001210:	2201      	movs	r2, #1
 8001212:	2101      	movs	r1, #1
 8001214:	4851      	ldr	r0, [pc, #324]	@ (800135c <setMuxChannel+0x32c>)
 8001216:	f002 fef5 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 800121a:	e09c      	b.n	8001356 <setMuxChannel+0x326>

        case 9:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_SET);
 800121c:	2201      	movs	r2, #1
 800121e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001222:	484e      	ldr	r0, [pc, #312]	@ (800135c <setMuxChannel+0x32c>)
 8001224:	f002 feee 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_RESET);
 8001228:	2200      	movs	r2, #0
 800122a:	2104      	movs	r1, #4
 800122c:	484b      	ldr	r0, [pc, #300]	@ (800135c <setMuxChannel+0x32c>)
 800122e:	f002 fee9 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_RESET);
 8001232:	2200      	movs	r2, #0
 8001234:	2102      	movs	r1, #2
 8001236:	4849      	ldr	r0, [pc, #292]	@ (800135c <setMuxChannel+0x32c>)
 8001238:	f002 fee4 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_SET);
 800123c:	2201      	movs	r2, #1
 800123e:	2101      	movs	r1, #1
 8001240:	4846      	ldr	r0, [pc, #280]	@ (800135c <setMuxChannel+0x32c>)
 8001242:	f002 fedf 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 8001246:	e086      	b.n	8001356 <setMuxChannel+0x326>

        case 10:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_RESET);
 8001248:	2200      	movs	r2, #0
 800124a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800124e:	4843      	ldr	r0, [pc, #268]	@ (800135c <setMuxChannel+0x32c>)
 8001250:	f002 fed8 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_SET);
 8001254:	2201      	movs	r2, #1
 8001256:	2104      	movs	r1, #4
 8001258:	4840      	ldr	r0, [pc, #256]	@ (800135c <setMuxChannel+0x32c>)
 800125a:	f002 fed3 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	2102      	movs	r1, #2
 8001262:	483e      	ldr	r0, [pc, #248]	@ (800135c <setMuxChannel+0x32c>)
 8001264:	f002 fece 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_SET);
 8001268:	2201      	movs	r2, #1
 800126a:	2101      	movs	r1, #1
 800126c:	483b      	ldr	r0, [pc, #236]	@ (800135c <setMuxChannel+0x32c>)
 800126e:	f002 fec9 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 8001272:	e070      	b.n	8001356 <setMuxChannel+0x326>

        case 11:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_SET);
 8001274:	2201      	movs	r2, #1
 8001276:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800127a:	4838      	ldr	r0, [pc, #224]	@ (800135c <setMuxChannel+0x32c>)
 800127c:	f002 fec2 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_SET);
 8001280:	2201      	movs	r2, #1
 8001282:	2104      	movs	r1, #4
 8001284:	4835      	ldr	r0, [pc, #212]	@ (800135c <setMuxChannel+0x32c>)
 8001286:	f002 febd 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_RESET);
 800128a:	2200      	movs	r2, #0
 800128c:	2102      	movs	r1, #2
 800128e:	4833      	ldr	r0, [pc, #204]	@ (800135c <setMuxChannel+0x32c>)
 8001290:	f002 feb8 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_SET);
 8001294:	2201      	movs	r2, #1
 8001296:	2101      	movs	r1, #1
 8001298:	4830      	ldr	r0, [pc, #192]	@ (800135c <setMuxChannel+0x32c>)
 800129a:	f002 feb3 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 800129e:	e05a      	b.n	8001356 <setMuxChannel+0x326>

        case 12:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_RESET);
 80012a0:	2200      	movs	r2, #0
 80012a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012a6:	482d      	ldr	r0, [pc, #180]	@ (800135c <setMuxChannel+0x32c>)
 80012a8:	f002 feac 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_RESET);
 80012ac:	2200      	movs	r2, #0
 80012ae:	2104      	movs	r1, #4
 80012b0:	482a      	ldr	r0, [pc, #168]	@ (800135c <setMuxChannel+0x32c>)
 80012b2:	f002 fea7 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_SET);
 80012b6:	2201      	movs	r2, #1
 80012b8:	2102      	movs	r1, #2
 80012ba:	4828      	ldr	r0, [pc, #160]	@ (800135c <setMuxChannel+0x32c>)
 80012bc:	f002 fea2 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_SET);
 80012c0:	2201      	movs	r2, #1
 80012c2:	2101      	movs	r1, #1
 80012c4:	4825      	ldr	r0, [pc, #148]	@ (800135c <setMuxChannel+0x32c>)
 80012c6:	f002 fe9d 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 80012ca:	e044      	b.n	8001356 <setMuxChannel+0x326>

        case 13:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_SET);
 80012cc:	2201      	movs	r2, #1
 80012ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012d2:	4822      	ldr	r0, [pc, #136]	@ (800135c <setMuxChannel+0x32c>)
 80012d4:	f002 fe96 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_RESET);
 80012d8:	2200      	movs	r2, #0
 80012da:	2104      	movs	r1, #4
 80012dc:	481f      	ldr	r0, [pc, #124]	@ (800135c <setMuxChannel+0x32c>)
 80012de:	f002 fe91 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_SET);
 80012e2:	2201      	movs	r2, #1
 80012e4:	2102      	movs	r1, #2
 80012e6:	481d      	ldr	r0, [pc, #116]	@ (800135c <setMuxChannel+0x32c>)
 80012e8:	f002 fe8c 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_SET);
 80012ec:	2201      	movs	r2, #1
 80012ee:	2101      	movs	r1, #1
 80012f0:	481a      	ldr	r0, [pc, #104]	@ (800135c <setMuxChannel+0x32c>)
 80012f2:	f002 fe87 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 80012f6:	e02e      	b.n	8001356 <setMuxChannel+0x326>

        case 14:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012fe:	4817      	ldr	r0, [pc, #92]	@ (800135c <setMuxChannel+0x32c>)
 8001300:	f002 fe80 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_SET);
 8001304:	2201      	movs	r2, #1
 8001306:	2104      	movs	r1, #4
 8001308:	4814      	ldr	r0, [pc, #80]	@ (800135c <setMuxChannel+0x32c>)
 800130a:	f002 fe7b 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_SET);
 800130e:	2201      	movs	r2, #1
 8001310:	2102      	movs	r1, #2
 8001312:	4812      	ldr	r0, [pc, #72]	@ (800135c <setMuxChannel+0x32c>)
 8001314:	f002 fe76 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_SET);
 8001318:	2201      	movs	r2, #1
 800131a:	2101      	movs	r1, #1
 800131c:	480f      	ldr	r0, [pc, #60]	@ (800135c <setMuxChannel+0x32c>)
 800131e:	f002 fe71 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 8001322:	e018      	b.n	8001356 <setMuxChannel+0x326>

        case 15:
            HAL_GPIO_WritePin(GPIOB, S0_Pin, GPIO_PIN_SET);
 8001324:	2201      	movs	r2, #1
 8001326:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800132a:	480c      	ldr	r0, [pc, #48]	@ (800135c <setMuxChannel+0x32c>)
 800132c:	f002 fe6a 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S1_Pin, GPIO_PIN_SET);
 8001330:	2201      	movs	r2, #1
 8001332:	2104      	movs	r1, #4
 8001334:	4809      	ldr	r0, [pc, #36]	@ (800135c <setMuxChannel+0x32c>)
 8001336:	f002 fe65 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S2_Pin, GPIO_PIN_SET);
 800133a:	2201      	movs	r2, #1
 800133c:	2102      	movs	r1, #2
 800133e:	4807      	ldr	r0, [pc, #28]	@ (800135c <setMuxChannel+0x32c>)
 8001340:	f002 fe60 	bl	8004004 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, S3_Pin, GPIO_PIN_SET);
 8001344:	2201      	movs	r2, #1
 8001346:	2101      	movs	r1, #1
 8001348:	4804      	ldr	r0, [pc, #16]	@ (800135c <setMuxChannel+0x32c>)
 800134a:	f002 fe5b 	bl	8004004 <HAL_GPIO_WritePin>
            break;
 800134e:	e002      	b.n	8001356 <setMuxChannel+0x326>
    if(ch >= 16) return;
 8001350:	bf00      	nop
 8001352:	e000      	b.n	8001356 <setMuxChannel+0x326>

        default:
            break;
 8001354:	bf00      	nop
    }
}
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40020400 	.word	0x40020400

08001360 <calculate_line_position>:

int16_t calculate_line_position(void) {
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
    uint32_t weighted_sum = 0;
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
    uint8_t sensors_on_line = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	72fb      	strb	r3, [r7, #11]

    volatile uint16_t *sensor_data = adc_buffer_ptrs[adc_buffer_read_ptr_index];
 800136e:	4b1f      	ldr	r3, [pc, #124]	@ (80013ec <calculate_line_position+0x8c>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	b2db      	uxtb	r3, r3
 8001374:	461a      	mov	r2, r3
 8001376:	4b1e      	ldr	r3, [pc, #120]	@ (80013f0 <calculate_line_position+0x90>)
 8001378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800137c:	603b      	str	r3, [r7, #0]

    for(int i = 0; i < NUM_SENSORS; i++) {
 800137e:	2300      	movs	r3, #0
 8001380:	607b      	str	r3, [r7, #4]
 8001382:	e01a      	b.n	80013ba <calculate_line_position+0x5a>
        if(sensor_data[i] > sensor_thresholds[i]) {
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	683a      	ldr	r2, [r7, #0]
 800138a:	4413      	add	r3, r2
 800138c:	881b      	ldrh	r3, [r3, #0]
 800138e:	b29a      	uxth	r2, r3
 8001390:	4918      	ldr	r1, [pc, #96]	@ (80013f4 <calculate_line_position+0x94>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001398:	b29b      	uxth	r3, r3
 800139a:	429a      	cmp	r2, r3
 800139c:	d90a      	bls.n	80013b4 <calculate_line_position+0x54>
        	weighted_sum+=sensor_weights[i];
 800139e:	4a16      	ldr	r2, [pc, #88]	@ (80013f8 <calculate_line_position+0x98>)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013a6:	461a      	mov	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	4413      	add	r3, r2
 80013ac:	60fb      	str	r3, [r7, #12]
        	sensors_on_line++;
 80013ae:	7afb      	ldrb	r3, [r7, #11]
 80013b0:	3301      	adds	r3, #1
 80013b2:	72fb      	strb	r3, [r7, #11]
    for(int i = 0; i < NUM_SENSORS; i++) {
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	3301      	adds	r3, #1
 80013b8:	607b      	str	r3, [r7, #4]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b0f      	cmp	r3, #15
 80013be:	dde1      	ble.n	8001384 <calculate_line_position+0x24>
        }
    }

    if (!sensors_on_line){
 80013c0:	7afb      	ldrb	r3, [r7, #11]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d103      	bne.n	80013ce <calculate_line_position+0x6e>
    	line_detected=0;
 80013c6:	4b0d      	ldr	r3, [pc, #52]	@ (80013fc <calculate_line_position+0x9c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	701a      	strb	r2, [r3, #0]
 80013cc:	e002      	b.n	80013d4 <calculate_line_position+0x74>
    }
    else{
    	line_detected=1;
 80013ce:	4b0b      	ldr	r3, [pc, #44]	@ (80013fc <calculate_line_position+0x9c>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	701a      	strb	r2, [r3, #0]
    }

    return weighted_sum/sensors_on_line;
 80013d4:	7afb      	ldrb	r3, [r7, #11]
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80013dc:	b21b      	sxth	r3, r3
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	20000008 	.word	0x20000008
 80013f0:	20000000 	.word	0x20000000
 80013f4:	2000045c 	.word	0x2000045c
 80013f8:	0800a88c 	.word	0x0800a88c
 80013fc:	20000416 	.word	0x20000416

08001400 <set_motor_speeds>:


void set_motor_speeds(int16_t speed1, int16_t speed2) {
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	460a      	mov	r2, r1
 800140a:	80fb      	strh	r3, [r7, #6]
 800140c:	4613      	mov	r3, r2
 800140e:	80bb      	strh	r3, [r7, #4]
    uint16_t pwm1, pwm2;

    if(speed1 >= 0) {
 8001410:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001414:	2b00      	cmp	r3, #0
 8001416:	db13      	blt.n	8001440 <set_motor_speeds+0x40>
        pwm1 = (uint16_t)MIN(speed1, 999);
 8001418:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800141c:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8001420:	4293      	cmp	r3, r2
 8001422:	dc01      	bgt.n	8001428 <set_motor_speeds+0x28>
 8001424:	88fb      	ldrh	r3, [r7, #6]
 8001426:	e001      	b.n	800142c <set_motor_speeds+0x2c>
 8001428:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800142c:	81fb      	strh	r3, [r7, #14]
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm1);
 800142e:	4b27      	ldr	r3, [pc, #156]	@ (80014cc <set_motor_speeds+0xcc>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	89fa      	ldrh	r2, [r7, #14]
 8001434:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001436:	4b25      	ldr	r3, [pc, #148]	@ (80014cc <set_motor_speeds+0xcc>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2200      	movs	r2, #0
 800143c:	639a      	str	r2, [r3, #56]	@ 0x38
 800143e:	e013      	b.n	8001468 <set_motor_speeds+0x68>
    } else {
        pwm1 = (uint16_t)MIN(-speed1, 999);
 8001440:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001444:	4a22      	ldr	r2, [pc, #136]	@ (80014d0 <set_motor_speeds+0xd0>)
 8001446:	4293      	cmp	r3, r2
 8001448:	db03      	blt.n	8001452 <set_motor_speeds+0x52>
 800144a:	88fb      	ldrh	r3, [r7, #6]
 800144c:	425b      	negs	r3, r3
 800144e:	b29b      	uxth	r3, r3
 8001450:	e001      	b.n	8001456 <set_motor_speeds+0x56>
 8001452:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001456:	81fb      	strh	r3, [r7, #14]
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001458:	4b1c      	ldr	r3, [pc, #112]	@ (80014cc <set_motor_speeds+0xcc>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2200      	movs	r2, #0
 800145e:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm1);
 8001460:	4b1a      	ldr	r3, [pc, #104]	@ (80014cc <set_motor_speeds+0xcc>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	89fa      	ldrh	r2, [r7, #14]
 8001466:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    if(speed2 >= 0) {
 8001468:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800146c:	2b00      	cmp	r3, #0
 800146e:	db13      	blt.n	8001498 <set_motor_speeds+0x98>
        pwm2 = (uint16_t)MIN(speed2, 999);
 8001470:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001474:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8001478:	4293      	cmp	r3, r2
 800147a:	dc01      	bgt.n	8001480 <set_motor_speeds+0x80>
 800147c:	88bb      	ldrh	r3, [r7, #4]
 800147e:	e001      	b.n	8001484 <set_motor_speeds+0x84>
 8001480:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001484:	81bb      	strh	r3, [r7, #12]
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm2);
 8001486:	4b11      	ldr	r3, [pc, #68]	@ (80014cc <set_motor_speeds+0xcc>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	89ba      	ldrh	r2, [r7, #12]
 800148c:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 800148e:	4b0f      	ldr	r3, [pc, #60]	@ (80014cc <set_motor_speeds+0xcc>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2200      	movs	r2, #0
 8001494:	641a      	str	r2, [r3, #64]	@ 0x40
    } else {
        pwm2 = (uint16_t)MIN(-speed2, 999);
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm2);
    }
}
 8001496:	e013      	b.n	80014c0 <set_motor_speeds+0xc0>
        pwm2 = (uint16_t)MIN(-speed2, 999);
 8001498:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800149c:	4a0c      	ldr	r2, [pc, #48]	@ (80014d0 <set_motor_speeds+0xd0>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	db03      	blt.n	80014aa <set_motor_speeds+0xaa>
 80014a2:	88bb      	ldrh	r3, [r7, #4]
 80014a4:	425b      	negs	r3, r3
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	e001      	b.n	80014ae <set_motor_speeds+0xae>
 80014aa:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80014ae:	81bb      	strh	r3, [r7, #12]
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80014b0:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <set_motor_speeds+0xcc>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	2200      	movs	r2, #0
 80014b6:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm2);
 80014b8:	4b04      	ldr	r3, [pc, #16]	@ (80014cc <set_motor_speeds+0xcc>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	89ba      	ldrh	r2, [r7, #12]
 80014be:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014c0:	bf00      	nop
 80014c2:	3714      	adds	r7, #20
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	200002a4 	.word	0x200002a4
 80014d0:	fffffc1a 	.word	0xfffffc1a

080014d4 <main_pid_loop>:

void main_pid_loop(void) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
	if (!is_running){
 80014da:	4b67      	ldr	r3, [pc, #412]	@ (8001678 <main_pid_loop+0x1a4>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80c5 	beq.w	8001670 <main_pid_loop+0x19c>
		return;
	}

	int16_t left_speed, right_speed;

    current_position = calculate_line_position();
 80014e6:	f7ff ff3b 	bl	8001360 <calculate_line_position>
 80014ea:	4603      	mov	r3, r0
 80014ec:	461a      	mov	r2, r3
 80014ee:	4b63      	ldr	r3, [pc, #396]	@ (800167c <main_pid_loop+0x1a8>)
 80014f0:	801a      	strh	r2, [r3, #0]

    float error = (float)current_position;
 80014f2:	4b62      	ldr	r3, [pc, #392]	@ (800167c <main_pid_loop+0x1a8>)
 80014f4:	881b      	ldrh	r3, [r3, #0]
 80014f6:	b21b      	sxth	r3, r3
 80014f8:	ee07 3a90 	vmov	s15, r3
 80014fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001500:	edc7 7a04 	vstr	s15, [r7, #16]

    float proportional = KP * error;
 8001504:	edd7 7a04 	vldr	s15, [r7, #16]
 8001508:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800150c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001510:	edc7 7a03 	vstr	s15, [r7, #12]

    integral += error*dt;
 8001514:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001680 <main_pid_loop+0x1ac>
 8001518:	edd7 7a04 	vldr	s15, [r7, #16]
 800151c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001520:	4b58      	ldr	r3, [pc, #352]	@ (8001684 <main_pid_loop+0x1b0>)
 8001522:	edd3 7a00 	vldr	s15, [r3]
 8001526:	ee77 7a27 	vadd.f32	s15, s14, s15
 800152a:	4b56      	ldr	r3, [pc, #344]	@ (8001684 <main_pid_loop+0x1b0>)
 800152c:	edc3 7a00 	vstr	s15, [r3]

    if(integral > 1000.0f) integral = 1000.0f;
 8001530:	4b54      	ldr	r3, [pc, #336]	@ (8001684 <main_pid_loop+0x1b0>)
 8001532:	edd3 7a00 	vldr	s15, [r3]
 8001536:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001688 <main_pid_loop+0x1b4>
 800153a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800153e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001542:	dd02      	ble.n	800154a <main_pid_loop+0x76>
 8001544:	4b4f      	ldr	r3, [pc, #316]	@ (8001684 <main_pid_loop+0x1b0>)
 8001546:	4a51      	ldr	r2, [pc, #324]	@ (800168c <main_pid_loop+0x1b8>)
 8001548:	601a      	str	r2, [r3, #0]
    if(integral < -1000.0f) integral = -1000.0f;
 800154a:	4b4e      	ldr	r3, [pc, #312]	@ (8001684 <main_pid_loop+0x1b0>)
 800154c:	edd3 7a00 	vldr	s15, [r3]
 8001550:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001690 <main_pid_loop+0x1bc>
 8001554:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155c:	d502      	bpl.n	8001564 <main_pid_loop+0x90>
 800155e:	4b49      	ldr	r3, [pc, #292]	@ (8001684 <main_pid_loop+0x1b0>)
 8001560:	4a4c      	ldr	r2, [pc, #304]	@ (8001694 <main_pid_loop+0x1c0>)
 8001562:	601a      	str	r2, [r3, #0]
    float integral_term = KI * integral;
 8001564:	4b47      	ldr	r3, [pc, #284]	@ (8001684 <main_pid_loop+0x1b0>)
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001698 <main_pid_loop+0x1c4>
 800156e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001572:	edc7 7a02 	vstr	s15, [r7, #8]

    float derivative = KD * (error - last_error) / dt;
 8001576:	4b49      	ldr	r3, [pc, #292]	@ (800169c <main_pid_loop+0x1c8>)
 8001578:	edd3 7a00 	vldr	s15, [r3]
 800157c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001580:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001584:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001698 <main_pid_loop+0x1c4>
 8001588:	ee27 7a87 	vmul.f32	s14, s15, s14
 800158c:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8001680 <main_pid_loop+0x1ac>
 8001590:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001594:	edc7 7a01 	vstr	s15, [r7, #4]
    last_error = error;
 8001598:	4a40      	ldr	r2, [pc, #256]	@ (800169c <main_pid_loop+0x1c8>)
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	6013      	str	r3, [r2, #0]

    float pid_output = proportional + integral_term + derivative;
 800159e:	ed97 7a03 	vldr	s14, [r7, #12]
 80015a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80015a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015aa:	ed97 7a01 	vldr	s14, [r7, #4]
 80015ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b2:	edc7 7a00 	vstr	s15, [r7]


    if(!line_detected) {
 80015b6:	4b3a      	ldr	r3, [pc, #232]	@ (80016a0 <main_pid_loop+0x1cc>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d114      	bne.n	80015ea <main_pid_loop+0x116>
    	integral = 0.0f;
 80015c0:	4b30      	ldr	r3, [pc, #192]	@ (8001684 <main_pid_loop+0x1b0>)
 80015c2:	f04f 0200 	mov.w	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
        if(current_position > 0) {
 80015c8:	4b2c      	ldr	r3, [pc, #176]	@ (800167c <main_pid_loop+0x1a8>)
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	b21b      	sxth	r3, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	dd05      	ble.n	80015de <main_pid_loop+0x10a>
            left_speed = BASE_SPEED / 2;
 80015d2:	23fa      	movs	r3, #250	@ 0xfa
 80015d4:	82fb      	strh	r3, [r7, #22]
            right_speed = -BASE_SPEED / 2;
 80015d6:	f64f 7306 	movw	r3, #65286	@ 0xff06
 80015da:	82bb      	strh	r3, [r7, #20]
 80015dc:	e03f      	b.n	800165e <main_pid_loop+0x18a>
        } else {
            left_speed = -BASE_SPEED / 2;
 80015de:	f64f 7306 	movw	r3, #65286	@ 0xff06
 80015e2:	82fb      	strh	r3, [r7, #22]
            right_speed = BASE_SPEED / 2;
 80015e4:	23fa      	movs	r3, #250	@ 0xfa
 80015e6:	82bb      	strh	r3, [r7, #20]
 80015e8:	e039      	b.n	800165e <main_pid_loop+0x18a>
        }
    } else {
        left_speed = BASE_SPEED - (int16_t)pid_output;
 80015ea:	edd7 7a00 	vldr	s15, [r7]
 80015ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015f2:	ee17 3a90 	vmov	r3, s15
 80015f6:	b21b      	sxth	r3, r3
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 80015fe:	b29b      	uxth	r3, r3
 8001600:	82fb      	strh	r3, [r7, #22]
        right_speed = BASE_SPEED + (int16_t)pid_output;
 8001602:	edd7 7a00 	vldr	s15, [r7]
 8001606:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800160a:	ee17 3a90 	vmov	r3, s15
 800160e:	b21b      	sxth	r3, r3
 8001610:	b29b      	uxth	r3, r3
 8001612:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001616:	b29b      	uxth	r3, r3
 8001618:	82bb      	strh	r3, [r7, #20]
        left_speed = MAX(MIN_SPEED, MIN(left_speed, MAX_SPEED));
 800161a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800161e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001622:	db08      	blt.n	8001636 <main_pid_loop+0x162>
 8001624:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001628:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800162c:	bfa8      	it	ge
 800162e:	f44f 7361 	movge.w	r3, #900	@ 0x384
 8001632:	b21b      	sxth	r3, r3
 8001634:	e001      	b.n	800163a <main_pid_loop+0x166>
 8001636:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800163a:	82fb      	strh	r3, [r7, #22]
        right_speed = MAX(MIN_SPEED, MIN(right_speed, MAX_SPEED));
 800163c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001640:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001644:	db08      	blt.n	8001658 <main_pid_loop+0x184>
 8001646:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800164a:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800164e:	bfa8      	it	ge
 8001650:	f44f 7361 	movge.w	r3, #900	@ 0x384
 8001654:	b21b      	sxth	r3, r3
 8001656:	e001      	b.n	800165c <main_pid_loop+0x188>
 8001658:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800165c:	82bb      	strh	r3, [r7, #20]
    }

    set_motor_speeds(left_speed, right_speed);
 800165e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001662:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001666:	4611      	mov	r1, r2
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff fec9 	bl	8001400 <set_motor_speeds>
 800166e:	e000      	b.n	8001672 <main_pid_loop+0x19e>
		return;
 8001670:	bf00      	nop

}
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	2000047c 	.word	0x2000047c
 800167c:	20000414 	.word	0x20000414
 8001680:	3b03126f 	.word	0x3b03126f
 8001684:	2000040c 	.word	0x2000040c
 8001688:	447a0000 	.word	0x447a0000
 800168c:	447a0000 	.word	0x447a0000
 8001690:	c47a0000 	.word	0xc47a0000
 8001694:	c47a0000 	.word	0xc47a0000
 8001698:	00000000 	.word	0x00000000
 800169c:	20000410 	.word	0x20000410
 80016a0:	20000416 	.word	0x20000416

080016a4 <send_ir_data>:

void send_ir_data(void){
 80016a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016a6:	b0db      	sub	sp, #364	@ 0x16c
 80016a8:	af10      	add	r7, sp, #64	@ 0x40
    char buffer[256];

    snprintf(buffer, sizeof(buffer),
             "%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u\r\n",
			 sensor_thresholds[0], sensor_thresholds[1], sensor_thresholds[2], sensor_thresholds[3],
 80016aa:	4b39      	ldr	r3, [pc, #228]	@ (8001790 <send_ir_data+0xec>)
 80016ac:	881b      	ldrh	r3, [r3, #0]
 80016ae:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 80016b0:	469c      	mov	ip, r3
			 sensor_thresholds[0], sensor_thresholds[1], sensor_thresholds[2], sensor_thresholds[3],
 80016b2:	4b37      	ldr	r3, [pc, #220]	@ (8001790 <send_ir_data+0xec>)
 80016b4:	885b      	ldrh	r3, [r3, #2]
 80016b6:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 80016b8:	461c      	mov	r4, r3
			 sensor_thresholds[0], sensor_thresholds[1], sensor_thresholds[2], sensor_thresholds[3],
 80016ba:	4b35      	ldr	r3, [pc, #212]	@ (8001790 <send_ir_data+0xec>)
 80016bc:	889b      	ldrh	r3, [r3, #4]
 80016be:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 80016c0:	461d      	mov	r5, r3
			 sensor_thresholds[0], sensor_thresholds[1], sensor_thresholds[2], sensor_thresholds[3],
 80016c2:	4b33      	ldr	r3, [pc, #204]	@ (8001790 <send_ir_data+0xec>)
 80016c4:	88db      	ldrh	r3, [r3, #6]
 80016c6:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 80016c8:	461e      	mov	r6, r3
			 sensor_thresholds[4], sensor_thresholds[5], sensor_thresholds[6], sensor_thresholds[7],
 80016ca:	4b31      	ldr	r3, [pc, #196]	@ (8001790 <send_ir_data+0xec>)
 80016cc:	891b      	ldrh	r3, [r3, #8]
 80016ce:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 80016d0:	627b      	str	r3, [r7, #36]	@ 0x24
			 sensor_thresholds[4], sensor_thresholds[5], sensor_thresholds[6], sensor_thresholds[7],
 80016d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001790 <send_ir_data+0xec>)
 80016d4:	895b      	ldrh	r3, [r3, #10]
 80016d6:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 80016d8:	623b      	str	r3, [r7, #32]
			 sensor_thresholds[4], sensor_thresholds[5], sensor_thresholds[6], sensor_thresholds[7],
 80016da:	4b2d      	ldr	r3, [pc, #180]	@ (8001790 <send_ir_data+0xec>)
 80016dc:	899b      	ldrh	r3, [r3, #12]
 80016de:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 80016e0:	61fb      	str	r3, [r7, #28]
			 sensor_thresholds[4], sensor_thresholds[5], sensor_thresholds[6], sensor_thresholds[7],
 80016e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001790 <send_ir_data+0xec>)
 80016e4:	89db      	ldrh	r3, [r3, #14]
 80016e6:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 80016e8:	61bb      	str	r3, [r7, #24]
			 sensor_thresholds[8], sensor_thresholds[9], sensor_thresholds[10], sensor_thresholds[11],
 80016ea:	4b29      	ldr	r3, [pc, #164]	@ (8001790 <send_ir_data+0xec>)
 80016ec:	8a1b      	ldrh	r3, [r3, #16]
 80016ee:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 80016f0:	617b      	str	r3, [r7, #20]
			 sensor_thresholds[8], sensor_thresholds[9], sensor_thresholds[10], sensor_thresholds[11],
 80016f2:	4b27      	ldr	r3, [pc, #156]	@ (8001790 <send_ir_data+0xec>)
 80016f4:	8a5b      	ldrh	r3, [r3, #18]
 80016f6:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 80016f8:	613b      	str	r3, [r7, #16]
			 sensor_thresholds[8], sensor_thresholds[9], sensor_thresholds[10], sensor_thresholds[11],
 80016fa:	4b25      	ldr	r3, [pc, #148]	@ (8001790 <send_ir_data+0xec>)
 80016fc:	8a9b      	ldrh	r3, [r3, #20]
 80016fe:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 8001700:	60fb      	str	r3, [r7, #12]
			 sensor_thresholds[8], sensor_thresholds[9], sensor_thresholds[10], sensor_thresholds[11],
 8001702:	4b23      	ldr	r3, [pc, #140]	@ (8001790 <send_ir_data+0xec>)
 8001704:	8adb      	ldrh	r3, [r3, #22]
 8001706:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 8001708:	60bb      	str	r3, [r7, #8]
			 sensor_thresholds[12], sensor_thresholds[13], sensor_thresholds[14], sensor_thresholds[15]);
 800170a:	4b21      	ldr	r3, [pc, #132]	@ (8001790 <send_ir_data+0xec>)
 800170c:	8b1b      	ldrh	r3, [r3, #24]
 800170e:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 8001710:	607b      	str	r3, [r7, #4]
			 sensor_thresholds[12], sensor_thresholds[13], sensor_thresholds[14], sensor_thresholds[15]);
 8001712:	4b1f      	ldr	r3, [pc, #124]	@ (8001790 <send_ir_data+0xec>)
 8001714:	8b5b      	ldrh	r3, [r3, #26]
 8001716:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 8001718:	4619      	mov	r1, r3
			 sensor_thresholds[12], sensor_thresholds[13], sensor_thresholds[14], sensor_thresholds[15]);
 800171a:	4b1d      	ldr	r3, [pc, #116]	@ (8001790 <send_ir_data+0xec>)
 800171c:	8b9b      	ldrh	r3, [r3, #28]
 800171e:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 8001720:	461a      	mov	r2, r3
			 sensor_thresholds[12], sensor_thresholds[13], sensor_thresholds[14], sensor_thresholds[15]);
 8001722:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <send_ir_data+0xec>)
 8001724:	8bdb      	ldrh	r3, [r3, #30]
 8001726:	b29b      	uxth	r3, r3
    snprintf(buffer, sizeof(buffer),
 8001728:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800172c:	930e      	str	r3, [sp, #56]	@ 0x38
 800172e:	920d      	str	r2, [sp, #52]	@ 0x34
 8001730:	910c      	str	r1, [sp, #48]	@ 0x30
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	920b      	str	r2, [sp, #44]	@ 0x2c
 8001736:	68ba      	ldr	r2, [r7, #8]
 8001738:	920a      	str	r2, [sp, #40]	@ 0x28
 800173a:	68fa      	ldr	r2, [r7, #12]
 800173c:	9209      	str	r2, [sp, #36]	@ 0x24
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	9208      	str	r2, [sp, #32]
 8001742:	697a      	ldr	r2, [r7, #20]
 8001744:	9207      	str	r2, [sp, #28]
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	9206      	str	r2, [sp, #24]
 800174a:	69fa      	ldr	r2, [r7, #28]
 800174c:	9205      	str	r2, [sp, #20]
 800174e:	6a3a      	ldr	r2, [r7, #32]
 8001750:	9204      	str	r2, [sp, #16]
 8001752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001754:	9303      	str	r3, [sp, #12]
 8001756:	9602      	str	r6, [sp, #8]
 8001758:	9501      	str	r5, [sp, #4]
 800175a:	9400      	str	r4, [sp, #0]
 800175c:	4663      	mov	r3, ip
 800175e:	4a0d      	ldr	r2, [pc, #52]	@ (8001794 <send_ir_data+0xf0>)
 8001760:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001764:	f005 fbf6 	bl	8006f54 <sniprintf>

    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001768:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800176c:	4618      	mov	r0, r3
 800176e:	f7fe fd87 	bl	8000280 <strlen>
 8001772:	4603      	mov	r3, r0
 8001774:	b29a      	uxth	r2, r3
 8001776:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800177a:	f04f 33ff 	mov.w	r3, #4294967295
 800177e:	4806      	ldr	r0, [pc, #24]	@ (8001798 <send_ir_data+0xf4>)
 8001780:	f004 f906 	bl	8005990 <HAL_UART_Transmit>
}
 8001784:	bf00      	nop
 8001786:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 800178a:	46bd      	mov	sp, r7
 800178c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800178e:	bf00      	nop
 8001790:	2000045c 	.word	0x2000045c
 8001794:	0800a858 	.word	0x0800a858
 8001798:	200003c4 	.word	0x200003c4

0800179c <calibrate>:

void calibrate(void){
 800179c:	b580      	push	{r7, lr}
 800179e:	f6ad 4d98 	subw	sp, sp, #3224	@ 0xc98
 80017a2:	af00      	add	r7, sp, #0
	    int calib_data[CALIB_SAMPLES][NUM_SENSORS];
	    int i, j;

	    // Collect calibration samples without moving motors
	    set_motor_speeds(700,-700);
 80017a4:	494c      	ldr	r1, [pc, #304]	@ (80018d8 <calibrate+0x13c>)
 80017a6:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 80017aa:	f7ff fe29 	bl	8001400 <set_motor_speeds>
	    for (i = 0; i < CALIB_SAMPLES; i++) {
 80017ae:	2300      	movs	r3, #0
 80017b0:	f8c7 3c94 	str.w	r3, [r7, #3220]	@ 0xc94
 80017b4:	e031      	b.n	800181a <calibrate+0x7e>
	        for (j = 0; j < NUM_SENSORS; j++) {
 80017b6:	2300      	movs	r3, #0
 80017b8:	f8c7 3c90 	str.w	r3, [r7, #3216]	@ 0xc90
 80017bc:	e021      	b.n	8001802 <calibrate+0x66>
	            calib_data[i][j] = adc_buffer_ptrs[adc_buffer_read_ptr_index][j];
 80017be:	4b47      	ldr	r3, [pc, #284]	@ (80018dc <calibrate+0x140>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	461a      	mov	r2, r3
 80017c6:	4b46      	ldr	r3, [pc, #280]	@ (80018e0 <calibrate+0x144>)
 80017c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80017cc:	f8d7 3c90 	ldr.w	r3, [r7, #3216]	@ 0xc90
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	4413      	add	r3, r2
 80017d4:	881b      	ldrh	r3, [r3, #0]
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	4618      	mov	r0, r3
 80017da:	f607 4398 	addw	r3, r7, #3224	@ 0xc98
 80017de:	f6a3 4394 	subw	r3, r3, #3220	@ 0xc94
 80017e2:	f8d7 2c94 	ldr.w	r2, [r7, #3220]	@ 0xc94
 80017e6:	0111      	lsls	r1, r2, #4
 80017e8:	f8d7 2c90 	ldr.w	r2, [r7, #3216]	@ 0xc90
 80017ec:	440a      	add	r2, r1
 80017ee:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
	            HAL_Delay(10);  // Small delay between sensor readings
 80017f2:	200a      	movs	r0, #10
 80017f4:	f001 f8bc 	bl	8002970 <HAL_Delay>
	        for (j = 0; j < NUM_SENSORS; j++) {
 80017f8:	f8d7 3c90 	ldr.w	r3, [r7, #3216]	@ 0xc90
 80017fc:	3301      	adds	r3, #1
 80017fe:	f8c7 3c90 	str.w	r3, [r7, #3216]	@ 0xc90
 8001802:	f8d7 3c90 	ldr.w	r3, [r7, #3216]	@ 0xc90
 8001806:	2b0f      	cmp	r3, #15
 8001808:	ddd9      	ble.n	80017be <calibrate+0x22>
	        }
	        HAL_Delay(10);  // Small delay between sample sets
 800180a:	200a      	movs	r0, #10
 800180c:	f001 f8b0 	bl	8002970 <HAL_Delay>
	    for (i = 0; i < CALIB_SAMPLES; i++) {
 8001810:	f8d7 3c94 	ldr.w	r3, [r7, #3220]	@ 0xc94
 8001814:	3301      	adds	r3, #1
 8001816:	f8c7 3c94 	str.w	r3, [r7, #3220]	@ 0xc94
 800181a:	f8d7 3c94 	ldr.w	r3, [r7, #3220]	@ 0xc94
 800181e:	2b31      	cmp	r3, #49	@ 0x31
 8001820:	ddc9      	ble.n	80017b6 <calibrate+0x1a>
	    }
	    set_motor_speeds(0,0);
 8001822:	2100      	movs	r1, #0
 8001824:	2000      	movs	r0, #0
 8001826:	f7ff fdeb 	bl	8001400 <set_motor_speeds>

	    // Calculate thresholds using simple min-max method
	    for (j = 0; j < NUM_SENSORS; j++) {
 800182a:	2300      	movs	r3, #0
 800182c:	f8c7 3c90 	str.w	r3, [r7, #3216]	@ 0xc90
 8001830:	e048      	b.n	80018c4 <calibrate+0x128>
	        int min_val = 4095;
 8001832:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001836:	f8c7 3c8c 	str.w	r3, [r7, #3212]	@ 0xc8c
	        int max_val = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	f8c7 3c88 	str.w	r3, [r7, #3208]	@ 0xc88

	        // Find min and max values for this sensor
	        for (i = 0; i < CALIB_SAMPLES; i++) {
 8001840:	2300      	movs	r3, #0
 8001842:	f8c7 3c94 	str.w	r3, [r7, #3220]	@ 0xc94
 8001846:	e026      	b.n	8001896 <calibrate+0xfa>
	            int value = calib_data[i][j];
 8001848:	f607 4398 	addw	r3, r7, #3224	@ 0xc98
 800184c:	f6a3 4394 	subw	r3, r3, #3220	@ 0xc94
 8001850:	f8d7 2c94 	ldr.w	r2, [r7, #3220]	@ 0xc94
 8001854:	0111      	lsls	r1, r2, #4
 8001856:	f8d7 2c90 	ldr.w	r2, [r7, #3216]	@ 0xc90
 800185a:	440a      	add	r2, r1
 800185c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001860:	f8c7 3c84 	str.w	r3, [r7, #3204]	@ 0xc84

	            if (value < min_val) min_val = value;
 8001864:	f8d7 2c84 	ldr.w	r2, [r7, #3204]	@ 0xc84
 8001868:	f8d7 3c8c 	ldr.w	r3, [r7, #3212]	@ 0xc8c
 800186c:	429a      	cmp	r2, r3
 800186e:	da03      	bge.n	8001878 <calibrate+0xdc>
 8001870:	f8d7 3c84 	ldr.w	r3, [r7, #3204]	@ 0xc84
 8001874:	f8c7 3c8c 	str.w	r3, [r7, #3212]	@ 0xc8c
	            if (value > max_val) max_val = value;
 8001878:	f8d7 2c84 	ldr.w	r2, [r7, #3204]	@ 0xc84
 800187c:	f8d7 3c88 	ldr.w	r3, [r7, #3208]	@ 0xc88
 8001880:	429a      	cmp	r2, r3
 8001882:	dd03      	ble.n	800188c <calibrate+0xf0>
 8001884:	f8d7 3c84 	ldr.w	r3, [r7, #3204]	@ 0xc84
 8001888:	f8c7 3c88 	str.w	r3, [r7, #3208]	@ 0xc88
	        for (i = 0; i < CALIB_SAMPLES; i++) {
 800188c:	f8d7 3c94 	ldr.w	r3, [r7, #3220]	@ 0xc94
 8001890:	3301      	adds	r3, #1
 8001892:	f8c7 3c94 	str.w	r3, [r7, #3220]	@ 0xc94
 8001896:	f8d7 3c94 	ldr.w	r3, [r7, #3220]	@ 0xc94
 800189a:	2b31      	cmp	r3, #49	@ 0x31
 800189c:	ddd4      	ble.n	8001848 <calibrate+0xac>
	        }

	        // Set threshold as midpoint between min and max
	        sensor_thresholds[j] = (min_val + max_val) / 2;
 800189e:	f8d7 2c8c 	ldr.w	r2, [r7, #3212]	@ 0xc8c
 80018a2:	f8d7 3c88 	ldr.w	r3, [r7, #3208]	@ 0xc88
 80018a6:	4413      	add	r3, r2
 80018a8:	0fda      	lsrs	r2, r3, #31
 80018aa:	4413      	add	r3, r2
 80018ac:	105b      	asrs	r3, r3, #1
 80018ae:	b299      	uxth	r1, r3
 80018b0:	4a0c      	ldr	r2, [pc, #48]	@ (80018e4 <calibrate+0x148>)
 80018b2:	f8d7 3c90 	ldr.w	r3, [r7, #3216]	@ 0xc90
 80018b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    for (j = 0; j < NUM_SENSORS; j++) {
 80018ba:	f8d7 3c90 	ldr.w	r3, [r7, #3216]	@ 0xc90
 80018be:	3301      	adds	r3, #1
 80018c0:	f8c7 3c90 	str.w	r3, [r7, #3216]	@ 0xc90
 80018c4:	f8d7 3c90 	ldr.w	r3, [r7, #3216]	@ 0xc90
 80018c8:	2b0f      	cmp	r3, #15
 80018ca:	ddb2      	ble.n	8001832 <calibrate+0x96>
	    }
	}
 80018cc:	bf00      	nop
 80018ce:	bf00      	nop
 80018d0:	f607 4798 	addw	r7, r7, #3224	@ 0xc98
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	fffffd44 	.word	0xfffffd44
 80018dc:	20000008 	.word	0x20000008
 80018e0:	20000000 	.word	0x20000000
 80018e4:	2000045c 	.word	0x2000045c

080018e8 <init_all_variables>:
    last_error = 0.0f;
    current_position = 0;
    line_detected = 0;
}

void init_all_variables(void) {
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
    integral = 0.0f;
 80018ee:	4b29      	ldr	r3, [pc, #164]	@ (8001994 <init_all_variables+0xac>)
 80018f0:	f04f 0200 	mov.w	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
    last_error = 0.0f;
 80018f6:	4b28      	ldr	r3, [pc, #160]	@ (8001998 <init_all_variables+0xb0>)
 80018f8:	f04f 0200 	mov.w	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
    current_position = 0;
 80018fe:	4b27      	ldr	r3, [pc, #156]	@ (800199c <init_all_variables+0xb4>)
 8001900:	2200      	movs	r2, #0
 8001902:	801a      	strh	r2, [r3, #0]
    line_detected = 0;
 8001904:	4b26      	ldr	r3, [pc, #152]	@ (80019a0 <init_all_variables+0xb8>)
 8001906:	2200      	movs	r2, #0
 8001908:	701a      	strb	r2, [r3, #0]

    is_running = 0;
 800190a:	4b26      	ldr	r3, [pc, #152]	@ (80019a4 <init_all_variables+0xbc>)
 800190c:	2200      	movs	r2, #0
 800190e:	701a      	strb	r2, [r3, #0]

    adc_buffer_write_ptr_index = 0;
 8001910:	4b25      	ldr	r3, [pc, #148]	@ (80019a8 <init_all_variables+0xc0>)
 8001912:	2200      	movs	r2, #0
 8001914:	701a      	strb	r2, [r3, #0]
    adc_buffer_read_ptr_index = 1;
 8001916:	4b25      	ldr	r3, [pc, #148]	@ (80019ac <init_all_variables+0xc4>)
 8001918:	2201      	movs	r2, #1
 800191a:	701a      	strb	r2, [r3, #0]
    current_sensor_index = 0;
 800191c:	4b24      	ldr	r3, [pc, #144]	@ (80019b0 <init_all_variables+0xc8>)
 800191e:	2200      	movs	r2, #0
 8001920:	701a      	strb	r2, [r3, #0]
    adc_dma_single_value = 0;
 8001922:	4b24      	ldr	r3, [pc, #144]	@ (80019b4 <init_all_variables+0xcc>)
 8001924:	2200      	movs	r2, #0
 8001926:	801a      	strh	r2, [r3, #0]

    for(int i = 0; i < 2; i++) {
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	e013      	b.n	8001956 <init_all_variables+0x6e>
        for(int j = 0; j < NUM_SENSORS; j++) {
 800192e:	2300      	movs	r3, #0
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	e00a      	b.n	800194a <init_all_variables+0x62>
            adc_buffers[i][j] = 0;
 8001934:	4920      	ldr	r1, [pc, #128]	@ (80019b8 <init_all_variables+0xd0>)
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	011a      	lsls	r2, r3, #4
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	4413      	add	r3, r2
 800193e:	2200      	movs	r2, #0
 8001940:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        for(int j = 0; j < NUM_SENSORS; j++) {
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	3301      	adds	r3, #1
 8001948:	60bb      	str	r3, [r7, #8]
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	2b0f      	cmp	r3, #15
 800194e:	ddf1      	ble.n	8001934 <init_all_variables+0x4c>
    for(int i = 0; i < 2; i++) {
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	3301      	adds	r3, #1
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2b01      	cmp	r3, #1
 800195a:	dde8      	ble.n	800192e <init_all_variables+0x46>
        }
    }

    for(int i = 0; i < NUM_SENSORS; i++) {
 800195c:	2300      	movs	r3, #0
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	e008      	b.n	8001974 <init_all_variables+0x8c>
        sensor_thresholds[i] = 2047;
 8001962:	4a16      	ldr	r2, [pc, #88]	@ (80019bc <init_all_variables+0xd4>)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f240 71ff 	movw	r1, #2047	@ 0x7ff
 800196a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i = 0; i < NUM_SENSORS; i++) {
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	3301      	adds	r3, #1
 8001972:	607b      	str	r3, [r7, #4]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2b0f      	cmp	r3, #15
 8001978:	ddf3      	ble.n	8001962 <init_all_variables+0x7a>
    }

    adc_buffer_ptrs[0] = adc_buffers[0];
 800197a:	4b11      	ldr	r3, [pc, #68]	@ (80019c0 <init_all_variables+0xd8>)
 800197c:	4a0e      	ldr	r2, [pc, #56]	@ (80019b8 <init_all_variables+0xd0>)
 800197e:	601a      	str	r2, [r3, #0]
    adc_buffer_ptrs[1] = adc_buffers[1];
 8001980:	4b0f      	ldr	r3, [pc, #60]	@ (80019c0 <init_all_variables+0xd8>)
 8001982:	4a10      	ldr	r2, [pc, #64]	@ (80019c4 <init_all_variables+0xdc>)
 8001984:	605a      	str	r2, [r3, #4]
}
 8001986:	bf00      	nop
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	2000040c 	.word	0x2000040c
 8001998:	20000410 	.word	0x20000410
 800199c:	20000414 	.word	0x20000414
 80019a0:	20000416 	.word	0x20000416
 80019a4:	2000047c 	.word	0x2000047c
 80019a8:	20000458 	.word	0x20000458
 80019ac:	20000008 	.word	0x20000008
 80019b0:	20000459 	.word	0x20000459
 80019b4:	2000045a 	.word	0x2000045a
 80019b8:	20000418 	.word	0x20000418
 80019bc:	2000045c 	.word	0x2000045c
 80019c0:	20000000 	.word	0x20000000
 80019c4:	20000438 	.word	0x20000438

080019c8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM3)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a09      	ldr	r2, [pc, #36]	@ (80019fc <HAL_TIM_PeriodElapsedCallback+0x34>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d105      	bne.n	80019e6 <HAL_TIM_PeriodElapsedCallback+0x1e>
    {
        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_dma_single_value, 1);
 80019da:	2201      	movs	r2, #1
 80019dc:	4908      	ldr	r1, [pc, #32]	@ (8001a00 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80019de:	4809      	ldr	r0, [pc, #36]	@ (8001a04 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80019e0:	f001 f93e 	bl	8002c60 <HAL_ADC_Start_DMA>
    }
    else if(htim->Instance == TIM4)
    {
    	main_pid_loop();
    }
}
 80019e4:	e006      	b.n	80019f4 <HAL_TIM_PeriodElapsedCallback+0x2c>
    else if(htim->Instance == TIM4)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a07      	ldr	r2, [pc, #28]	@ (8001a08 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d101      	bne.n	80019f4 <HAL_TIM_PeriodElapsedCallback+0x2c>
    	main_pid_loop();
 80019f0:	f7ff fd70 	bl	80014d4 <main_pid_loop>
}
 80019f4:	bf00      	nop
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40000400 	.word	0x40000400
 8001a00:	2000045a 	.word	0x2000045a
 8001a04:	200001fc 	.word	0x200001fc
 8001a08:	40000800 	.word	0x40000800

08001a0c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a1d      	ldr	r2, [pc, #116]	@ (8001a90 <HAL_ADC_ConvCpltCallback+0x84>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d134      	bne.n	8001a88 <HAL_ADC_ConvCpltCallback+0x7c>
    {
        adc_buffer_ptrs[adc_buffer_write_ptr_index][current_sensor_index] = adc_dma_single_value;
 8001a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a94 <HAL_ADC_ConvCpltCallback+0x88>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	461a      	mov	r2, r3
 8001a26:	4b1c      	ldr	r3, [pc, #112]	@ (8001a98 <HAL_ADC_ConvCpltCallback+0x8c>)
 8001a28:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x90>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	4413      	add	r3, r2
 8001a36:	4a1a      	ldr	r2, [pc, #104]	@ (8001aa0 <HAL_ADC_ConvCpltCallback+0x94>)
 8001a38:	8812      	ldrh	r2, [r2, #0]
 8001a3a:	b292      	uxth	r2, r2
 8001a3c:	801a      	strh	r2, [r3, #0]

        current_sensor_index++;
 8001a3e:	4b17      	ldr	r3, [pc, #92]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x90>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	3301      	adds	r3, #1
 8001a46:	b2da      	uxtb	r2, r3
 8001a48:	4b14      	ldr	r3, [pc, #80]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x90>)
 8001a4a:	701a      	strb	r2, [r3, #0]

        if(current_sensor_index >= NUM_SENSORS)
 8001a4c:	4b13      	ldr	r3, [pc, #76]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x90>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b0f      	cmp	r3, #15
 8001a54:	d912      	bls.n	8001a7c <HAL_ADC_ConvCpltCallback+0x70>
        {

            current_sensor_index = 0;
 8001a56:	4b11      	ldr	r3, [pc, #68]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x90>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	701a      	strb	r2, [r3, #0]

            adc_buffer_write_ptr_index ^= 1;
 8001a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001a94 <HAL_ADC_ConvCpltCallback+0x88>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	f083 0301 	eor.w	r3, r3, #1
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	4b0a      	ldr	r3, [pc, #40]	@ (8001a94 <HAL_ADC_ConvCpltCallback+0x88>)
 8001a6a:	701a      	strb	r2, [r3, #0]
            adc_buffer_read_ptr_index ^= 1;
 8001a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa4 <HAL_ADC_ConvCpltCallback+0x98>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	f083 0301 	eor.w	r3, r3, #1
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa4 <HAL_ADC_ConvCpltCallback+0x98>)
 8001a7a:	701a      	strb	r2, [r3, #0]
        }

        setMuxChannel(current_sensor_index);
 8001a7c:	4b07      	ldr	r3, [pc, #28]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x90>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff fad4 	bl	8001030 <setMuxChannel>
    }
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40012000 	.word	0x40012000
 8001a94:	20000458 	.word	0x20000458
 8001a98:	20000000 	.word	0x20000000
 8001a9c:	20000459 	.word	0x20000459
 8001aa0:	2000045a 	.word	0x2000045a
 8001aa4:	20000008 	.word	0x20000008

08001aa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	init_all_variables();
 8001aac:	f7ff ff1c 	bl	80018e8 <init_all_variables>
	setMuxChannel(0);
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	f7ff fabd 	bl	8001030 <setMuxChannel>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ab6:	f000 fee9 	bl	800288c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aba:	f000 f843 	bl	8001b44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001abe:	f000 fb05 	bl	80020cc <MX_GPIO_Init>
  MX_DMA_Init();
 8001ac2:	f000 fae3 	bl	800208c <MX_DMA_Init>
  MX_ADC1_Init();
 8001ac6:	f000 f8a5 	bl	8001c14 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001aca:	f000 f8f5 	bl	8001cb8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001ace:	f000 f9b7 	bl	8001e40 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001ad2:	f000 fab1 	bl	8002038 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8001ad6:	f000 f9ff 	bl	8001ed8 <MX_TIM4_Init>
  MX_TIM9_Init();
 8001ada:	f000 fa4b 	bl	8001f74 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);
 8001ade:	4815      	ldr	r0, [pc, #84]	@ (8001b34 <main+0x8c>)
 8001ae0:	f002 ff52 	bl	8004988 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8001ae4:	4814      	ldr	r0, [pc, #80]	@ (8001b38 <main+0x90>)
 8001ae6:	f002 ff4f 	bl	8004988 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001aea:	2100      	movs	r1, #0
 8001aec:	4813      	ldr	r0, [pc, #76]	@ (8001b3c <main+0x94>)
 8001aee:	f003 f807 	bl	8004b00 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001af2:	2104      	movs	r1, #4
 8001af4:	4811      	ldr	r0, [pc, #68]	@ (8001b3c <main+0x94>)
 8001af6:	f003 f803 	bl	8004b00 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001afa:	2108      	movs	r1, #8
 8001afc:	480f      	ldr	r0, [pc, #60]	@ (8001b3c <main+0x94>)
 8001afe:	f002 ffff 	bl	8004b00 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001b02:	210c      	movs	r1, #12
 8001b04:	480d      	ldr	r0, [pc, #52]	@ (8001b3c <main+0x94>)
 8001b06:	f002 fffb 	bl	8004b00 <HAL_TIM_PWM_Start>

  HAL_Delay(5000);
 8001b0a:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001b0e:	f000 ff2f 	bl	8002970 <HAL_Delay>
  HAL_GPIO_WritePin(STBY_GPIO_Port,STBY_Pin,GPIO_PIN_SET);
 8001b12:	2201      	movs	r2, #1
 8001b14:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b18:	4809      	ldr	r0, [pc, #36]	@ (8001b40 <main+0x98>)
 8001b1a:	f002 fa73 	bl	8004004 <HAL_GPIO_WritePin>
  calibrate();
 8001b1e:	f7ff fe3d 	bl	800179c <calibrate>

  HAL_Delay(10000);
 8001b22:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001b26:	f000 ff23 	bl	8002970 <HAL_Delay>
  send_ir_data();
 8001b2a:	f7ff fdbb 	bl	80016a4 <send_ir_data>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b2e:	bf00      	nop
 8001b30:	e7fd      	b.n	8001b2e <main+0x86>
 8001b32:	bf00      	nop
 8001b34:	200002ec 	.word	0x200002ec
 8001b38:	20000334 	.word	0x20000334
 8001b3c:	200002a4 	.word	0x200002a4
 8001b40:	40020000 	.word	0x40020000

08001b44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b094      	sub	sp, #80	@ 0x50
 8001b48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b4a:	f107 0320 	add.w	r3, r7, #32
 8001b4e:	2230      	movs	r2, #48	@ 0x30
 8001b50:	2100      	movs	r1, #0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f005 fa99 	bl	800708a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b58:	f107 030c 	add.w	r3, r7, #12
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	4b27      	ldr	r3, [pc, #156]	@ (8001c0c <SystemClock_Config+0xc8>)
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b70:	4a26      	ldr	r2, [pc, #152]	@ (8001c0c <SystemClock_Config+0xc8>)
 8001b72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b76:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b78:	4b24      	ldr	r3, [pc, #144]	@ (8001c0c <SystemClock_Config+0xc8>)
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b80:	60bb      	str	r3, [r7, #8]
 8001b82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b84:	2300      	movs	r3, #0
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	4b21      	ldr	r3, [pc, #132]	@ (8001c10 <SystemClock_Config+0xcc>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a20      	ldr	r2, [pc, #128]	@ (8001c10 <SystemClock_Config+0xcc>)
 8001b8e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b92:	6013      	str	r3, [r2, #0]
 8001b94:	4b1e      	ldr	r3, [pc, #120]	@ (8001c10 <SystemClock_Config+0xcc>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b9c:	607b      	str	r3, [r7, #4]
 8001b9e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ba4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001baa:	2302      	movs	r3, #2
 8001bac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001bb4:	230c      	movs	r3, #12
 8001bb6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001bb8:	2360      	movs	r3, #96	@ 0x60
 8001bba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001bc0:	2304      	movs	r3, #4
 8001bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bc4:	f107 0320 	add.w	r3, r7, #32
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f002 fa35 	bl	8004038 <HAL_RCC_OscConfig>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001bd4:	f000 fb18 	bl	8002208 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bd8:	230f      	movs	r3, #15
 8001bda:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001be4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001be8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001bee:	f107 030c 	add.w	r3, r7, #12
 8001bf2:	2103      	movs	r1, #3
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f002 fc97 	bl	8004528 <HAL_RCC_ClockConfig>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001c00:	f000 fb02 	bl	8002208 <Error_Handler>
  }
}
 8001c04:	bf00      	nop
 8001c06:	3750      	adds	r7, #80	@ 0x50
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	40007000 	.word	0x40007000

08001c14 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c1a:	463b      	mov	r3, r7
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c26:	4b21      	ldr	r3, [pc, #132]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c28:	4a21      	ldr	r2, [pc, #132]	@ (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c2a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c2e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c32:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c34:	4b1d      	ldr	r3, [pc, #116]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c40:	4b1a      	ldr	r3, [pc, #104]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c46:	4b19      	ldr	r3, [pc, #100]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c4e:	4b17      	ldr	r3, [pc, #92]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c54:	4b15      	ldr	r3, [pc, #84]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c56:	4a17      	ldr	r2, [pc, #92]	@ (8001cb4 <MX_ADC1_Init+0xa0>)
 8001c58:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c5a:	4b14      	ldr	r3, [pc, #80]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001c60:	4b12      	ldr	r3, [pc, #72]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c66:	4b11      	ldr	r3, [pc, #68]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c70:	2201      	movs	r2, #1
 8001c72:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c74:	480d      	ldr	r0, [pc, #52]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c76:	f000 fe9f 	bl	80029b8 <HAL_ADC_Init>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001c80:	f000 fac2 	bl	8002208 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001c84:	2307      	movs	r3, #7
 8001c86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c90:	463b      	mov	r3, r7
 8001c92:	4619      	mov	r1, r3
 8001c94:	4805      	ldr	r0, [pc, #20]	@ (8001cac <MX_ADC1_Init+0x98>)
 8001c96:	f001 f8f5 	bl	8002e84 <HAL_ADC_ConfigChannel>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001ca0:	f000 fab2 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ca4:	bf00      	nop
 8001ca6:	3710      	adds	r7, #16
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	200001fc 	.word	0x200001fc
 8001cb0:	40012000 	.word	0x40012000
 8001cb4:	0f000001 	.word	0x0f000001

08001cb8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b096      	sub	sp, #88	@ 0x58
 8001cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cbe:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	605a      	str	r2, [r3, #4]
 8001cc8:	609a      	str	r2, [r3, #8]
 8001cca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ccc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	609a      	str	r2, [r3, #8]
 8001ce2:	60da      	str	r2, [r3, #12]
 8001ce4:	611a      	str	r2, [r3, #16]
 8001ce6:	615a      	str	r2, [r3, #20]
 8001ce8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001cea:	1d3b      	adds	r3, r7, #4
 8001cec:	2220      	movs	r2, #32
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f005 f9ca 	bl	800708a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cf6:	4b50      	ldr	r3, [pc, #320]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001cf8:	4a50      	ldr	r2, [pc, #320]	@ (8001e3c <MX_TIM1_Init+0x184>)
 8001cfa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8001cfc:	4b4e      	ldr	r3, [pc, #312]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001cfe:	2263      	movs	r2, #99	@ 0x63
 8001d00:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d02:	4b4d      	ldr	r3, [pc, #308]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8001d08:	4b4b      	ldr	r3, [pc, #300]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001d0a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d0e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d10:	4b49      	ldr	r3, [pc, #292]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d16:	4b48      	ldr	r3, [pc, #288]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d1c:	4b46      	ldr	r3, [pc, #280]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001d1e:	2280      	movs	r2, #128	@ 0x80
 8001d20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d22:	4845      	ldr	r0, [pc, #276]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001d24:	f002 fde0 	bl	80048e8 <HAL_TIM_Base_Init>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001d2e:	f000 fa6b 	bl	8002208 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d36:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d38:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	483e      	ldr	r0, [pc, #248]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001d40:	f003 f940 	bl	8004fc4 <HAL_TIM_ConfigClockSource>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001d4a:	f000 fa5d 	bl	8002208 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d4e:	483a      	ldr	r0, [pc, #232]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001d50:	f002 fe7c 	bl	8004a4c <HAL_TIM_PWM_Init>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001d5a:	f000 fa55 	bl	8002208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d62:	2300      	movs	r3, #0
 8001d64:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d66:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4832      	ldr	r0, [pc, #200]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001d6e:	f003 fceb 	bl	8005748 <HAL_TIMEx_MasterConfigSynchronization>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001d78:	f000 fa46 	bl	8002208 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d7c:	2360      	movs	r3, #96	@ 0x60
 8001d7e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d84:	2300      	movs	r3, #0
 8001d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d90:	2300      	movs	r3, #0
 8001d92:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d94:	2300      	movs	r3, #0
 8001d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4825      	ldr	r0, [pc, #148]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001da2:	f003 f84d 	bl	8004e40 <HAL_TIM_PWM_ConfigChannel>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001dac:	f000 fa2c 	bl	8002208 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db4:	2204      	movs	r2, #4
 8001db6:	4619      	mov	r1, r3
 8001db8:	481f      	ldr	r0, [pc, #124]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001dba:	f003 f841 	bl	8004e40 <HAL_TIM_PWM_ConfigChannel>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001dc4:	f000 fa20 	bl	8002208 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001dc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dcc:	2208      	movs	r2, #8
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4819      	ldr	r0, [pc, #100]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001dd2:	f003 f835 	bl	8004e40 <HAL_TIM_PWM_ConfigChannel>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001ddc:	f000 fa14 	bl	8002208 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001de0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de4:	220c      	movs	r2, #12
 8001de6:	4619      	mov	r1, r3
 8001de8:	4813      	ldr	r0, [pc, #76]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001dea:	f003 f829 	bl	8004e40 <HAL_TIM_PWM_ConfigChannel>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001df4:	f000 fa08 	bl	8002208 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e00:	2300      	movs	r3, #0
 8001e02:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e10:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e12:	2300      	movs	r3, #0
 8001e14:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e16:	1d3b      	adds	r3, r7, #4
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4807      	ldr	r0, [pc, #28]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001e1c:	f003 fd02 	bl	8005824 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8001e26:	f000 f9ef 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e2a:	4803      	ldr	r0, [pc, #12]	@ (8001e38 <MX_TIM1_Init+0x180>)
 8001e2c:	f000 fb0c 	bl	8002448 <HAL_TIM_MspPostInit>

}
 8001e30:	bf00      	nop
 8001e32:	3758      	adds	r7, #88	@ 0x58
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	200002a4 	.word	0x200002a4
 8001e3c:	40010000 	.word	0x40010000

08001e40 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e46:	f107 0308 	add.w	r3, r7, #8
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	609a      	str	r2, [r3, #8]
 8001e52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e54:	463b      	mov	r3, r7
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e5c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed0 <MX_TIM3_Init+0x90>)
 8001e5e:	4a1d      	ldr	r2, [pc, #116]	@ (8001ed4 <MX_TIM3_Init+0x94>)
 8001e60:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8001e62:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed0 <MX_TIM3_Init+0x90>)
 8001e64:	2263      	movs	r2, #99	@ 0x63
 8001e66:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e68:	4b19      	ldr	r3, [pc, #100]	@ (8001ed0 <MX_TIM3_Init+0x90>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001e6e:	4b18      	ldr	r3, [pc, #96]	@ (8001ed0 <MX_TIM3_Init+0x90>)
 8001e70:	2263      	movs	r2, #99	@ 0x63
 8001e72:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e74:	4b16      	ldr	r3, [pc, #88]	@ (8001ed0 <MX_TIM3_Init+0x90>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ed0 <MX_TIM3_Init+0x90>)
 8001e7c:	2280      	movs	r2, #128	@ 0x80
 8001e7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e80:	4813      	ldr	r0, [pc, #76]	@ (8001ed0 <MX_TIM3_Init+0x90>)
 8001e82:	f002 fd31 	bl	80048e8 <HAL_TIM_Base_Init>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001e8c:	f000 f9bc 	bl	8002208 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e96:	f107 0308 	add.w	r3, r7, #8
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	480c      	ldr	r0, [pc, #48]	@ (8001ed0 <MX_TIM3_Init+0x90>)
 8001e9e:	f003 f891 	bl	8004fc4 <HAL_TIM_ConfigClockSource>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001ea8:	f000 f9ae 	bl	8002208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eac:	2300      	movs	r3, #0
 8001eae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001eb4:	463b      	mov	r3, r7
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4805      	ldr	r0, [pc, #20]	@ (8001ed0 <MX_TIM3_Init+0x90>)
 8001eba:	f003 fc45 	bl	8005748 <HAL_TIMEx_MasterConfigSynchronization>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001ec4:	f000 f9a0 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ec8:	bf00      	nop
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	200002ec 	.word	0x200002ec
 8001ed4:	40000400 	.word	0x40000400

08001ed8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ede:	f107 0308 	add.w	r3, r7, #8
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
 8001eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eec:	463b      	mov	r3, r7
 8001eee:	2200      	movs	r2, #0
 8001ef0:	601a      	str	r2, [r3, #0]
 8001ef2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ef4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f6c <MX_TIM4_Init+0x94>)
 8001ef6:	4a1e      	ldr	r2, [pc, #120]	@ (8001f70 <MX_TIM4_Init+0x98>)
 8001ef8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 100-1;
 8001efa:	4b1c      	ldr	r3, [pc, #112]	@ (8001f6c <MX_TIM4_Init+0x94>)
 8001efc:	2263      	movs	r2, #99	@ 0x63
 8001efe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f00:	4b1a      	ldr	r3, [pc, #104]	@ (8001f6c <MX_TIM4_Init+0x94>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000-1;
 8001f06:	4b19      	ldr	r3, [pc, #100]	@ (8001f6c <MX_TIM4_Init+0x94>)
 8001f08:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001f0c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f0e:	4b17      	ldr	r3, [pc, #92]	@ (8001f6c <MX_TIM4_Init+0x94>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f14:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <MX_TIM4_Init+0x94>)
 8001f16:	2280      	movs	r2, #128	@ 0x80
 8001f18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f1a:	4814      	ldr	r0, [pc, #80]	@ (8001f6c <MX_TIM4_Init+0x94>)
 8001f1c:	f002 fce4 	bl	80048e8 <HAL_TIM_Base_Init>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001f26:	f000 f96f 	bl	8002208 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f2e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f30:	f107 0308 	add.w	r3, r7, #8
 8001f34:	4619      	mov	r1, r3
 8001f36:	480d      	ldr	r0, [pc, #52]	@ (8001f6c <MX_TIM4_Init+0x94>)
 8001f38:	f003 f844 	bl	8004fc4 <HAL_TIM_ConfigClockSource>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001f42:	f000 f961 	bl	8002208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f46:	2300      	movs	r3, #0
 8001f48:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f4e:	463b      	mov	r3, r7
 8001f50:	4619      	mov	r1, r3
 8001f52:	4806      	ldr	r0, [pc, #24]	@ (8001f6c <MX_TIM4_Init+0x94>)
 8001f54:	f003 fbf8 	bl	8005748 <HAL_TIMEx_MasterConfigSynchronization>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001f5e:	f000 f953 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001f62:	bf00      	nop
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	20000334 	.word	0x20000334
 8001f70:	40000800 	.word	0x40000800

08001f74 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08c      	sub	sp, #48	@ 0x30
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f7a:	f107 0320 	add.w	r3, r7, #32
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	605a      	str	r2, [r3, #4]
 8001f84:	609a      	str	r2, [r3, #8]
 8001f86:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f88:	1d3b      	adds	r3, r7, #4
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	601a      	str	r2, [r3, #0]
 8001f8e:	605a      	str	r2, [r3, #4]
 8001f90:	609a      	str	r2, [r3, #8]
 8001f92:	60da      	str	r2, [r3, #12]
 8001f94:	611a      	str	r2, [r3, #16]
 8001f96:	615a      	str	r2, [r3, #20]
 8001f98:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001f9a:	4b25      	ldr	r3, [pc, #148]	@ (8002030 <MX_TIM9_Init+0xbc>)
 8001f9c:	4a25      	ldr	r2, [pc, #148]	@ (8002034 <MX_TIM9_Init+0xc0>)
 8001f9e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 100-1;
 8001fa0:	4b23      	ldr	r3, [pc, #140]	@ (8002030 <MX_TIM9_Init+0xbc>)
 8001fa2:	2263      	movs	r2, #99	@ 0x63
 8001fa4:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa6:	4b22      	ldr	r3, [pc, #136]	@ (8002030 <MX_TIM9_Init+0xbc>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 20000-1;
 8001fac:	4b20      	ldr	r3, [pc, #128]	@ (8002030 <MX_TIM9_Init+0xbc>)
 8001fae:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001fb2:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fb4:	4b1e      	ldr	r3, [pc, #120]	@ (8002030 <MX_TIM9_Init+0xbc>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fba:	4b1d      	ldr	r3, [pc, #116]	@ (8002030 <MX_TIM9_Init+0xbc>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001fc0:	481b      	ldr	r0, [pc, #108]	@ (8002030 <MX_TIM9_Init+0xbc>)
 8001fc2:	f002 fc91 	bl	80048e8 <HAL_TIM_Base_Init>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001fcc:	f000 f91c 	bl	8002208 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fd4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001fd6:	f107 0320 	add.w	r3, r7, #32
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4814      	ldr	r0, [pc, #80]	@ (8002030 <MX_TIM9_Init+0xbc>)
 8001fde:	f002 fff1 	bl	8004fc4 <HAL_TIM_ConfigClockSource>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001fe8:	f000 f90e 	bl	8002208 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001fec:	4810      	ldr	r0, [pc, #64]	@ (8002030 <MX_TIM9_Init+0xbc>)
 8001fee:	f002 fd2d 	bl	8004a4c <HAL_TIM_PWM_Init>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001ff8:	f000 f906 	bl	8002208 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ffc:	2360      	movs	r3, #96	@ 0x60
 8001ffe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002000:	2300      	movs	r3, #0
 8002002:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002004:	2300      	movs	r3, #0
 8002006:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800200c:	1d3b      	adds	r3, r7, #4
 800200e:	2200      	movs	r2, #0
 8002010:	4619      	mov	r1, r3
 8002012:	4807      	ldr	r0, [pc, #28]	@ (8002030 <MX_TIM9_Init+0xbc>)
 8002014:	f002 ff14 	bl	8004e40 <HAL_TIM_PWM_ConfigChannel>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 800201e:	f000 f8f3 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002022:	4803      	ldr	r0, [pc, #12]	@ (8002030 <MX_TIM9_Init+0xbc>)
 8002024:	f000 fa10 	bl	8002448 <HAL_TIM_MspPostInit>

}
 8002028:	bf00      	nop
 800202a:	3730      	adds	r7, #48	@ 0x30
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	2000037c 	.word	0x2000037c
 8002034:	40014000 	.word	0x40014000

08002038 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800203c:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800203e:	4a12      	ldr	r2, [pc, #72]	@ (8002088 <MX_USART1_UART_Init+0x50>)
 8002040:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002044:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002048:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800204a:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800204c:	2200      	movs	r2, #0
 800204e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002050:	4b0c      	ldr	r3, [pc, #48]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002052:	2200      	movs	r2, #0
 8002054:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002056:	4b0b      	ldr	r3, [pc, #44]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800205c:	4b09      	ldr	r3, [pc, #36]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800205e:	220c      	movs	r2, #12
 8002060:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002062:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002064:	2200      	movs	r2, #0
 8002066:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002068:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800206a:	2200      	movs	r2, #0
 800206c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800206e:	4805      	ldr	r0, [pc, #20]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002070:	f003 fc3e 	bl	80058f0 <HAL_UART_Init>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800207a:	f000 f8c5 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	200003c4 	.word	0x200003c4
 8002088:	40011000 	.word	0x40011000

0800208c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	607b      	str	r3, [r7, #4]
 8002096:	4b0c      	ldr	r3, [pc, #48]	@ (80020c8 <MX_DMA_Init+0x3c>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	4a0b      	ldr	r2, [pc, #44]	@ (80020c8 <MX_DMA_Init+0x3c>)
 800209c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a2:	4b09      	ldr	r3, [pc, #36]	@ (80020c8 <MX_DMA_Init+0x3c>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80020ae:	2200      	movs	r2, #0
 80020b0:	2100      	movs	r1, #0
 80020b2:	2038      	movs	r0, #56	@ 0x38
 80020b4:	f001 fa7b 	bl	80035ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80020b8:	2038      	movs	r0, #56	@ 0x38
 80020ba:	f001 fa94 	bl	80035e6 <HAL_NVIC_EnableIRQ>

}
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40023800 	.word	0x40023800

080020cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08a      	sub	sp, #40	@ 0x28
 80020d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	605a      	str	r2, [r3, #4]
 80020dc:	609a      	str	r2, [r3, #8]
 80020de:	60da      	str	r2, [r3, #12]
 80020e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
 80020e6:	4b44      	ldr	r3, [pc, #272]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	4a43      	ldr	r2, [pc, #268]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 80020ec:	f043 0304 	orr.w	r3, r3, #4
 80020f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f2:	4b41      	ldr	r3, [pc, #260]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	f003 0304 	and.w	r3, r3, #4
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	4b3d      	ldr	r3, [pc, #244]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	4a3c      	ldr	r2, [pc, #240]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 8002108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800210c:	6313      	str	r3, [r2, #48]	@ 0x30
 800210e:	4b3a      	ldr	r3, [pc, #232]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	4b36      	ldr	r3, [pc, #216]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	4a35      	ldr	r2, [pc, #212]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	6313      	str	r3, [r2, #48]	@ 0x30
 800212a:	4b33      	ldr	r3, [pc, #204]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	60bb      	str	r3, [r7, #8]
 8002134:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	607b      	str	r3, [r7, #4]
 800213a:	4b2f      	ldr	r3, [pc, #188]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	4a2e      	ldr	r2, [pc, #184]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 8002140:	f043 0302 	orr.w	r3, r3, #2
 8002144:	6313      	str	r3, [r2, #48]	@ 0x30
 8002146:	4b2c      	ldr	r3, [pc, #176]	@ (80021f8 <MX_GPIO_Init+0x12c>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	607b      	str	r3, [r7, #4]
 8002150:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002152:	2201      	movs	r2, #1
 8002154:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002158:	4828      	ldr	r0, [pc, #160]	@ (80021fc <MX_GPIO_Init+0x130>)
 800215a:	f001 ff53 	bl	8004004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, S3_Pin|S2_Pin|S1_Pin|S0_Pin, GPIO_PIN_RESET);
 800215e:	2200      	movs	r2, #0
 8002160:	f240 4107 	movw	r1, #1031	@ 0x407
 8002164:	4826      	ldr	r0, [pc, #152]	@ (8002200 <MX_GPIO_Init+0x134>)
 8002166:	f001 ff4d 	bl	8004004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STBY_GPIO_Port, STBY_Pin, GPIO_PIN_RESET);
 800216a:	2200      	movs	r2, #0
 800216c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002170:	4824      	ldr	r0, [pc, #144]	@ (8002204 <MX_GPIO_Init+0x138>)
 8002172:	f001 ff47 	bl	8004004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002176:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800217a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800217c:	2301      	movs	r3, #1
 800217e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002180:	2300      	movs	r3, #0
 8002182:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002184:	2300      	movs	r3, #0
 8002186:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002188:	f107 0314 	add.w	r3, r7, #20
 800218c:	4619      	mov	r1, r3
 800218e:	481b      	ldr	r0, [pc, #108]	@ (80021fc <MX_GPIO_Init+0x130>)
 8002190:	f001 fdb4 	bl	8003cfc <HAL_GPIO_Init>

  /*Configure GPIO pins : S3_Pin S2_Pin S1_Pin S0_Pin */
  GPIO_InitStruct.Pin = S3_Pin|S2_Pin|S1_Pin|S0_Pin;
 8002194:	f240 4307 	movw	r3, #1031	@ 0x407
 8002198:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800219a:	2301      	movs	r3, #1
 800219c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219e:	2300      	movs	r3, #0
 80021a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a2:	2300      	movs	r3, #0
 80021a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a6:	f107 0314 	add.w	r3, r7, #20
 80021aa:	4619      	mov	r1, r3
 80021ac:	4814      	ldr	r0, [pc, #80]	@ (8002200 <MX_GPIO_Init+0x134>)
 80021ae:	f001 fda5 	bl	8003cfc <HAL_GPIO_Init>

  /*Configure GPIO pin : STBY_Pin */
  GPIO_InitStruct.Pin = STBY_Pin;
 80021b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021b8:	2301      	movs	r3, #1
 80021ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021bc:	2300      	movs	r3, #0
 80021be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c0:	2300      	movs	r3, #0
 80021c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(STBY_GPIO_Port, &GPIO_InitStruct);
 80021c4:	f107 0314 	add.w	r3, r7, #20
 80021c8:	4619      	mov	r1, r3
 80021ca:	480e      	ldr	r0, [pc, #56]	@ (8002204 <MX_GPIO_Init+0x138>)
 80021cc:	f001 fd96 	bl	8003cfc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80021d0:	2200      	movs	r2, #0
 80021d2:	2100      	movs	r1, #0
 80021d4:	2017      	movs	r0, #23
 80021d6:	f001 f9ea 	bl	80035ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80021da:	2017      	movs	r0, #23
 80021dc:	f001 fa03 	bl	80035e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80021e0:	2200      	movs	r2, #0
 80021e2:	2100      	movs	r1, #0
 80021e4:	2028      	movs	r0, #40	@ 0x28
 80021e6:	f001 f9e2 	bl	80035ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80021ea:	2028      	movs	r0, #40	@ 0x28
 80021ec:	f001 f9fb 	bl	80035e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80021f0:	bf00      	nop
 80021f2:	3728      	adds	r7, #40	@ 0x28
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40023800 	.word	0x40023800
 80021fc:	40020800 	.word	0x40020800
 8002200:	40020400 	.word	0x40020400
 8002204:	40020000 	.word	0x40020000

08002208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800220c:	b672      	cpsid	i
}
 800220e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002210:	bf00      	nop
 8002212:	e7fd      	b.n	8002210 <Error_Handler+0x8>

08002214 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	607b      	str	r3, [r7, #4]
 800221e:	4b10      	ldr	r3, [pc, #64]	@ (8002260 <HAL_MspInit+0x4c>)
 8002220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002222:	4a0f      	ldr	r2, [pc, #60]	@ (8002260 <HAL_MspInit+0x4c>)
 8002224:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002228:	6453      	str	r3, [r2, #68]	@ 0x44
 800222a:	4b0d      	ldr	r3, [pc, #52]	@ (8002260 <HAL_MspInit+0x4c>)
 800222c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002232:	607b      	str	r3, [r7, #4]
 8002234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	603b      	str	r3, [r7, #0]
 800223a:	4b09      	ldr	r3, [pc, #36]	@ (8002260 <HAL_MspInit+0x4c>)
 800223c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223e:	4a08      	ldr	r2, [pc, #32]	@ (8002260 <HAL_MspInit+0x4c>)
 8002240:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002244:	6413      	str	r3, [r2, #64]	@ 0x40
 8002246:	4b06      	ldr	r3, [pc, #24]	@ (8002260 <HAL_MspInit+0x4c>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800224e:	603b      	str	r3, [r7, #0]
 8002250:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	40023800 	.word	0x40023800

08002264 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b08a      	sub	sp, #40	@ 0x28
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800226c:	f107 0314 	add.w	r3, r7, #20
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	609a      	str	r2, [r3, #8]
 8002278:	60da      	str	r2, [r3, #12]
 800227a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a33      	ldr	r2, [pc, #204]	@ (8002350 <HAL_ADC_MspInit+0xec>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d15f      	bne.n	8002346 <HAL_ADC_MspInit+0xe2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]
 800228a:	4b32      	ldr	r3, [pc, #200]	@ (8002354 <HAL_ADC_MspInit+0xf0>)
 800228c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228e:	4a31      	ldr	r2, [pc, #196]	@ (8002354 <HAL_ADC_MspInit+0xf0>)
 8002290:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002294:	6453      	str	r3, [r2, #68]	@ 0x44
 8002296:	4b2f      	ldr	r3, [pc, #188]	@ (8002354 <HAL_ADC_MspInit+0xf0>)
 8002298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800229e:	613b      	str	r3, [r7, #16]
 80022a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002354 <HAL_ADC_MspInit+0xf0>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	4a2a      	ldr	r2, [pc, #168]	@ (8002354 <HAL_ADC_MspInit+0xf0>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b2:	4b28      	ldr	r3, [pc, #160]	@ (8002354 <HAL_ADC_MspInit+0xf0>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = OUT_Pin;
 80022be:	2380      	movs	r3, #128	@ 0x80
 80022c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022c2:	2303      	movs	r3, #3
 80022c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(OUT_GPIO_Port, &GPIO_InitStruct);
 80022ca:	f107 0314 	add.w	r3, r7, #20
 80022ce:	4619      	mov	r1, r3
 80022d0:	4821      	ldr	r0, [pc, #132]	@ (8002358 <HAL_ADC_MspInit+0xf4>)
 80022d2:	f001 fd13 	bl	8003cfc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80022d6:	4b21      	ldr	r3, [pc, #132]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 80022d8:	4a21      	ldr	r2, [pc, #132]	@ (8002360 <HAL_ADC_MspInit+0xfc>)
 80022da:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80022dc:	4b1f      	ldr	r3, [pc, #124]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 80022de:	2200      	movs	r2, #0
 80022e0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022e2:	4b1e      	ldr	r3, [pc, #120]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80022e8:	4b1c      	ldr	r3, [pc, #112]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80022ee:	4b1b      	ldr	r3, [pc, #108]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 80022f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022f4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80022f6:	4b19      	ldr	r3, [pc, #100]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 80022f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80022fc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80022fe:	4b17      	ldr	r3, [pc, #92]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 8002300:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002304:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002306:	4b15      	ldr	r3, [pc, #84]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 8002308:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800230c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800230e:	4b13      	ldr	r3, [pc, #76]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 8002310:	2200      	movs	r2, #0
 8002312:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002314:	4b11      	ldr	r3, [pc, #68]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 8002316:	2200      	movs	r2, #0
 8002318:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800231a:	4810      	ldr	r0, [pc, #64]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 800231c:	f001 f97e 	bl	800361c <HAL_DMA_Init>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002326:	f7ff ff6f 	bl	8002208 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a0b      	ldr	r2, [pc, #44]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 800232e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002330:	4a0a      	ldr	r2, [pc, #40]	@ (800235c <HAL_ADC_MspInit+0xf8>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	2100      	movs	r1, #0
 800233a:	2012      	movs	r0, #18
 800233c:	f001 f937 	bl	80035ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002340:	2012      	movs	r0, #18
 8002342:	f001 f950 	bl	80035e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002346:	bf00      	nop
 8002348:	3728      	adds	r7, #40	@ 0x28
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40012000 	.word	0x40012000
 8002354:	40023800 	.word	0x40023800
 8002358:	40020000 	.word	0x40020000
 800235c:	20000244 	.word	0x20000244
 8002360:	40026410 	.word	0x40026410

08002364 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a30      	ldr	r2, [pc, #192]	@ (8002434 <HAL_TIM_Base_MspInit+0xd0>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d10e      	bne.n	8002394 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	4b2f      	ldr	r3, [pc, #188]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 800237c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237e:	4a2e      	ldr	r2, [pc, #184]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 8002380:	f043 0301 	orr.w	r3, r3, #1
 8002384:	6453      	str	r3, [r2, #68]	@ 0x44
 8002386:	4b2c      	ldr	r3, [pc, #176]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 8002388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002392:	e04a      	b.n	800242a <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM3)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a28      	ldr	r2, [pc, #160]	@ (800243c <HAL_TIM_Base_MspInit+0xd8>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d116      	bne.n	80023cc <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800239e:	2300      	movs	r3, #0
 80023a0:	613b      	str	r3, [r7, #16]
 80023a2:	4b25      	ldr	r3, [pc, #148]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 80023a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a6:	4a24      	ldr	r2, [pc, #144]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 80023a8:	f043 0302 	orr.w	r3, r3, #2
 80023ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ae:	4b22      	ldr	r3, [pc, #136]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 80023b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	613b      	str	r3, [r7, #16]
 80023b8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80023ba:	2200      	movs	r2, #0
 80023bc:	2100      	movs	r1, #0
 80023be:	201d      	movs	r0, #29
 80023c0:	f001 f8f5 	bl	80035ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80023c4:	201d      	movs	r0, #29
 80023c6:	f001 f90e 	bl	80035e6 <HAL_NVIC_EnableIRQ>
}
 80023ca:	e02e      	b.n	800242a <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM4)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002440 <HAL_TIM_Base_MspInit+0xdc>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d116      	bne.n	8002404 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023d6:	2300      	movs	r3, #0
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	4b17      	ldr	r3, [pc, #92]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 80023dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023de:	4a16      	ldr	r2, [pc, #88]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 80023e0:	f043 0304 	orr.w	r3, r3, #4
 80023e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023e6:	4b14      	ldr	r3, [pc, #80]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 80023e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ea:	f003 0304 	and.w	r3, r3, #4
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80023f2:	2200      	movs	r2, #0
 80023f4:	2100      	movs	r1, #0
 80023f6:	201e      	movs	r0, #30
 80023f8:	f001 f8d9 	bl	80035ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80023fc:	201e      	movs	r0, #30
 80023fe:	f001 f8f2 	bl	80035e6 <HAL_NVIC_EnableIRQ>
}
 8002402:	e012      	b.n	800242a <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM9)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a0e      	ldr	r2, [pc, #56]	@ (8002444 <HAL_TIM_Base_MspInit+0xe0>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d10d      	bne.n	800242a <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	4b09      	ldr	r3, [pc, #36]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 8002414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002416:	4a08      	ldr	r2, [pc, #32]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 8002418:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800241c:	6453      	str	r3, [r2, #68]	@ 0x44
 800241e:	4b06      	ldr	r3, [pc, #24]	@ (8002438 <HAL_TIM_Base_MspInit+0xd4>)
 8002420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002422:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	68bb      	ldr	r3, [r7, #8]
}
 800242a:	bf00      	nop
 800242c:	3718      	adds	r7, #24
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40010000 	.word	0x40010000
 8002438:	40023800 	.word	0x40023800
 800243c:	40000400 	.word	0x40000400
 8002440:	40000800 	.word	0x40000800
 8002444:	40014000 	.word	0x40014000

08002448 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08a      	sub	sp, #40	@ 0x28
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002450:	f107 0314 	add.w	r3, r7, #20
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a24      	ldr	r2, [pc, #144]	@ (80024f8 <HAL_TIM_MspPostInit+0xb0>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d11f      	bne.n	80024aa <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	613b      	str	r3, [r7, #16]
 800246e:	4b23      	ldr	r3, [pc, #140]	@ (80024fc <HAL_TIM_MspPostInit+0xb4>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	4a22      	ldr	r2, [pc, #136]	@ (80024fc <HAL_TIM_MspPostInit+0xb4>)
 8002474:	f043 0301 	orr.w	r3, r3, #1
 8002478:	6313      	str	r3, [r2, #48]	@ 0x30
 800247a:	4b20      	ldr	r3, [pc, #128]	@ (80024fc <HAL_TIM_MspPostInit+0xb4>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	613b      	str	r3, [r7, #16]
 8002484:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = INA1_Pin|INA2_Pin|INB1_Pin|INB2_Pin;
 8002486:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800248a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248c:	2302      	movs	r3, #2
 800248e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002490:	2300      	movs	r3, #0
 8002492:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002494:	2300      	movs	r3, #0
 8002496:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002498:	2301      	movs	r3, #1
 800249a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800249c:	f107 0314 	add.w	r3, r7, #20
 80024a0:	4619      	mov	r1, r3
 80024a2:	4817      	ldr	r0, [pc, #92]	@ (8002500 <HAL_TIM_MspPostInit+0xb8>)
 80024a4:	f001 fc2a 	bl	8003cfc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80024a8:	e022      	b.n	80024f0 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM9)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a15      	ldr	r2, [pc, #84]	@ (8002504 <HAL_TIM_MspPostInit+0xbc>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d11d      	bne.n	80024f0 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024b4:	2300      	movs	r3, #0
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	4b10      	ldr	r3, [pc, #64]	@ (80024fc <HAL_TIM_MspPostInit+0xb4>)
 80024ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024bc:	4a0f      	ldr	r2, [pc, #60]	@ (80024fc <HAL_TIM_MspPostInit+0xb4>)
 80024be:	f043 0301 	orr.w	r3, r3, #1
 80024c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80024c4:	4b0d      	ldr	r3, [pc, #52]	@ (80024fc <HAL_TIM_MspPostInit+0xb4>)
 80024c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	60fb      	str	r3, [r7, #12]
 80024ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ESC_Pin;
 80024d0:	2304      	movs	r3, #4
 80024d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d4:	2302      	movs	r3, #2
 80024d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d8:	2300      	movs	r3, #0
 80024da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024dc:	2300      	movs	r3, #0
 80024de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80024e0:	2303      	movs	r3, #3
 80024e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ESC_GPIO_Port, &GPIO_InitStruct);
 80024e4:	f107 0314 	add.w	r3, r7, #20
 80024e8:	4619      	mov	r1, r3
 80024ea:	4805      	ldr	r0, [pc, #20]	@ (8002500 <HAL_TIM_MspPostInit+0xb8>)
 80024ec:	f001 fc06 	bl	8003cfc <HAL_GPIO_Init>
}
 80024f0:	bf00      	nop
 80024f2:	3728      	adds	r7, #40	@ 0x28
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40010000 	.word	0x40010000
 80024fc:	40023800 	.word	0x40023800
 8002500:	40020000 	.word	0x40020000
 8002504:	40014000 	.word	0x40014000

08002508 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08a      	sub	sp, #40	@ 0x28
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002510:	f107 0314 	add.w	r3, r7, #20
 8002514:	2200      	movs	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
 8002518:	605a      	str	r2, [r3, #4]
 800251a:	609a      	str	r2, [r3, #8]
 800251c:	60da      	str	r2, [r3, #12]
 800251e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a28      	ldr	r2, [pc, #160]	@ (80025c8 <HAL_UART_MspInit+0xc0>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d14a      	bne.n	80025c0 <HAL_UART_MspInit+0xb8>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800252a:	2300      	movs	r3, #0
 800252c:	613b      	str	r3, [r7, #16]
 800252e:	4b27      	ldr	r3, [pc, #156]	@ (80025cc <HAL_UART_MspInit+0xc4>)
 8002530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002532:	4a26      	ldr	r2, [pc, #152]	@ (80025cc <HAL_UART_MspInit+0xc4>)
 8002534:	f043 0310 	orr.w	r3, r3, #16
 8002538:	6453      	str	r3, [r2, #68]	@ 0x44
 800253a:	4b24      	ldr	r3, [pc, #144]	@ (80025cc <HAL_UART_MspInit+0xc4>)
 800253c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800253e:	f003 0310 	and.w	r3, r3, #16
 8002542:	613b      	str	r3, [r7, #16]
 8002544:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	4b20      	ldr	r3, [pc, #128]	@ (80025cc <HAL_UART_MspInit+0xc4>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	4a1f      	ldr	r2, [pc, #124]	@ (80025cc <HAL_UART_MspInit+0xc4>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	6313      	str	r3, [r2, #48]	@ 0x30
 8002556:	4b1d      	ldr	r3, [pc, #116]	@ (80025cc <HAL_UART_MspInit+0xc4>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	60bb      	str	r3, [r7, #8]
 8002566:	4b19      	ldr	r3, [pc, #100]	@ (80025cc <HAL_UART_MspInit+0xc4>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256a:	4a18      	ldr	r2, [pc, #96]	@ (80025cc <HAL_UART_MspInit+0xc4>)
 800256c:	f043 0302 	orr.w	r3, r3, #2
 8002570:	6313      	str	r3, [r2, #48]	@ 0x30
 8002572:	4b16      	ldr	r3, [pc, #88]	@ (80025cc <HAL_UART_MspInit+0xc4>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	60bb      	str	r3, [r7, #8]
 800257c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800257e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002582:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002584:	2302      	movs	r3, #2
 8002586:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002588:	2300      	movs	r3, #0
 800258a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800258c:	2303      	movs	r3, #3
 800258e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002590:	2307      	movs	r3, #7
 8002592:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002594:	f107 0314 	add.w	r3, r7, #20
 8002598:	4619      	mov	r1, r3
 800259a:	480d      	ldr	r0, [pc, #52]	@ (80025d0 <HAL_UART_MspInit+0xc8>)
 800259c:	f001 fbae 	bl	8003cfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80025a0:	2308      	movs	r3, #8
 80025a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a4:	2302      	movs	r3, #2
 80025a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ac:	2303      	movs	r3, #3
 80025ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025b0:	2307      	movs	r3, #7
 80025b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025b4:	f107 0314 	add.w	r3, r7, #20
 80025b8:	4619      	mov	r1, r3
 80025ba:	4806      	ldr	r0, [pc, #24]	@ (80025d4 <HAL_UART_MspInit+0xcc>)
 80025bc:	f001 fb9e 	bl	8003cfc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80025c0:	bf00      	nop
 80025c2:	3728      	adds	r7, #40	@ 0x28
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40011000 	.word	0x40011000
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40020000 	.word	0x40020000
 80025d4:	40020400 	.word	0x40020400

080025d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025dc:	bf00      	nop
 80025de:	e7fd      	b.n	80025dc <NMI_Handler+0x4>

080025e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025e4:	bf00      	nop
 80025e6:	e7fd      	b.n	80025e4 <HardFault_Handler+0x4>

080025e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025ec:	bf00      	nop
 80025ee:	e7fd      	b.n	80025ec <MemManage_Handler+0x4>

080025f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025f4:	bf00      	nop
 80025f6:	e7fd      	b.n	80025f4 <BusFault_Handler+0x4>

080025f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025fc:	bf00      	nop
 80025fe:	e7fd      	b.n	80025fc <UsageFault_Handler+0x4>

08002600 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002604:	bf00      	nop
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr

0800260e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800260e:	b480      	push	{r7}
 8002610:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800262e:	f000 f97f 	bl	8002930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002632:	bf00      	nop
 8002634:	bd80      	pop	{r7, pc}
	...

08002638 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800263c:	4802      	ldr	r0, [pc, #8]	@ (8002648 <ADC_IRQHandler+0x10>)
 800263e:	f000 f9fe 	bl	8002a3e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002642:	bf00      	nop
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	200001fc 	.word	0x200001fc

0800264c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002650:	4802      	ldr	r0, [pc, #8]	@ (800265c <TIM3_IRQHandler+0x10>)
 8002652:	f002 fb05 	bl	8004c60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	200002ec 	.word	0x200002ec

08002660 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002664:	4802      	ldr	r0, [pc, #8]	@ (8002670 <TIM4_IRQHandler+0x10>)
 8002666:	f002 fafb 	bl	8004c60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	20000334 	.word	0x20000334

08002674 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002678:	4802      	ldr	r0, [pc, #8]	@ (8002684 <DMA2_Stream0_IRQHandler+0x10>)
 800267a:	f001 f8d5 	bl	8003828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20000244 	.word	0x20000244

08002688 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  return 1;
 800268c:	2301      	movs	r3, #1
}
 800268e:	4618      	mov	r0, r3
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <_kill>:

int _kill(int pid, int sig)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80026a2:	f004 fd45 	bl	8007130 <__errno>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2216      	movs	r2, #22
 80026aa:	601a      	str	r2, [r3, #0]
  return -1;
 80026ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <_exit>:

void _exit (int status)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026c0:	f04f 31ff 	mov.w	r1, #4294967295
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f7ff ffe7 	bl	8002698 <_kill>
  while (1) {}    /* Make sure we hang here */
 80026ca:	bf00      	nop
 80026cc:	e7fd      	b.n	80026ca <_exit+0x12>

080026ce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b086      	sub	sp, #24
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	60f8      	str	r0, [r7, #12]
 80026d6:	60b9      	str	r1, [r7, #8]
 80026d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]
 80026de:	e00a      	b.n	80026f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026e0:	f3af 8000 	nop.w
 80026e4:	4601      	mov	r1, r0
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	1c5a      	adds	r2, r3, #1
 80026ea:	60ba      	str	r2, [r7, #8]
 80026ec:	b2ca      	uxtb	r2, r1
 80026ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	3301      	adds	r3, #1
 80026f4:	617b      	str	r3, [r7, #20]
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	dbf0      	blt.n	80026e0 <_read+0x12>
  }

  return len;
 80026fe:	687b      	ldr	r3, [r7, #4]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3718      	adds	r7, #24
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]
 8002718:	e009      	b.n	800272e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	1c5a      	adds	r2, r3, #1
 800271e:	60ba      	str	r2, [r7, #8]
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	4618      	mov	r0, r3
 8002724:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	3301      	adds	r3, #1
 800272c:	617b      	str	r3, [r7, #20]
 800272e:	697a      	ldr	r2, [r7, #20]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	429a      	cmp	r2, r3
 8002734:	dbf1      	blt.n	800271a <_write+0x12>
  }
  return len;
 8002736:	687b      	ldr	r3, [r7, #4]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3718      	adds	r7, #24
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <_close>:

int _close(int file)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002748:	f04f 33ff 	mov.w	r3, #4294967295
}
 800274c:	4618      	mov	r0, r3
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002768:	605a      	str	r2, [r3, #4]
  return 0;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <_isatty>:

int _isatty(int file)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002780:	2301      	movs	r3, #1
}
 8002782:	4618      	mov	r0, r3
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800278e:	b480      	push	{r7}
 8002790:	b085      	sub	sp, #20
 8002792:	af00      	add	r7, sp, #0
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b086      	sub	sp, #24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027b0:	4a14      	ldr	r2, [pc, #80]	@ (8002804 <_sbrk+0x5c>)
 80027b2:	4b15      	ldr	r3, [pc, #84]	@ (8002808 <_sbrk+0x60>)
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027bc:	4b13      	ldr	r3, [pc, #76]	@ (800280c <_sbrk+0x64>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d102      	bne.n	80027ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027c4:	4b11      	ldr	r3, [pc, #68]	@ (800280c <_sbrk+0x64>)
 80027c6:	4a12      	ldr	r2, [pc, #72]	@ (8002810 <_sbrk+0x68>)
 80027c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027ca:	4b10      	ldr	r3, [pc, #64]	@ (800280c <_sbrk+0x64>)
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4413      	add	r3, r2
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d207      	bcs.n	80027e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027d8:	f004 fcaa 	bl	8007130 <__errno>
 80027dc:	4603      	mov	r3, r0
 80027de:	220c      	movs	r2, #12
 80027e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027e2:	f04f 33ff 	mov.w	r3, #4294967295
 80027e6:	e009      	b.n	80027fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027e8:	4b08      	ldr	r3, [pc, #32]	@ (800280c <_sbrk+0x64>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027ee:	4b07      	ldr	r3, [pc, #28]	@ (800280c <_sbrk+0x64>)
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4413      	add	r3, r2
 80027f6:	4a05      	ldr	r2, [pc, #20]	@ (800280c <_sbrk+0x64>)
 80027f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027fa:	68fb      	ldr	r3, [r7, #12]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20020000 	.word	0x20020000
 8002808:	00000400 	.word	0x00000400
 800280c:	20000480 	.word	0x20000480
 8002810:	200005d8 	.word	0x200005d8

08002814 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002818:	4b06      	ldr	r3, [pc, #24]	@ (8002834 <SystemInit+0x20>)
 800281a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800281e:	4a05      	ldr	r2, [pc, #20]	@ (8002834 <SystemInit+0x20>)
 8002820:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002824:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002828:	bf00      	nop
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	e000ed00 	.word	0xe000ed00

08002838 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002838:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002870 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800283c:	f7ff ffea 	bl	8002814 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002840:	480c      	ldr	r0, [pc, #48]	@ (8002874 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002842:	490d      	ldr	r1, [pc, #52]	@ (8002878 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002844:	4a0d      	ldr	r2, [pc, #52]	@ (800287c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002846:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002848:	e002      	b.n	8002850 <LoopCopyDataInit>

0800284a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800284a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800284c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800284e:	3304      	adds	r3, #4

08002850 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002850:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002852:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002854:	d3f9      	bcc.n	800284a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002856:	4a0a      	ldr	r2, [pc, #40]	@ (8002880 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002858:	4c0a      	ldr	r4, [pc, #40]	@ (8002884 <LoopFillZerobss+0x22>)
  movs r3, #0
 800285a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800285c:	e001      	b.n	8002862 <LoopFillZerobss>

0800285e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800285e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002860:	3204      	adds	r2, #4

08002862 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002862:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002864:	d3fb      	bcc.n	800285e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002866:	f004 fc69 	bl	800713c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800286a:	f7ff f91d 	bl	8001aa8 <main>
  bx  lr    
 800286e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002870:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002878:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800287c:	0800ad04 	.word	0x0800ad04
  ldr r2, =_sbss
 8002880:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002884:	200005d4 	.word	0x200005d4

08002888 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002888:	e7fe      	b.n	8002888 <DMA1_Stream0_IRQHandler>
	...

0800288c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002890:	4b0e      	ldr	r3, [pc, #56]	@ (80028cc <HAL_Init+0x40>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a0d      	ldr	r2, [pc, #52]	@ (80028cc <HAL_Init+0x40>)
 8002896:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800289a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800289c:	4b0b      	ldr	r3, [pc, #44]	@ (80028cc <HAL_Init+0x40>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a0a      	ldr	r2, [pc, #40]	@ (80028cc <HAL_Init+0x40>)
 80028a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028a8:	4b08      	ldr	r3, [pc, #32]	@ (80028cc <HAL_Init+0x40>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a07      	ldr	r2, [pc, #28]	@ (80028cc <HAL_Init+0x40>)
 80028ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028b4:	2003      	movs	r0, #3
 80028b6:	f000 fe6f 	bl	8003598 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ba:	200f      	movs	r0, #15
 80028bc:	f000 f808 	bl	80028d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028c0:	f7ff fca8 	bl	8002214 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	40023c00 	.word	0x40023c00

080028d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028d8:	4b12      	ldr	r3, [pc, #72]	@ (8002924 <HAL_InitTick+0x54>)
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	4b12      	ldr	r3, [pc, #72]	@ (8002928 <HAL_InitTick+0x58>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	4619      	mov	r1, r3
 80028e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ee:	4618      	mov	r0, r3
 80028f0:	f000 fe87 	bl	8003602 <HAL_SYSTICK_Config>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e00e      	b.n	800291c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b0f      	cmp	r3, #15
 8002902:	d80a      	bhi.n	800291a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002904:	2200      	movs	r2, #0
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	f04f 30ff 	mov.w	r0, #4294967295
 800290c:	f000 fe4f 	bl	80035ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002910:	4a06      	ldr	r2, [pc, #24]	@ (800292c <HAL_InitTick+0x5c>)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002916:	2300      	movs	r3, #0
 8002918:	e000      	b.n	800291c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
}
 800291c:	4618      	mov	r0, r3
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	2000000c 	.word	0x2000000c
 8002928:	20000014 	.word	0x20000014
 800292c:	20000010 	.word	0x20000010

08002930 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002934:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <HAL_IncTick+0x20>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	461a      	mov	r2, r3
 800293a:	4b06      	ldr	r3, [pc, #24]	@ (8002954 <HAL_IncTick+0x24>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4413      	add	r3, r2
 8002940:	4a04      	ldr	r2, [pc, #16]	@ (8002954 <HAL_IncTick+0x24>)
 8002942:	6013      	str	r3, [r2, #0]
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	20000014 	.word	0x20000014
 8002954:	20000484 	.word	0x20000484

08002958 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return uwTick;
 800295c:	4b03      	ldr	r3, [pc, #12]	@ (800296c <HAL_GetTick+0x14>)
 800295e:	681b      	ldr	r3, [r3, #0]
}
 8002960:	4618      	mov	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	20000484 	.word	0x20000484

08002970 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002978:	f7ff ffee 	bl	8002958 <HAL_GetTick>
 800297c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002988:	d005      	beq.n	8002996 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800298a:	4b0a      	ldr	r3, [pc, #40]	@ (80029b4 <HAL_Delay+0x44>)
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	461a      	mov	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4413      	add	r3, r2
 8002994:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002996:	bf00      	nop
 8002998:	f7ff ffde 	bl	8002958 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d8f7      	bhi.n	8002998 <HAL_Delay+0x28>
  {
  }
}
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20000014 	.word	0x20000014

080029b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029c0:	2300      	movs	r3, #0
 80029c2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e033      	b.n	8002a36 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d109      	bne.n	80029ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7ff fc44 	bl	8002264 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ee:	f003 0310 	and.w	r3, r3, #16
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d118      	bne.n	8002a28 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80029fe:	f023 0302 	bic.w	r3, r3, #2
 8002a02:	f043 0202 	orr.w	r2, r3, #2
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 fb6c 	bl	80030e8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	f023 0303 	bic.w	r3, r3, #3
 8002a1e:	f043 0201 	orr.w	r2, r3, #1
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a26:	e001      	b.n	8002a2c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3710      	adds	r7, #16
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b086      	sub	sp, #24
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002a46:	2300      	movs	r3, #0
 8002a48:	617b      	str	r3, [r7, #20]
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	f003 0320 	and.w	r3, r3, #32
 8002a6c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d049      	beq.n	8002b08 <HAL_ADC_IRQHandler+0xca>
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d046      	beq.n	8002b08 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7e:	f003 0310 	and.w	r3, r3, #16
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d105      	bne.n	8002a92 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d12b      	bne.n	8002af8 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d127      	bne.n	8002af8 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aae:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d006      	beq.n	8002ac4 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d119      	bne.n	8002af8 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685a      	ldr	r2, [r3, #4]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f022 0220 	bic.w	r2, r2, #32
 8002ad2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d105      	bne.n	8002af8 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af0:	f043 0201 	orr.w	r2, r3, #1
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f7fe ff87 	bl	8001a0c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f06f 0212 	mvn.w	r2, #18
 8002b06:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f003 0304 	and.w	r3, r3, #4
 8002b0e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b16:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d057      	beq.n	8002bce <HAL_ADC_IRQHandler+0x190>
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d054      	beq.n	8002bce <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b28:	f003 0310 	and.w	r3, r3, #16
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d105      	bne.n	8002b3c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b34:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d139      	bne.n	8002bbe <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b50:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d006      	beq.n	8002b66 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d12b      	bne.n	8002bbe <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d124      	bne.n	8002bbe <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d11d      	bne.n	8002bbe <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d119      	bne.n	8002bbe <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	685a      	ldr	r2, [r3, #4]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b98:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d105      	bne.n	8002bbe <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb6:	f043 0201 	orr.w	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f000 fc10 	bl	80033e4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f06f 020c 	mvn.w	r2, #12
 8002bcc:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bdc:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d017      	beq.n	8002c14 <HAL_ADC_IRQHandler+0x1d6>
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d014      	beq.n	8002c14 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d10d      	bne.n	8002c14 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 f929 	bl	8002e5c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f06f 0201 	mvn.w	r2, #1
 8002c12:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f003 0320 	and.w	r3, r3, #32
 8002c1a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c22:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d015      	beq.n	8002c56 <HAL_ADC_IRQHandler+0x218>
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d012      	beq.n	8002c56 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c34:	f043 0202 	orr.w	r2, r3, #2
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f06f 0220 	mvn.w	r2, #32
 8002c44:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 f912 	bl	8002e70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f06f 0220 	mvn.w	r2, #32
 8002c54:	601a      	str	r2, [r3, #0]
  }
}
 8002c56:	bf00      	nop
 8002c58:	3718      	adds	r7, #24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
	...

08002c60 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b088      	sub	sp, #32
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c70:	2300      	movs	r3, #0
 8002c72:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d101      	bne.n	8002c82 <HAL_ADC_Start_DMA+0x22>
 8002c7e:	2302      	movs	r3, #2
 8002c80:	e0d0      	b.n	8002e24 <HAL_ADC_Start_DMA+0x1c4>
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2201      	movs	r2, #1
 8002c86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d018      	beq.n	8002cca <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f042 0201 	orr.w	r2, r2, #1
 8002ca6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ca8:	4b60      	ldr	r3, [pc, #384]	@ (8002e2c <HAL_ADC_Start_DMA+0x1cc>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a60      	ldr	r2, [pc, #384]	@ (8002e30 <HAL_ADC_Start_DMA+0x1d0>)
 8002cae:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb2:	0c9a      	lsrs	r2, r3, #18
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	4413      	add	r3, r2
 8002cba:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002cbc:	e002      	b.n	8002cc4 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f9      	bne.n	8002cbe <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cd8:	d107      	bne.n	8002cea <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ce8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	f040 8088 	bne.w	8002e0a <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfe:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002d02:	f023 0301 	bic.w	r3, r3, #1
 8002d06:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d007      	beq.n	8002d2c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d24:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d38:	d106      	bne.n	8002d48 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d3e:	f023 0206 	bic.w	r2, r3, #6
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	645a      	str	r2, [r3, #68]	@ 0x44
 8002d46:	e002      	b.n	8002d4e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d56:	4b37      	ldr	r3, [pc, #220]	@ (8002e34 <HAL_ADC_Start_DMA+0x1d4>)
 8002d58:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d5e:	4a36      	ldr	r2, [pc, #216]	@ (8002e38 <HAL_ADC_Start_DMA+0x1d8>)
 8002d60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d66:	4a35      	ldr	r2, [pc, #212]	@ (8002e3c <HAL_ADC_Start_DMA+0x1dc>)
 8002d68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d6e:	4a34      	ldr	r2, [pc, #208]	@ (8002e40 <HAL_ADC_Start_DMA+0x1e0>)
 8002d70:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002d7a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002d8a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d9a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	334c      	adds	r3, #76	@ 0x4c
 8002da6:	4619      	mov	r1, r3
 8002da8:	68ba      	ldr	r2, [r7, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f000 fce4 	bl	8003778 <HAL_DMA_Start_IT>
 8002db0:	4603      	mov	r3, r0
 8002db2:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f003 031f 	and.w	r3, r3, #31
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10f      	bne.n	8002de0 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d129      	bne.n	8002e22 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	689a      	ldr	r2, [r3, #8]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ddc:	609a      	str	r2, [r3, #8]
 8002dde:	e020      	b.n	8002e22 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a17      	ldr	r2, [pc, #92]	@ (8002e44 <HAL_ADC_Start_DMA+0x1e4>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d11b      	bne.n	8002e22 <HAL_ADC_Start_DMA+0x1c2>
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d114      	bne.n	8002e22 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689a      	ldr	r2, [r3, #8]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	e00b      	b.n	8002e22 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0e:	f043 0210 	orr.w	r2, r3, #16
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e1a:	f043 0201 	orr.w	r2, r3, #1
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002e22:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3720      	adds	r7, #32
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	2000000c 	.word	0x2000000c
 8002e30:	431bde83 	.word	0x431bde83
 8002e34:	40012300 	.word	0x40012300
 8002e38:	080032e1 	.word	0x080032e1
 8002e3c:	0800339b 	.word	0x0800339b
 8002e40:	080033b7 	.word	0x080033b7
 8002e44:	40012000 	.word	0x40012000

08002e48 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002e50:	bf00      	nop
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e78:	bf00      	nop
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d101      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x1c>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	e113      	b.n	80030c8 <HAL_ADC_ConfigChannel+0x244>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2b09      	cmp	r3, #9
 8002eae:	d925      	bls.n	8002efc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68d9      	ldr	r1, [r3, #12]
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	4413      	add	r3, r2
 8002ec4:	3b1e      	subs	r3, #30
 8002ec6:	2207      	movs	r2, #7
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	43da      	mvns	r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	400a      	ands	r2, r1
 8002ed4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68d9      	ldr	r1, [r3, #12]
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	689a      	ldr	r2, [r3, #8]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	4603      	mov	r3, r0
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	4403      	add	r3, r0
 8002eee:	3b1e      	subs	r3, #30
 8002ef0:	409a      	lsls	r2, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	60da      	str	r2, [r3, #12]
 8002efa:	e022      	b.n	8002f42 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6919      	ldr	r1, [r3, #16]
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	461a      	mov	r2, r3
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	4413      	add	r3, r2
 8002f10:	2207      	movs	r2, #7
 8002f12:	fa02 f303 	lsl.w	r3, r2, r3
 8002f16:	43da      	mvns	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	400a      	ands	r2, r1
 8002f1e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6919      	ldr	r1, [r3, #16]
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	4618      	mov	r0, r3
 8002f32:	4603      	mov	r3, r0
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	4403      	add	r3, r0
 8002f38:	409a      	lsls	r2, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	2b06      	cmp	r3, #6
 8002f48:	d824      	bhi.n	8002f94 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685a      	ldr	r2, [r3, #4]
 8002f54:	4613      	mov	r3, r2
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	4413      	add	r3, r2
 8002f5a:	3b05      	subs	r3, #5
 8002f5c:	221f      	movs	r2, #31
 8002f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f62:	43da      	mvns	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	400a      	ands	r2, r1
 8002f6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	4618      	mov	r0, r3
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	685a      	ldr	r2, [r3, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	4413      	add	r3, r2
 8002f84:	3b05      	subs	r3, #5
 8002f86:	fa00 f203 	lsl.w	r2, r0, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f92:	e04c      	b.n	800302e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	2b0c      	cmp	r3, #12
 8002f9a:	d824      	bhi.n	8002fe6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	4413      	add	r3, r2
 8002fac:	3b23      	subs	r3, #35	@ 0x23
 8002fae:	221f      	movs	r2, #31
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	43da      	mvns	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	400a      	ands	r2, r1
 8002fbc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	4618      	mov	r0, r3
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685a      	ldr	r2, [r3, #4]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4413      	add	r3, r2
 8002fd6:	3b23      	subs	r3, #35	@ 0x23
 8002fd8:	fa00 f203 	lsl.w	r2, r0, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	631a      	str	r2, [r3, #48]	@ 0x30
 8002fe4:	e023      	b.n	800302e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	4413      	add	r3, r2
 8002ff6:	3b41      	subs	r3, #65	@ 0x41
 8002ff8:	221f      	movs	r2, #31
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43da      	mvns	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	400a      	ands	r2, r1
 8003006:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	b29b      	uxth	r3, r3
 8003014:	4618      	mov	r0, r3
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685a      	ldr	r2, [r3, #4]
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	3b41      	subs	r3, #65	@ 0x41
 8003022:	fa00 f203 	lsl.w	r2, r0, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800302e:	4b29      	ldr	r3, [pc, #164]	@ (80030d4 <HAL_ADC_ConfigChannel+0x250>)
 8003030:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a28      	ldr	r2, [pc, #160]	@ (80030d8 <HAL_ADC_ConfigChannel+0x254>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d10f      	bne.n	800305c <HAL_ADC_ConfigChannel+0x1d8>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2b12      	cmp	r3, #18
 8003042:	d10b      	bne.n	800305c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a1d      	ldr	r2, [pc, #116]	@ (80030d8 <HAL_ADC_ConfigChannel+0x254>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d12b      	bne.n	80030be <HAL_ADC_ConfigChannel+0x23a>
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a1c      	ldr	r2, [pc, #112]	@ (80030dc <HAL_ADC_ConfigChannel+0x258>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d003      	beq.n	8003078 <HAL_ADC_ConfigChannel+0x1f4>
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2b11      	cmp	r3, #17
 8003076:	d122      	bne.n	80030be <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a11      	ldr	r2, [pc, #68]	@ (80030dc <HAL_ADC_ConfigChannel+0x258>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d111      	bne.n	80030be <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800309a:	4b11      	ldr	r3, [pc, #68]	@ (80030e0 <HAL_ADC_ConfigChannel+0x25c>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a11      	ldr	r2, [pc, #68]	@ (80030e4 <HAL_ADC_ConfigChannel+0x260>)
 80030a0:	fba2 2303 	umull	r2, r3, r2, r3
 80030a4:	0c9a      	lsrs	r2, r3, #18
 80030a6:	4613      	mov	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4413      	add	r3, r2
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80030b0:	e002      	b.n	80030b8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	3b01      	subs	r3, #1
 80030b6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1f9      	bne.n	80030b2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	40012300 	.word	0x40012300
 80030d8:	40012000 	.word	0x40012000
 80030dc:	10000012 	.word	0x10000012
 80030e0:	2000000c 	.word	0x2000000c
 80030e4:	431bde83 	.word	0x431bde83

080030e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030f0:	4b79      	ldr	r3, [pc, #484]	@ (80032d8 <ADC_Init+0x1f0>)
 80030f2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	685a      	ldr	r2, [r3, #4]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	431a      	orrs	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	685a      	ldr	r2, [r3, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800311c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	6859      	ldr	r1, [r3, #4]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	021a      	lsls	r2, r3, #8
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	430a      	orrs	r2, r1
 8003130:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	685a      	ldr	r2, [r3, #4]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003140:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	6859      	ldr	r1, [r3, #4]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	430a      	orrs	r2, r1
 8003152:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689a      	ldr	r2, [r3, #8]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003162:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	6899      	ldr	r1, [r3, #8]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	68da      	ldr	r2, [r3, #12]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800317a:	4a58      	ldr	r2, [pc, #352]	@ (80032dc <ADC_Init+0x1f4>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d022      	beq.n	80031c6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689a      	ldr	r2, [r3, #8]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800318e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6899      	ldr	r1, [r3, #8]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	430a      	orrs	r2, r1
 80031a0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689a      	ldr	r2, [r3, #8]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80031b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	6899      	ldr	r1, [r3, #8]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	430a      	orrs	r2, r1
 80031c2:	609a      	str	r2, [r3, #8]
 80031c4:	e00f      	b.n	80031e6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689a      	ldr	r2, [r3, #8]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80031e4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689a      	ldr	r2, [r3, #8]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 0202 	bic.w	r2, r2, #2
 80031f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	6899      	ldr	r1, [r3, #8]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	7e1b      	ldrb	r3, [r3, #24]
 8003200:	005a      	lsls	r2, r3, #1
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	430a      	orrs	r2, r1
 8003208:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d01b      	beq.n	800324c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003222:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	685a      	ldr	r2, [r3, #4]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003232:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6859      	ldr	r1, [r3, #4]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323e:	3b01      	subs	r3, #1
 8003240:	035a      	lsls	r2, r3, #13
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	430a      	orrs	r2, r1
 8003248:	605a      	str	r2, [r3, #4]
 800324a:	e007      	b.n	800325c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	685a      	ldr	r2, [r3, #4]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800325a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800326a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	69db      	ldr	r3, [r3, #28]
 8003276:	3b01      	subs	r3, #1
 8003278:	051a      	lsls	r2, r3, #20
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	430a      	orrs	r2, r1
 8003280:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	689a      	ldr	r2, [r3, #8]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003290:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	6899      	ldr	r1, [r3, #8]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800329e:	025a      	lsls	r2, r3, #9
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	430a      	orrs	r2, r1
 80032a6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689a      	ldr	r2, [r3, #8]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6899      	ldr	r1, [r3, #8]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	029a      	lsls	r2, r3, #10
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	430a      	orrs	r2, r1
 80032ca:	609a      	str	r2, [r3, #8]
}
 80032cc:	bf00      	nop
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr
 80032d8:	40012300 	.word	0x40012300
 80032dc:	0f000001 	.word	0x0f000001

080032e0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ec:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d13c      	bne.n	8003374 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d12b      	bne.n	800336c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003318:	2b00      	cmp	r3, #0
 800331a:	d127      	bne.n	800336c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003322:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003326:	2b00      	cmp	r3, #0
 8003328:	d006      	beq.n	8003338 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003334:	2b00      	cmp	r3, #0
 8003336:	d119      	bne.n	800336c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 0220 	bic.w	r2, r2, #32
 8003346:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003358:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d105      	bne.n	800336c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003364:	f043 0201 	orr.w	r2, r3, #1
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800336c:	68f8      	ldr	r0, [r7, #12]
 800336e:	f7fe fb4d 	bl	8001a0c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003372:	e00e      	b.n	8003392 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003378:	f003 0310 	and.w	r3, r3, #16
 800337c:	2b00      	cmp	r3, #0
 800337e:	d003      	beq.n	8003388 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003380:	68f8      	ldr	r0, [r7, #12]
 8003382:	f7ff fd75 	bl	8002e70 <HAL_ADC_ErrorCallback>
}
 8003386:	e004      	b.n	8003392 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800338c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	4798      	blx	r3
}
 8003392:	bf00      	nop
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b084      	sub	sp, #16
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033a6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f7ff fd4d 	bl	8002e48 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033ae:	bf00      	nop
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b084      	sub	sp, #16
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033c2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2240      	movs	r2, #64	@ 0x40
 80033c8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ce:	f043 0204 	orr.w	r2, r3, #4
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80033d6:	68f8      	ldr	r0, [r7, #12]
 80033d8:	f7ff fd4a 	bl	8002e70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033dc:	bf00      	nop
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b085      	sub	sp, #20
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003408:	4b0c      	ldr	r3, [pc, #48]	@ (800343c <__NVIC_SetPriorityGrouping+0x44>)
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800340e:	68ba      	ldr	r2, [r7, #8]
 8003410:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003414:	4013      	ands	r3, r2
 8003416:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003420:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003424:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003428:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800342a:	4a04      	ldr	r2, [pc, #16]	@ (800343c <__NVIC_SetPriorityGrouping+0x44>)
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	60d3      	str	r3, [r2, #12]
}
 8003430:	bf00      	nop
 8003432:	3714      	adds	r7, #20
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr
 800343c:	e000ed00 	.word	0xe000ed00

08003440 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003444:	4b04      	ldr	r3, [pc, #16]	@ (8003458 <__NVIC_GetPriorityGrouping+0x18>)
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	0a1b      	lsrs	r3, r3, #8
 800344a:	f003 0307 	and.w	r3, r3, #7
}
 800344e:	4618      	mov	r0, r3
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr
 8003458:	e000ed00 	.word	0xe000ed00

0800345c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	4603      	mov	r3, r0
 8003464:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346a:	2b00      	cmp	r3, #0
 800346c:	db0b      	blt.n	8003486 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800346e:	79fb      	ldrb	r3, [r7, #7]
 8003470:	f003 021f 	and.w	r2, r3, #31
 8003474:	4907      	ldr	r1, [pc, #28]	@ (8003494 <__NVIC_EnableIRQ+0x38>)
 8003476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347a:	095b      	lsrs	r3, r3, #5
 800347c:	2001      	movs	r0, #1
 800347e:	fa00 f202 	lsl.w	r2, r0, r2
 8003482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	e000e100 	.word	0xe000e100

08003498 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	4603      	mov	r3, r0
 80034a0:	6039      	str	r1, [r7, #0]
 80034a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	db0a      	blt.n	80034c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	b2da      	uxtb	r2, r3
 80034b0:	490c      	ldr	r1, [pc, #48]	@ (80034e4 <__NVIC_SetPriority+0x4c>)
 80034b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b6:	0112      	lsls	r2, r2, #4
 80034b8:	b2d2      	uxtb	r2, r2
 80034ba:	440b      	add	r3, r1
 80034bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034c0:	e00a      	b.n	80034d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	b2da      	uxtb	r2, r3
 80034c6:	4908      	ldr	r1, [pc, #32]	@ (80034e8 <__NVIC_SetPriority+0x50>)
 80034c8:	79fb      	ldrb	r3, [r7, #7]
 80034ca:	f003 030f 	and.w	r3, r3, #15
 80034ce:	3b04      	subs	r3, #4
 80034d0:	0112      	lsls	r2, r2, #4
 80034d2:	b2d2      	uxtb	r2, r2
 80034d4:	440b      	add	r3, r1
 80034d6:	761a      	strb	r2, [r3, #24]
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	e000e100 	.word	0xe000e100
 80034e8:	e000ed00 	.word	0xe000ed00

080034ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b089      	sub	sp, #36	@ 0x24
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	f1c3 0307 	rsb	r3, r3, #7
 8003506:	2b04      	cmp	r3, #4
 8003508:	bf28      	it	cs
 800350a:	2304      	movcs	r3, #4
 800350c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	3304      	adds	r3, #4
 8003512:	2b06      	cmp	r3, #6
 8003514:	d902      	bls.n	800351c <NVIC_EncodePriority+0x30>
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	3b03      	subs	r3, #3
 800351a:	e000      	b.n	800351e <NVIC_EncodePriority+0x32>
 800351c:	2300      	movs	r3, #0
 800351e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003520:	f04f 32ff 	mov.w	r2, #4294967295
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	fa02 f303 	lsl.w	r3, r2, r3
 800352a:	43da      	mvns	r2, r3
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	401a      	ands	r2, r3
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003534:	f04f 31ff 	mov.w	r1, #4294967295
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	fa01 f303 	lsl.w	r3, r1, r3
 800353e:	43d9      	mvns	r1, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003544:	4313      	orrs	r3, r2
         );
}
 8003546:	4618      	mov	r0, r3
 8003548:	3724      	adds	r7, #36	@ 0x24
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
	...

08003554 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	3b01      	subs	r3, #1
 8003560:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003564:	d301      	bcc.n	800356a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003566:	2301      	movs	r3, #1
 8003568:	e00f      	b.n	800358a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800356a:	4a0a      	ldr	r2, [pc, #40]	@ (8003594 <SysTick_Config+0x40>)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3b01      	subs	r3, #1
 8003570:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003572:	210f      	movs	r1, #15
 8003574:	f04f 30ff 	mov.w	r0, #4294967295
 8003578:	f7ff ff8e 	bl	8003498 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800357c:	4b05      	ldr	r3, [pc, #20]	@ (8003594 <SysTick_Config+0x40>)
 800357e:	2200      	movs	r2, #0
 8003580:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003582:	4b04      	ldr	r3, [pc, #16]	@ (8003594 <SysTick_Config+0x40>)
 8003584:	2207      	movs	r2, #7
 8003586:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	e000e010 	.word	0xe000e010

08003598 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f7ff ff29 	bl	80033f8 <__NVIC_SetPriorityGrouping>
}
 80035a6:	bf00      	nop
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b086      	sub	sp, #24
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	4603      	mov	r3, r0
 80035b6:	60b9      	str	r1, [r7, #8]
 80035b8:	607a      	str	r2, [r7, #4]
 80035ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035bc:	2300      	movs	r3, #0
 80035be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035c0:	f7ff ff3e 	bl	8003440 <__NVIC_GetPriorityGrouping>
 80035c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	68b9      	ldr	r1, [r7, #8]
 80035ca:	6978      	ldr	r0, [r7, #20]
 80035cc:	f7ff ff8e 	bl	80034ec <NVIC_EncodePriority>
 80035d0:	4602      	mov	r2, r0
 80035d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035d6:	4611      	mov	r1, r2
 80035d8:	4618      	mov	r0, r3
 80035da:	f7ff ff5d 	bl	8003498 <__NVIC_SetPriority>
}
 80035de:	bf00      	nop
 80035e0:	3718      	adds	r7, #24
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035e6:	b580      	push	{r7, lr}
 80035e8:	b082      	sub	sp, #8
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	4603      	mov	r3, r0
 80035ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff ff31 	bl	800345c <__NVIC_EnableIRQ>
}
 80035fa:	bf00      	nop
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b082      	sub	sp, #8
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f7ff ffa2 	bl	8003554 <SysTick_Config>
 8003610:	4603      	mov	r3, r0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
	...

0800361c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b086      	sub	sp, #24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003624:	2300      	movs	r3, #0
 8003626:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003628:	f7ff f996 	bl	8002958 <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d101      	bne.n	8003638 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e099      	b.n	800376c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2202      	movs	r2, #2
 800363c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f022 0201 	bic.w	r2, r2, #1
 8003656:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003658:	e00f      	b.n	800367a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800365a:	f7ff f97d 	bl	8002958 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b05      	cmp	r3, #5
 8003666:	d908      	bls.n	800367a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2220      	movs	r2, #32
 800366c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2203      	movs	r2, #3
 8003672:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e078      	b.n	800376c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1e8      	bne.n	800365a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003690:	697a      	ldr	r2, [r7, #20]
 8003692:	4b38      	ldr	r3, [pc, #224]	@ (8003774 <HAL_DMA_Init+0x158>)
 8003694:	4013      	ands	r3, r2
 8003696:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685a      	ldr	r2, [r3, #4]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	691b      	ldr	r3, [r3, #16]
 80036ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a1b      	ldr	r3, [r3, #32]
 80036c4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d0:	2b04      	cmp	r3, #4
 80036d2:	d107      	bne.n	80036e4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036dc:	4313      	orrs	r3, r2
 80036de:	697a      	ldr	r2, [r7, #20]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	697a      	ldr	r2, [r7, #20]
 80036ea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	f023 0307 	bic.w	r3, r3, #7
 80036fa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003700:	697a      	ldr	r2, [r7, #20]
 8003702:	4313      	orrs	r3, r2
 8003704:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370a:	2b04      	cmp	r3, #4
 800370c:	d117      	bne.n	800373e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	4313      	orrs	r3, r2
 8003716:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800371c:	2b00      	cmp	r3, #0
 800371e:	d00e      	beq.n	800373e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 fa6f 	bl	8003c04 <DMA_CheckFifoParam>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d008      	beq.n	800373e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2240      	movs	r2, #64	@ 0x40
 8003730:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2201      	movs	r2, #1
 8003736:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800373a:	2301      	movs	r3, #1
 800373c:	e016      	b.n	800376c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f000 fa26 	bl	8003b98 <DMA_CalcBaseAndBitshift>
 800374c:	4603      	mov	r3, r0
 800374e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003754:	223f      	movs	r2, #63	@ 0x3f
 8003756:	409a      	lsls	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800376a:	2300      	movs	r3, #0
}
 800376c:	4618      	mov	r0, r3
 800376e:	3718      	adds	r7, #24
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	f010803f 	.word	0xf010803f

08003778 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
 8003784:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003786:	2300      	movs	r3, #0
 8003788:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800378e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003796:	2b01      	cmp	r3, #1
 8003798:	d101      	bne.n	800379e <HAL_DMA_Start_IT+0x26>
 800379a:	2302      	movs	r3, #2
 800379c:	e040      	b.n	8003820 <HAL_DMA_Start_IT+0xa8>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2201      	movs	r2, #1
 80037a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d12f      	bne.n	8003812 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2202      	movs	r2, #2
 80037b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	68b9      	ldr	r1, [r7, #8]
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f000 f9b8 	bl	8003b3c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d0:	223f      	movs	r2, #63	@ 0x3f
 80037d2:	409a      	lsls	r2, r3
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0216 	orr.w	r2, r2, #22
 80037e6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d007      	beq.n	8003800 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0208 	orr.w	r2, r2, #8
 80037fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f042 0201 	orr.w	r2, r2, #1
 800380e:	601a      	str	r2, [r3, #0]
 8003810:	e005      	b.n	800381e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800381a:	2302      	movs	r3, #2
 800381c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800381e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003820:	4618      	mov	r0, r3
 8003822:	3718      	adds	r7, #24
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003834:	4b8e      	ldr	r3, [pc, #568]	@ (8003a70 <HAL_DMA_IRQHandler+0x248>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a8e      	ldr	r2, [pc, #568]	@ (8003a74 <HAL_DMA_IRQHandler+0x24c>)
 800383a:	fba2 2303 	umull	r2, r3, r2, r3
 800383e:	0a9b      	lsrs	r3, r3, #10
 8003840:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003846:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003852:	2208      	movs	r2, #8
 8003854:	409a      	lsls	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4013      	ands	r3, r2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d01a      	beq.n	8003894 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0304 	and.w	r3, r3, #4
 8003868:	2b00      	cmp	r3, #0
 800386a:	d013      	beq.n	8003894 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 0204 	bic.w	r2, r2, #4
 800387a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003880:	2208      	movs	r2, #8
 8003882:	409a      	lsls	r2, r3
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800388c:	f043 0201 	orr.w	r2, r3, #1
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003898:	2201      	movs	r2, #1
 800389a:	409a      	lsls	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	4013      	ands	r3, r2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d012      	beq.n	80038ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00b      	beq.n	80038ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b6:	2201      	movs	r2, #1
 80038b8:	409a      	lsls	r2, r3
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c2:	f043 0202 	orr.w	r2, r3, #2
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ce:	2204      	movs	r2, #4
 80038d0:	409a      	lsls	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	4013      	ands	r3, r2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d012      	beq.n	8003900 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00b      	beq.n	8003900 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ec:	2204      	movs	r2, #4
 80038ee:	409a      	lsls	r2, r3
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f8:	f043 0204 	orr.w	r2, r3, #4
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003904:	2210      	movs	r2, #16
 8003906:	409a      	lsls	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4013      	ands	r3, r2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d043      	beq.n	8003998 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	2b00      	cmp	r3, #0
 800391c:	d03c      	beq.n	8003998 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003922:	2210      	movs	r2, #16
 8003924:	409a      	lsls	r2, r3
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d018      	beq.n	800396a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d108      	bne.n	8003958 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394a:	2b00      	cmp	r3, #0
 800394c:	d024      	beq.n	8003998 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	4798      	blx	r3
 8003956:	e01f      	b.n	8003998 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01b      	beq.n	8003998 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	4798      	blx	r3
 8003968:	e016      	b.n	8003998 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003974:	2b00      	cmp	r3, #0
 8003976:	d107      	bne.n	8003988 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f022 0208 	bic.w	r2, r2, #8
 8003986:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398c:	2b00      	cmp	r3, #0
 800398e:	d003      	beq.n	8003998 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399c:	2220      	movs	r2, #32
 800399e:	409a      	lsls	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4013      	ands	r3, r2
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	f000 808f 	beq.w	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0310 	and.w	r3, r3, #16
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 8087 	beq.w	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039be:	2220      	movs	r2, #32
 80039c0:	409a      	lsls	r2, r3
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b05      	cmp	r3, #5
 80039d0:	d136      	bne.n	8003a40 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 0216 	bic.w	r2, r2, #22
 80039e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	695a      	ldr	r2, [r3, #20]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d103      	bne.n	8003a02 <HAL_DMA_IRQHandler+0x1da>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d007      	beq.n	8003a12 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 0208 	bic.w	r2, r2, #8
 8003a10:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a16:	223f      	movs	r2, #63	@ 0x3f
 8003a18:	409a      	lsls	r2, r3
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d07e      	beq.n	8003b34 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	4798      	blx	r3
        }
        return;
 8003a3e:	e079      	b.n	8003b34 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d01d      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d10d      	bne.n	8003a78 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d031      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	4798      	blx	r3
 8003a6c:	e02c      	b.n	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
 8003a6e:	bf00      	nop
 8003a70:	2000000c 	.word	0x2000000c
 8003a74:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d023      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	4798      	blx	r3
 8003a88:	e01e      	b.n	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d10f      	bne.n	8003ab8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0210 	bic.w	r2, r2, #16
 8003aa6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d032      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d022      	beq.n	8003b22 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2205      	movs	r2, #5
 8003ae0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 0201 	bic.w	r2, r2, #1
 8003af2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	3301      	adds	r3, #1
 8003af8:	60bb      	str	r3, [r7, #8]
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d307      	bcc.n	8003b10 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f2      	bne.n	8003af4 <HAL_DMA_IRQHandler+0x2cc>
 8003b0e:	e000      	b.n	8003b12 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b10:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d005      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	4798      	blx	r3
 8003b32:	e000      	b.n	8003b36 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003b34:	bf00      	nop
    }
  }
}
 8003b36:	3718      	adds	r7, #24
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
 8003b48:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b58:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	2b40      	cmp	r3, #64	@ 0x40
 8003b68:	d108      	bne.n	8003b7c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b7a:	e007      	b.n	8003b8c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	60da      	str	r2, [r3, #12]
}
 8003b8c:	bf00      	nop
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	3b10      	subs	r3, #16
 8003ba8:	4a14      	ldr	r2, [pc, #80]	@ (8003bfc <DMA_CalcBaseAndBitshift+0x64>)
 8003baa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bae:	091b      	lsrs	r3, r3, #4
 8003bb0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003bb2:	4a13      	ldr	r2, [pc, #76]	@ (8003c00 <DMA_CalcBaseAndBitshift+0x68>)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	461a      	mov	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d909      	bls.n	8003bda <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003bce:	f023 0303 	bic.w	r3, r3, #3
 8003bd2:	1d1a      	adds	r2, r3, #4
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	659a      	str	r2, [r3, #88]	@ 0x58
 8003bd8:	e007      	b.n	8003bea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003be2:	f023 0303 	bic.w	r3, r3, #3
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3714      	adds	r7, #20
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	aaaaaaab 	.word	0xaaaaaaab
 8003c00:	0800a8c4 	.word	0x0800a8c4

08003c04 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b085      	sub	sp, #20
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c14:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d11f      	bne.n	8003c5e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	2b03      	cmp	r3, #3
 8003c22:	d856      	bhi.n	8003cd2 <DMA_CheckFifoParam+0xce>
 8003c24:	a201      	add	r2, pc, #4	@ (adr r2, 8003c2c <DMA_CheckFifoParam+0x28>)
 8003c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2a:	bf00      	nop
 8003c2c:	08003c3d 	.word	0x08003c3d
 8003c30:	08003c4f 	.word	0x08003c4f
 8003c34:	08003c3d 	.word	0x08003c3d
 8003c38:	08003cd3 	.word	0x08003cd3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d046      	beq.n	8003cd6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c4c:	e043      	b.n	8003cd6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c52:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c56:	d140      	bne.n	8003cda <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c5c:	e03d      	b.n	8003cda <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c66:	d121      	bne.n	8003cac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	2b03      	cmp	r3, #3
 8003c6c:	d837      	bhi.n	8003cde <DMA_CheckFifoParam+0xda>
 8003c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8003c74 <DMA_CheckFifoParam+0x70>)
 8003c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c74:	08003c85 	.word	0x08003c85
 8003c78:	08003c8b 	.word	0x08003c8b
 8003c7c:	08003c85 	.word	0x08003c85
 8003c80:	08003c9d 	.word	0x08003c9d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	73fb      	strb	r3, [r7, #15]
      break;
 8003c88:	e030      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c8e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d025      	beq.n	8003ce2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c9a:	e022      	b.n	8003ce2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ca4:	d11f      	bne.n	8003ce6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003caa:	e01c      	b.n	8003ce6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d903      	bls.n	8003cba <DMA_CheckFifoParam+0xb6>
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2b03      	cmp	r3, #3
 8003cb6:	d003      	beq.n	8003cc0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003cb8:	e018      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	73fb      	strb	r3, [r7, #15]
      break;
 8003cbe:	e015      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00e      	beq.n	8003cea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	73fb      	strb	r3, [r7, #15]
      break;
 8003cd0:	e00b      	b.n	8003cea <DMA_CheckFifoParam+0xe6>
      break;
 8003cd2:	bf00      	nop
 8003cd4:	e00a      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;
 8003cd6:	bf00      	nop
 8003cd8:	e008      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;
 8003cda:	bf00      	nop
 8003cdc:	e006      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;
 8003cde:	bf00      	nop
 8003ce0:	e004      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;
 8003ce2:	bf00      	nop
 8003ce4:	e002      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;   
 8003ce6:	bf00      	nop
 8003ce8:	e000      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;
 8003cea:	bf00      	nop
    }
  } 
  
  return status; 
 8003cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3714      	adds	r7, #20
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop

08003cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b089      	sub	sp, #36	@ 0x24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d06:	2300      	movs	r3, #0
 8003d08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d12:	2300      	movs	r3, #0
 8003d14:	61fb      	str	r3, [r7, #28]
 8003d16:	e159      	b.n	8003fcc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d18:	2201      	movs	r2, #1
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d2c:	693a      	ldr	r2, [r7, #16]
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	f040 8148 	bne.w	8003fc6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f003 0303 	and.w	r3, r3, #3
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d005      	beq.n	8003d4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d130      	bne.n	8003db0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	2203      	movs	r2, #3
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	4013      	ands	r3, r2
 8003d64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	68da      	ldr	r2, [r3, #12]
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	005b      	lsls	r3, r3, #1
 8003d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	69ba      	ldr	r2, [r7, #24]
 8003d7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d84:	2201      	movs	r2, #1
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	43db      	mvns	r3, r3
 8003d8e:	69ba      	ldr	r2, [r7, #24]
 8003d90:	4013      	ands	r3, r2
 8003d92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	091b      	lsrs	r3, r3, #4
 8003d9a:	f003 0201 	and.w	r2, r3, #1
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	fa02 f303 	lsl.w	r3, r2, r3
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f003 0303 	and.w	r3, r3, #3
 8003db8:	2b03      	cmp	r3, #3
 8003dba:	d017      	beq.n	8003dec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	005b      	lsls	r3, r3, #1
 8003dc6:	2203      	movs	r2, #3
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	43db      	mvns	r3, r3
 8003dce:	69ba      	ldr	r2, [r7, #24]
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	005b      	lsls	r3, r3, #1
 8003ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8003de0:	69ba      	ldr	r2, [r7, #24]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69ba      	ldr	r2, [r7, #24]
 8003dea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f003 0303 	and.w	r3, r3, #3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d123      	bne.n	8003e40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	08da      	lsrs	r2, r3, #3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	3208      	adds	r2, #8
 8003e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	f003 0307 	and.w	r3, r3, #7
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	220f      	movs	r2, #15
 8003e10:	fa02 f303 	lsl.w	r3, r2, r3
 8003e14:	43db      	mvns	r3, r3
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	4013      	ands	r3, r2
 8003e1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	691a      	ldr	r2, [r3, #16]
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	08da      	lsrs	r2, r3, #3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	3208      	adds	r2, #8
 8003e3a:	69b9      	ldr	r1, [r7, #24]
 8003e3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	2203      	movs	r2, #3
 8003e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e50:	43db      	mvns	r3, r3
 8003e52:	69ba      	ldr	r2, [r7, #24]
 8003e54:	4013      	ands	r3, r2
 8003e56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f003 0203 	and.w	r2, r3, #3
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	fa02 f303 	lsl.w	r3, r2, r3
 8003e68:	69ba      	ldr	r2, [r7, #24]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f000 80a2 	beq.w	8003fc6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e82:	2300      	movs	r3, #0
 8003e84:	60fb      	str	r3, [r7, #12]
 8003e86:	4b57      	ldr	r3, [pc, #348]	@ (8003fe4 <HAL_GPIO_Init+0x2e8>)
 8003e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e8a:	4a56      	ldr	r2, [pc, #344]	@ (8003fe4 <HAL_GPIO_Init+0x2e8>)
 8003e8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e90:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e92:	4b54      	ldr	r3, [pc, #336]	@ (8003fe4 <HAL_GPIO_Init+0x2e8>)
 8003e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e9a:	60fb      	str	r3, [r7, #12]
 8003e9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e9e:	4a52      	ldr	r2, [pc, #328]	@ (8003fe8 <HAL_GPIO_Init+0x2ec>)
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	089b      	lsrs	r3, r3, #2
 8003ea4:	3302      	adds	r3, #2
 8003ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	f003 0303 	and.w	r3, r3, #3
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	220f      	movs	r2, #15
 8003eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eba:	43db      	mvns	r3, r3
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a49      	ldr	r2, [pc, #292]	@ (8003fec <HAL_GPIO_Init+0x2f0>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d019      	beq.n	8003efe <HAL_GPIO_Init+0x202>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a48      	ldr	r2, [pc, #288]	@ (8003ff0 <HAL_GPIO_Init+0x2f4>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d013      	beq.n	8003efa <HAL_GPIO_Init+0x1fe>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a47      	ldr	r2, [pc, #284]	@ (8003ff4 <HAL_GPIO_Init+0x2f8>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d00d      	beq.n	8003ef6 <HAL_GPIO_Init+0x1fa>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a46      	ldr	r2, [pc, #280]	@ (8003ff8 <HAL_GPIO_Init+0x2fc>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d007      	beq.n	8003ef2 <HAL_GPIO_Init+0x1f6>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a45      	ldr	r2, [pc, #276]	@ (8003ffc <HAL_GPIO_Init+0x300>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d101      	bne.n	8003eee <HAL_GPIO_Init+0x1f2>
 8003eea:	2304      	movs	r3, #4
 8003eec:	e008      	b.n	8003f00 <HAL_GPIO_Init+0x204>
 8003eee:	2307      	movs	r3, #7
 8003ef0:	e006      	b.n	8003f00 <HAL_GPIO_Init+0x204>
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e004      	b.n	8003f00 <HAL_GPIO_Init+0x204>
 8003ef6:	2302      	movs	r3, #2
 8003ef8:	e002      	b.n	8003f00 <HAL_GPIO_Init+0x204>
 8003efa:	2301      	movs	r3, #1
 8003efc:	e000      	b.n	8003f00 <HAL_GPIO_Init+0x204>
 8003efe:	2300      	movs	r3, #0
 8003f00:	69fa      	ldr	r2, [r7, #28]
 8003f02:	f002 0203 	and.w	r2, r2, #3
 8003f06:	0092      	lsls	r2, r2, #2
 8003f08:	4093      	lsls	r3, r2
 8003f0a:	69ba      	ldr	r2, [r7, #24]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f10:	4935      	ldr	r1, [pc, #212]	@ (8003fe8 <HAL_GPIO_Init+0x2ec>)
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	089b      	lsrs	r3, r3, #2
 8003f16:	3302      	adds	r3, #2
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f1e:	4b38      	ldr	r3, [pc, #224]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	43db      	mvns	r3, r3
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d003      	beq.n	8003f42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003f3a:	69ba      	ldr	r2, [r7, #24]
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f42:	4a2f      	ldr	r2, [pc, #188]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f48:	4b2d      	ldr	r3, [pc, #180]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	43db      	mvns	r3, r3
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	4013      	ands	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d003      	beq.n	8003f6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f6c:	4a24      	ldr	r2, [pc, #144]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f72:	4b23      	ldr	r3, [pc, #140]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	43db      	mvns	r3, r3
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	4013      	ands	r3, r2
 8003f80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d003      	beq.n	8003f96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003f8e:	69ba      	ldr	r2, [r7, #24]
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f96:	4a1a      	ldr	r2, [pc, #104]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f9c:	4b18      	ldr	r3, [pc, #96]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	43db      	mvns	r3, r3
 8003fa6:	69ba      	ldr	r2, [r7, #24]
 8003fa8:	4013      	ands	r3, r2
 8003faa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d003      	beq.n	8003fc0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fc0:	4a0f      	ldr	r2, [pc, #60]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	61fb      	str	r3, [r7, #28]
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	2b0f      	cmp	r3, #15
 8003fd0:	f67f aea2 	bls.w	8003d18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003fd4:	bf00      	nop
 8003fd6:	bf00      	nop
 8003fd8:	3724      	adds	r7, #36	@ 0x24
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	40023800 	.word	0x40023800
 8003fe8:	40013800 	.word	0x40013800
 8003fec:	40020000 	.word	0x40020000
 8003ff0:	40020400 	.word	0x40020400
 8003ff4:	40020800 	.word	0x40020800
 8003ff8:	40020c00 	.word	0x40020c00
 8003ffc:	40021000 	.word	0x40021000
 8004000:	40013c00 	.word	0x40013c00

08004004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	460b      	mov	r3, r1
 800400e:	807b      	strh	r3, [r7, #2]
 8004010:	4613      	mov	r3, r2
 8004012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004014:	787b      	ldrb	r3, [r7, #1]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800401a:	887a      	ldrh	r2, [r7, #2]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004020:	e003      	b.n	800402a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004022:	887b      	ldrh	r3, [r7, #2]
 8004024:	041a      	lsls	r2, r3, #16
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	619a      	str	r2, [r3, #24]
}
 800402a:	bf00      	nop
 800402c:	370c      	adds	r7, #12
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
	...

08004038 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b086      	sub	sp, #24
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e267      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	2b00      	cmp	r3, #0
 8004054:	d075      	beq.n	8004142 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004056:	4b88      	ldr	r3, [pc, #544]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f003 030c 	and.w	r3, r3, #12
 800405e:	2b04      	cmp	r3, #4
 8004060:	d00c      	beq.n	800407c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004062:	4b85      	ldr	r3, [pc, #532]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800406a:	2b08      	cmp	r3, #8
 800406c:	d112      	bne.n	8004094 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800406e:	4b82      	ldr	r3, [pc, #520]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004076:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800407a:	d10b      	bne.n	8004094 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800407c:	4b7e      	ldr	r3, [pc, #504]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d05b      	beq.n	8004140 <HAL_RCC_OscConfig+0x108>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d157      	bne.n	8004140 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e242      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800409c:	d106      	bne.n	80040ac <HAL_RCC_OscConfig+0x74>
 800409e:	4b76      	ldr	r3, [pc, #472]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a75      	ldr	r2, [pc, #468]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80040a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040a8:	6013      	str	r3, [r2, #0]
 80040aa:	e01d      	b.n	80040e8 <HAL_RCC_OscConfig+0xb0>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040b4:	d10c      	bne.n	80040d0 <HAL_RCC_OscConfig+0x98>
 80040b6:	4b70      	ldr	r3, [pc, #448]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a6f      	ldr	r2, [pc, #444]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80040bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040c0:	6013      	str	r3, [r2, #0]
 80040c2:	4b6d      	ldr	r3, [pc, #436]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a6c      	ldr	r2, [pc, #432]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80040c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040cc:	6013      	str	r3, [r2, #0]
 80040ce:	e00b      	b.n	80040e8 <HAL_RCC_OscConfig+0xb0>
 80040d0:	4b69      	ldr	r3, [pc, #420]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a68      	ldr	r2, [pc, #416]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80040d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040da:	6013      	str	r3, [r2, #0]
 80040dc:	4b66      	ldr	r3, [pc, #408]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a65      	ldr	r2, [pc, #404]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80040e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d013      	beq.n	8004118 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f0:	f7fe fc32 	bl	8002958 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f6:	e008      	b.n	800410a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040f8:	f7fe fc2e 	bl	8002958 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b64      	cmp	r3, #100	@ 0x64
 8004104:	d901      	bls.n	800410a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e207      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800410a:	4b5b      	ldr	r3, [pc, #364]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d0f0      	beq.n	80040f8 <HAL_RCC_OscConfig+0xc0>
 8004116:	e014      	b.n	8004142 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004118:	f7fe fc1e 	bl	8002958 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004120:	f7fe fc1a 	bl	8002958 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b64      	cmp	r3, #100	@ 0x64
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e1f3      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004132:	4b51      	ldr	r3, [pc, #324]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d1f0      	bne.n	8004120 <HAL_RCC_OscConfig+0xe8>
 800413e:	e000      	b.n	8004142 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004140:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d063      	beq.n	8004216 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800414e:	4b4a      	ldr	r3, [pc, #296]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f003 030c 	and.w	r3, r3, #12
 8004156:	2b00      	cmp	r3, #0
 8004158:	d00b      	beq.n	8004172 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800415a:	4b47      	ldr	r3, [pc, #284]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004162:	2b08      	cmp	r3, #8
 8004164:	d11c      	bne.n	80041a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004166:	4b44      	ldr	r3, [pc, #272]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d116      	bne.n	80041a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004172:	4b41      	ldr	r3, [pc, #260]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d005      	beq.n	800418a <HAL_RCC_OscConfig+0x152>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d001      	beq.n	800418a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e1c7      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800418a:	4b3b      	ldr	r3, [pc, #236]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	00db      	lsls	r3, r3, #3
 8004198:	4937      	ldr	r1, [pc, #220]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 800419a:	4313      	orrs	r3, r2
 800419c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800419e:	e03a      	b.n	8004216 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d020      	beq.n	80041ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041a8:	4b34      	ldr	r3, [pc, #208]	@ (800427c <HAL_RCC_OscConfig+0x244>)
 80041aa:	2201      	movs	r2, #1
 80041ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ae:	f7fe fbd3 	bl	8002958 <HAL_GetTick>
 80041b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b4:	e008      	b.n	80041c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041b6:	f7fe fbcf 	bl	8002958 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e1a8      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041c8:	4b2b      	ldr	r3, [pc, #172]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0302 	and.w	r3, r3, #2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d0f0      	beq.n	80041b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041d4:	4b28      	ldr	r3, [pc, #160]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	4925      	ldr	r1, [pc, #148]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	600b      	str	r3, [r1, #0]
 80041e8:	e015      	b.n	8004216 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041ea:	4b24      	ldr	r3, [pc, #144]	@ (800427c <HAL_RCC_OscConfig+0x244>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f0:	f7fe fbb2 	bl	8002958 <HAL_GetTick>
 80041f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041f6:	e008      	b.n	800420a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041f8:	f7fe fbae 	bl	8002958 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b02      	cmp	r3, #2
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e187      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800420a:	4b1b      	ldr	r3, [pc, #108]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1f0      	bne.n	80041f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0308 	and.w	r3, r3, #8
 800421e:	2b00      	cmp	r3, #0
 8004220:	d036      	beq.n	8004290 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d016      	beq.n	8004258 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800422a:	4b15      	ldr	r3, [pc, #84]	@ (8004280 <HAL_RCC_OscConfig+0x248>)
 800422c:	2201      	movs	r2, #1
 800422e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004230:	f7fe fb92 	bl	8002958 <HAL_GetTick>
 8004234:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004236:	e008      	b.n	800424a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004238:	f7fe fb8e 	bl	8002958 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	2b02      	cmp	r3, #2
 8004244:	d901      	bls.n	800424a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e167      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800424a:	4b0b      	ldr	r3, [pc, #44]	@ (8004278 <HAL_RCC_OscConfig+0x240>)
 800424c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b00      	cmp	r3, #0
 8004254:	d0f0      	beq.n	8004238 <HAL_RCC_OscConfig+0x200>
 8004256:	e01b      	b.n	8004290 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004258:	4b09      	ldr	r3, [pc, #36]	@ (8004280 <HAL_RCC_OscConfig+0x248>)
 800425a:	2200      	movs	r2, #0
 800425c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800425e:	f7fe fb7b 	bl	8002958 <HAL_GetTick>
 8004262:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004264:	e00e      	b.n	8004284 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004266:	f7fe fb77 	bl	8002958 <HAL_GetTick>
 800426a:	4602      	mov	r2, r0
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	2b02      	cmp	r3, #2
 8004272:	d907      	bls.n	8004284 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e150      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
 8004278:	40023800 	.word	0x40023800
 800427c:	42470000 	.word	0x42470000
 8004280:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004284:	4b88      	ldr	r3, [pc, #544]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 8004286:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004288:	f003 0302 	and.w	r3, r3, #2
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1ea      	bne.n	8004266 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0304 	and.w	r3, r3, #4
 8004298:	2b00      	cmp	r3, #0
 800429a:	f000 8097 	beq.w	80043cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800429e:	2300      	movs	r3, #0
 80042a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042a2:	4b81      	ldr	r3, [pc, #516]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 80042a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d10f      	bne.n	80042ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042ae:	2300      	movs	r3, #0
 80042b0:	60bb      	str	r3, [r7, #8]
 80042b2:	4b7d      	ldr	r3, [pc, #500]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 80042b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b6:	4a7c      	ldr	r2, [pc, #496]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 80042b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80042be:	4b7a      	ldr	r3, [pc, #488]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 80042c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042c6:	60bb      	str	r3, [r7, #8]
 80042c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042ca:	2301      	movs	r3, #1
 80042cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ce:	4b77      	ldr	r3, [pc, #476]	@ (80044ac <HAL_RCC_OscConfig+0x474>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d118      	bne.n	800430c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042da:	4b74      	ldr	r3, [pc, #464]	@ (80044ac <HAL_RCC_OscConfig+0x474>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a73      	ldr	r2, [pc, #460]	@ (80044ac <HAL_RCC_OscConfig+0x474>)
 80042e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042e6:	f7fe fb37 	bl	8002958 <HAL_GetTick>
 80042ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ec:	e008      	b.n	8004300 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042ee:	f7fe fb33 	bl	8002958 <HAL_GetTick>
 80042f2:	4602      	mov	r2, r0
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	1ad3      	subs	r3, r2, r3
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d901      	bls.n	8004300 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e10c      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004300:	4b6a      	ldr	r3, [pc, #424]	@ (80044ac <HAL_RCC_OscConfig+0x474>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004308:	2b00      	cmp	r3, #0
 800430a:	d0f0      	beq.n	80042ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d106      	bne.n	8004322 <HAL_RCC_OscConfig+0x2ea>
 8004314:	4b64      	ldr	r3, [pc, #400]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 8004316:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004318:	4a63      	ldr	r2, [pc, #396]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 800431a:	f043 0301 	orr.w	r3, r3, #1
 800431e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004320:	e01c      	b.n	800435c <HAL_RCC_OscConfig+0x324>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	2b05      	cmp	r3, #5
 8004328:	d10c      	bne.n	8004344 <HAL_RCC_OscConfig+0x30c>
 800432a:	4b5f      	ldr	r3, [pc, #380]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 800432c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800432e:	4a5e      	ldr	r2, [pc, #376]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 8004330:	f043 0304 	orr.w	r3, r3, #4
 8004334:	6713      	str	r3, [r2, #112]	@ 0x70
 8004336:	4b5c      	ldr	r3, [pc, #368]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 8004338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800433a:	4a5b      	ldr	r2, [pc, #364]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 800433c:	f043 0301 	orr.w	r3, r3, #1
 8004340:	6713      	str	r3, [r2, #112]	@ 0x70
 8004342:	e00b      	b.n	800435c <HAL_RCC_OscConfig+0x324>
 8004344:	4b58      	ldr	r3, [pc, #352]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 8004346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004348:	4a57      	ldr	r2, [pc, #348]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 800434a:	f023 0301 	bic.w	r3, r3, #1
 800434e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004350:	4b55      	ldr	r3, [pc, #340]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 8004352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004354:	4a54      	ldr	r2, [pc, #336]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 8004356:	f023 0304 	bic.w	r3, r3, #4
 800435a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d015      	beq.n	8004390 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004364:	f7fe faf8 	bl	8002958 <HAL_GetTick>
 8004368:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800436a:	e00a      	b.n	8004382 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800436c:	f7fe faf4 	bl	8002958 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800437a:	4293      	cmp	r3, r2
 800437c:	d901      	bls.n	8004382 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e0cb      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004382:	4b49      	ldr	r3, [pc, #292]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 8004384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004386:	f003 0302 	and.w	r3, r3, #2
 800438a:	2b00      	cmp	r3, #0
 800438c:	d0ee      	beq.n	800436c <HAL_RCC_OscConfig+0x334>
 800438e:	e014      	b.n	80043ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004390:	f7fe fae2 	bl	8002958 <HAL_GetTick>
 8004394:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004396:	e00a      	b.n	80043ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004398:	f7fe fade 	bl	8002958 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e0b5      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043ae:	4b3e      	ldr	r3, [pc, #248]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 80043b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1ee      	bne.n	8004398 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043ba:	7dfb      	ldrb	r3, [r7, #23]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d105      	bne.n	80043cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043c0:	4b39      	ldr	r3, [pc, #228]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 80043c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c4:	4a38      	ldr	r2, [pc, #224]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 80043c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	699b      	ldr	r3, [r3, #24]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 80a1 	beq.w	8004518 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043d6:	4b34      	ldr	r3, [pc, #208]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f003 030c 	and.w	r3, r3, #12
 80043de:	2b08      	cmp	r3, #8
 80043e0:	d05c      	beq.n	800449c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	699b      	ldr	r3, [r3, #24]
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d141      	bne.n	800446e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ea:	4b31      	ldr	r3, [pc, #196]	@ (80044b0 <HAL_RCC_OscConfig+0x478>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f0:	f7fe fab2 	bl	8002958 <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f8:	f7fe faae 	bl	8002958 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e087      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800440a:	4b27      	ldr	r3, [pc, #156]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1f0      	bne.n	80043f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	69da      	ldr	r2, [r3, #28]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a1b      	ldr	r3, [r3, #32]
 800441e:	431a      	orrs	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004424:	019b      	lsls	r3, r3, #6
 8004426:	431a      	orrs	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800442c:	085b      	lsrs	r3, r3, #1
 800442e:	3b01      	subs	r3, #1
 8004430:	041b      	lsls	r3, r3, #16
 8004432:	431a      	orrs	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004438:	061b      	lsls	r3, r3, #24
 800443a:	491b      	ldr	r1, [pc, #108]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 800443c:	4313      	orrs	r3, r2
 800443e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004440:	4b1b      	ldr	r3, [pc, #108]	@ (80044b0 <HAL_RCC_OscConfig+0x478>)
 8004442:	2201      	movs	r2, #1
 8004444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004446:	f7fe fa87 	bl	8002958 <HAL_GetTick>
 800444a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800444c:	e008      	b.n	8004460 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800444e:	f7fe fa83 	bl	8002958 <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	2b02      	cmp	r3, #2
 800445a:	d901      	bls.n	8004460 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e05c      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004460:	4b11      	ldr	r3, [pc, #68]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d0f0      	beq.n	800444e <HAL_RCC_OscConfig+0x416>
 800446c:	e054      	b.n	8004518 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800446e:	4b10      	ldr	r3, [pc, #64]	@ (80044b0 <HAL_RCC_OscConfig+0x478>)
 8004470:	2200      	movs	r2, #0
 8004472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004474:	f7fe fa70 	bl	8002958 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800447c:	f7fe fa6c 	bl	8002958 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e045      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800448e:	4b06      	ldr	r3, [pc, #24]	@ (80044a8 <HAL_RCC_OscConfig+0x470>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d1f0      	bne.n	800447c <HAL_RCC_OscConfig+0x444>
 800449a:	e03d      	b.n	8004518 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d107      	bne.n	80044b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e038      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
 80044a8:	40023800 	.word	0x40023800
 80044ac:	40007000 	.word	0x40007000
 80044b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004524 <HAL_RCC_OscConfig+0x4ec>)
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d028      	beq.n	8004514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d121      	bne.n	8004514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044da:	429a      	cmp	r2, r3
 80044dc:	d11a      	bne.n	8004514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044e4:	4013      	ands	r3, r2
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d111      	bne.n	8004514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fa:	085b      	lsrs	r3, r3, #1
 80044fc:	3b01      	subs	r3, #1
 80044fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004500:	429a      	cmp	r2, r3
 8004502:	d107      	bne.n	8004514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004510:	429a      	cmp	r2, r3
 8004512:	d001      	beq.n	8004518 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e000      	b.n	800451a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3718      	adds	r7, #24
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	bf00      	nop
 8004524:	40023800 	.word	0x40023800

08004528 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d101      	bne.n	800453c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e0cc      	b.n	80046d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800453c:	4b68      	ldr	r3, [pc, #416]	@ (80046e0 <HAL_RCC_ClockConfig+0x1b8>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0307 	and.w	r3, r3, #7
 8004544:	683a      	ldr	r2, [r7, #0]
 8004546:	429a      	cmp	r2, r3
 8004548:	d90c      	bls.n	8004564 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800454a:	4b65      	ldr	r3, [pc, #404]	@ (80046e0 <HAL_RCC_ClockConfig+0x1b8>)
 800454c:	683a      	ldr	r2, [r7, #0]
 800454e:	b2d2      	uxtb	r2, r2
 8004550:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004552:	4b63      	ldr	r3, [pc, #396]	@ (80046e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0307 	and.w	r3, r3, #7
 800455a:	683a      	ldr	r2, [r7, #0]
 800455c:	429a      	cmp	r2, r3
 800455e:	d001      	beq.n	8004564 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e0b8      	b.n	80046d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0302 	and.w	r3, r3, #2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d020      	beq.n	80045b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0304 	and.w	r3, r3, #4
 8004578:	2b00      	cmp	r3, #0
 800457a:	d005      	beq.n	8004588 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800457c:	4b59      	ldr	r3, [pc, #356]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	4a58      	ldr	r2, [pc, #352]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004586:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0308 	and.w	r3, r3, #8
 8004590:	2b00      	cmp	r3, #0
 8004592:	d005      	beq.n	80045a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004594:	4b53      	ldr	r3, [pc, #332]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	4a52      	ldr	r2, [pc, #328]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 800459a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800459e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045a0:	4b50      	ldr	r3, [pc, #320]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	494d      	ldr	r1, [pc, #308]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d044      	beq.n	8004648 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d107      	bne.n	80045d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045c6:	4b47      	ldr	r3, [pc, #284]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d119      	bne.n	8004606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e07f      	b.n	80046d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d003      	beq.n	80045e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045e2:	2b03      	cmp	r3, #3
 80045e4:	d107      	bne.n	80045f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045e6:	4b3f      	ldr	r3, [pc, #252]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d109      	bne.n	8004606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e06f      	b.n	80046d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045f6:	4b3b      	ldr	r3, [pc, #236]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0302 	and.w	r3, r3, #2
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e067      	b.n	80046d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004606:	4b37      	ldr	r3, [pc, #220]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f023 0203 	bic.w	r2, r3, #3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	4934      	ldr	r1, [pc, #208]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004614:	4313      	orrs	r3, r2
 8004616:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004618:	f7fe f99e 	bl	8002958 <HAL_GetTick>
 800461c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800461e:	e00a      	b.n	8004636 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004620:	f7fe f99a 	bl	8002958 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800462e:	4293      	cmp	r3, r2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e04f      	b.n	80046d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004636:	4b2b      	ldr	r3, [pc, #172]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f003 020c 	and.w	r2, r3, #12
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	429a      	cmp	r2, r3
 8004646:	d1eb      	bne.n	8004620 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004648:	4b25      	ldr	r3, [pc, #148]	@ (80046e0 <HAL_RCC_ClockConfig+0x1b8>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0307 	and.w	r3, r3, #7
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	429a      	cmp	r2, r3
 8004654:	d20c      	bcs.n	8004670 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004656:	4b22      	ldr	r3, [pc, #136]	@ (80046e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004658:	683a      	ldr	r2, [r7, #0]
 800465a:	b2d2      	uxtb	r2, r2
 800465c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800465e:	4b20      	ldr	r3, [pc, #128]	@ (80046e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0307 	and.w	r3, r3, #7
 8004666:	683a      	ldr	r2, [r7, #0]
 8004668:	429a      	cmp	r2, r3
 800466a:	d001      	beq.n	8004670 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e032      	b.n	80046d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0304 	and.w	r3, r3, #4
 8004678:	2b00      	cmp	r3, #0
 800467a:	d008      	beq.n	800468e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800467c:	4b19      	ldr	r3, [pc, #100]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	4916      	ldr	r1, [pc, #88]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 800468a:	4313      	orrs	r3, r2
 800468c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0308 	and.w	r3, r3, #8
 8004696:	2b00      	cmp	r3, #0
 8004698:	d009      	beq.n	80046ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800469a:	4b12      	ldr	r3, [pc, #72]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	490e      	ldr	r1, [pc, #56]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80046ae:	f000 f821 	bl	80046f4 <HAL_RCC_GetSysClockFreq>
 80046b2:	4602      	mov	r2, r0
 80046b4:	4b0b      	ldr	r3, [pc, #44]	@ (80046e4 <HAL_RCC_ClockConfig+0x1bc>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	091b      	lsrs	r3, r3, #4
 80046ba:	f003 030f 	and.w	r3, r3, #15
 80046be:	490a      	ldr	r1, [pc, #40]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 80046c0:	5ccb      	ldrb	r3, [r1, r3]
 80046c2:	fa22 f303 	lsr.w	r3, r2, r3
 80046c6:	4a09      	ldr	r2, [pc, #36]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80046c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80046ca:	4b09      	ldr	r3, [pc, #36]	@ (80046f0 <HAL_RCC_ClockConfig+0x1c8>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7fe f8fe 	bl	80028d0 <HAL_InitTick>

  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	40023c00 	.word	0x40023c00
 80046e4:	40023800 	.word	0x40023800
 80046e8:	0800a8ac 	.word	0x0800a8ac
 80046ec:	2000000c 	.word	0x2000000c
 80046f0:	20000010 	.word	0x20000010

080046f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046f8:	b090      	sub	sp, #64	@ 0x40
 80046fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80046fc:	2300      	movs	r3, #0
 80046fe:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004700:	2300      	movs	r3, #0
 8004702:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004704:	2300      	movs	r3, #0
 8004706:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004708:	2300      	movs	r3, #0
 800470a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800470c:	4b59      	ldr	r3, [pc, #356]	@ (8004874 <HAL_RCC_GetSysClockFreq+0x180>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	f003 030c 	and.w	r3, r3, #12
 8004714:	2b08      	cmp	r3, #8
 8004716:	d00d      	beq.n	8004734 <HAL_RCC_GetSysClockFreq+0x40>
 8004718:	2b08      	cmp	r3, #8
 800471a:	f200 80a1 	bhi.w	8004860 <HAL_RCC_GetSysClockFreq+0x16c>
 800471e:	2b00      	cmp	r3, #0
 8004720:	d002      	beq.n	8004728 <HAL_RCC_GetSysClockFreq+0x34>
 8004722:	2b04      	cmp	r3, #4
 8004724:	d003      	beq.n	800472e <HAL_RCC_GetSysClockFreq+0x3a>
 8004726:	e09b      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004728:	4b53      	ldr	r3, [pc, #332]	@ (8004878 <HAL_RCC_GetSysClockFreq+0x184>)
 800472a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800472c:	e09b      	b.n	8004866 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800472e:	4b53      	ldr	r3, [pc, #332]	@ (800487c <HAL_RCC_GetSysClockFreq+0x188>)
 8004730:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004732:	e098      	b.n	8004866 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004734:	4b4f      	ldr	r3, [pc, #316]	@ (8004874 <HAL_RCC_GetSysClockFreq+0x180>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800473c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800473e:	4b4d      	ldr	r3, [pc, #308]	@ (8004874 <HAL_RCC_GetSysClockFreq+0x180>)
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d028      	beq.n	800479c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800474a:	4b4a      	ldr	r3, [pc, #296]	@ (8004874 <HAL_RCC_GetSysClockFreq+0x180>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	099b      	lsrs	r3, r3, #6
 8004750:	2200      	movs	r2, #0
 8004752:	623b      	str	r3, [r7, #32]
 8004754:	627a      	str	r2, [r7, #36]	@ 0x24
 8004756:	6a3b      	ldr	r3, [r7, #32]
 8004758:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800475c:	2100      	movs	r1, #0
 800475e:	4b47      	ldr	r3, [pc, #284]	@ (800487c <HAL_RCC_GetSysClockFreq+0x188>)
 8004760:	fb03 f201 	mul.w	r2, r3, r1
 8004764:	2300      	movs	r3, #0
 8004766:	fb00 f303 	mul.w	r3, r0, r3
 800476a:	4413      	add	r3, r2
 800476c:	4a43      	ldr	r2, [pc, #268]	@ (800487c <HAL_RCC_GetSysClockFreq+0x188>)
 800476e:	fba0 1202 	umull	r1, r2, r0, r2
 8004772:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004774:	460a      	mov	r2, r1
 8004776:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004778:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800477a:	4413      	add	r3, r2
 800477c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800477e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004780:	2200      	movs	r2, #0
 8004782:	61bb      	str	r3, [r7, #24]
 8004784:	61fa      	str	r2, [r7, #28]
 8004786:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800478a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800478e:	f7fc fa83 	bl	8000c98 <__aeabi_uldivmod>
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	4613      	mov	r3, r2
 8004798:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800479a:	e053      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800479c:	4b35      	ldr	r3, [pc, #212]	@ (8004874 <HAL_RCC_GetSysClockFreq+0x180>)
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	099b      	lsrs	r3, r3, #6
 80047a2:	2200      	movs	r2, #0
 80047a4:	613b      	str	r3, [r7, #16]
 80047a6:	617a      	str	r2, [r7, #20]
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80047ae:	f04f 0b00 	mov.w	fp, #0
 80047b2:	4652      	mov	r2, sl
 80047b4:	465b      	mov	r3, fp
 80047b6:	f04f 0000 	mov.w	r0, #0
 80047ba:	f04f 0100 	mov.w	r1, #0
 80047be:	0159      	lsls	r1, r3, #5
 80047c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047c4:	0150      	lsls	r0, r2, #5
 80047c6:	4602      	mov	r2, r0
 80047c8:	460b      	mov	r3, r1
 80047ca:	ebb2 080a 	subs.w	r8, r2, sl
 80047ce:	eb63 090b 	sbc.w	r9, r3, fp
 80047d2:	f04f 0200 	mov.w	r2, #0
 80047d6:	f04f 0300 	mov.w	r3, #0
 80047da:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80047de:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80047e2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80047e6:	ebb2 0408 	subs.w	r4, r2, r8
 80047ea:	eb63 0509 	sbc.w	r5, r3, r9
 80047ee:	f04f 0200 	mov.w	r2, #0
 80047f2:	f04f 0300 	mov.w	r3, #0
 80047f6:	00eb      	lsls	r3, r5, #3
 80047f8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047fc:	00e2      	lsls	r2, r4, #3
 80047fe:	4614      	mov	r4, r2
 8004800:	461d      	mov	r5, r3
 8004802:	eb14 030a 	adds.w	r3, r4, sl
 8004806:	603b      	str	r3, [r7, #0]
 8004808:	eb45 030b 	adc.w	r3, r5, fp
 800480c:	607b      	str	r3, [r7, #4]
 800480e:	f04f 0200 	mov.w	r2, #0
 8004812:	f04f 0300 	mov.w	r3, #0
 8004816:	e9d7 4500 	ldrd	r4, r5, [r7]
 800481a:	4629      	mov	r1, r5
 800481c:	028b      	lsls	r3, r1, #10
 800481e:	4621      	mov	r1, r4
 8004820:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004824:	4621      	mov	r1, r4
 8004826:	028a      	lsls	r2, r1, #10
 8004828:	4610      	mov	r0, r2
 800482a:	4619      	mov	r1, r3
 800482c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800482e:	2200      	movs	r2, #0
 8004830:	60bb      	str	r3, [r7, #8]
 8004832:	60fa      	str	r2, [r7, #12]
 8004834:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004838:	f7fc fa2e 	bl	8000c98 <__aeabi_uldivmod>
 800483c:	4602      	mov	r2, r0
 800483e:	460b      	mov	r3, r1
 8004840:	4613      	mov	r3, r2
 8004842:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004844:	4b0b      	ldr	r3, [pc, #44]	@ (8004874 <HAL_RCC_GetSysClockFreq+0x180>)
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	0c1b      	lsrs	r3, r3, #16
 800484a:	f003 0303 	and.w	r3, r3, #3
 800484e:	3301      	adds	r3, #1
 8004850:	005b      	lsls	r3, r3, #1
 8004852:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004854:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004858:	fbb2 f3f3 	udiv	r3, r2, r3
 800485c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800485e:	e002      	b.n	8004866 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004860:	4b05      	ldr	r3, [pc, #20]	@ (8004878 <HAL_RCC_GetSysClockFreq+0x184>)
 8004862:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004864:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004868:	4618      	mov	r0, r3
 800486a:	3740      	adds	r7, #64	@ 0x40
 800486c:	46bd      	mov	sp, r7
 800486e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004872:	bf00      	nop
 8004874:	40023800 	.word	0x40023800
 8004878:	00f42400 	.word	0x00f42400
 800487c:	017d7840 	.word	0x017d7840

08004880 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004880:	b480      	push	{r7}
 8004882:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004884:	4b03      	ldr	r3, [pc, #12]	@ (8004894 <HAL_RCC_GetHCLKFreq+0x14>)
 8004886:	681b      	ldr	r3, [r3, #0]
}
 8004888:	4618      	mov	r0, r3
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	2000000c 	.word	0x2000000c

08004898 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800489c:	f7ff fff0 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 80048a0:	4602      	mov	r2, r0
 80048a2:	4b05      	ldr	r3, [pc, #20]	@ (80048b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	0a9b      	lsrs	r3, r3, #10
 80048a8:	f003 0307 	and.w	r3, r3, #7
 80048ac:	4903      	ldr	r1, [pc, #12]	@ (80048bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80048ae:	5ccb      	ldrb	r3, [r1, r3]
 80048b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	40023800 	.word	0x40023800
 80048bc:	0800a8bc 	.word	0x0800a8bc

080048c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048c4:	f7ff ffdc 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 80048c8:	4602      	mov	r2, r0
 80048ca:	4b05      	ldr	r3, [pc, #20]	@ (80048e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	0b5b      	lsrs	r3, r3, #13
 80048d0:	f003 0307 	and.w	r3, r3, #7
 80048d4:	4903      	ldr	r1, [pc, #12]	@ (80048e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048d6:	5ccb      	ldrb	r3, [r1, r3]
 80048d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048dc:	4618      	mov	r0, r3
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	40023800 	.word	0x40023800
 80048e4:	0800a8bc 	.word	0x0800a8bc

080048e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e041      	b.n	800497e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004900:	b2db      	uxtb	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d106      	bne.n	8004914 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f7fd fd28 	bl	8002364 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2202      	movs	r2, #2
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	3304      	adds	r3, #4
 8004924:	4619      	mov	r1, r3
 8004926:	4610      	mov	r0, r2
 8004928:	f000 fc3c 	bl	80051a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3708      	adds	r7, #8
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
	...

08004988 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b01      	cmp	r3, #1
 800499a:	d001      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e044      	b.n	8004a2a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2202      	movs	r2, #2
 80049a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f042 0201 	orr.w	r2, r2, #1
 80049b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a1e      	ldr	r2, [pc, #120]	@ (8004a38 <HAL_TIM_Base_Start_IT+0xb0>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d018      	beq.n	80049f4 <HAL_TIM_Base_Start_IT+0x6c>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049ca:	d013      	beq.n	80049f4 <HAL_TIM_Base_Start_IT+0x6c>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a1a      	ldr	r2, [pc, #104]	@ (8004a3c <HAL_TIM_Base_Start_IT+0xb4>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d00e      	beq.n	80049f4 <HAL_TIM_Base_Start_IT+0x6c>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a19      	ldr	r2, [pc, #100]	@ (8004a40 <HAL_TIM_Base_Start_IT+0xb8>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d009      	beq.n	80049f4 <HAL_TIM_Base_Start_IT+0x6c>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a17      	ldr	r2, [pc, #92]	@ (8004a44 <HAL_TIM_Base_Start_IT+0xbc>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d004      	beq.n	80049f4 <HAL_TIM_Base_Start_IT+0x6c>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a16      	ldr	r2, [pc, #88]	@ (8004a48 <HAL_TIM_Base_Start_IT+0xc0>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d111      	bne.n	8004a18 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f003 0307 	and.w	r3, r3, #7
 80049fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2b06      	cmp	r3, #6
 8004a04:	d010      	beq.n	8004a28 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f042 0201 	orr.w	r2, r2, #1
 8004a14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a16:	e007      	b.n	8004a28 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f042 0201 	orr.w	r2, r2, #1
 8004a26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3714      	adds	r7, #20
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	40010000 	.word	0x40010000
 8004a3c:	40000400 	.word	0x40000400
 8004a40:	40000800 	.word	0x40000800
 8004a44:	40000c00 	.word	0x40000c00
 8004a48:	40014000 	.word	0x40014000

08004a4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d101      	bne.n	8004a5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e041      	b.n	8004ae2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d106      	bne.n	8004a78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 f839 	bl	8004aea <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	3304      	adds	r3, #4
 8004a88:	4619      	mov	r1, r3
 8004a8a:	4610      	mov	r0, r2
 8004a8c:	f000 fb8a 	bl	80051a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3708      	adds	r7, #8
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004aea:	b480      	push	{r7}
 8004aec:	b083      	sub	sp, #12
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004af2:	bf00      	nop
 8004af4:	370c      	adds	r7, #12
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
	...

08004b00 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d109      	bne.n	8004b24 <HAL_TIM_PWM_Start+0x24>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	bf14      	ite	ne
 8004b1c:	2301      	movne	r3, #1
 8004b1e:	2300      	moveq	r3, #0
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	e022      	b.n	8004b6a <HAL_TIM_PWM_Start+0x6a>
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	2b04      	cmp	r3, #4
 8004b28:	d109      	bne.n	8004b3e <HAL_TIM_PWM_Start+0x3e>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	bf14      	ite	ne
 8004b36:	2301      	movne	r3, #1
 8004b38:	2300      	moveq	r3, #0
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	e015      	b.n	8004b6a <HAL_TIM_PWM_Start+0x6a>
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	2b08      	cmp	r3, #8
 8004b42:	d109      	bne.n	8004b58 <HAL_TIM_PWM_Start+0x58>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	bf14      	ite	ne
 8004b50:	2301      	movne	r3, #1
 8004b52:	2300      	moveq	r3, #0
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	e008      	b.n	8004b6a <HAL_TIM_PWM_Start+0x6a>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	bf14      	ite	ne
 8004b64:	2301      	movne	r3, #1
 8004b66:	2300      	moveq	r3, #0
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d001      	beq.n	8004b72 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e068      	b.n	8004c44 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d104      	bne.n	8004b82 <HAL_TIM_PWM_Start+0x82>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b80:	e013      	b.n	8004baa <HAL_TIM_PWM_Start+0xaa>
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b04      	cmp	r3, #4
 8004b86:	d104      	bne.n	8004b92 <HAL_TIM_PWM_Start+0x92>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2202      	movs	r2, #2
 8004b8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b90:	e00b      	b.n	8004baa <HAL_TIM_PWM_Start+0xaa>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d104      	bne.n	8004ba2 <HAL_TIM_PWM_Start+0xa2>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ba0:	e003      	b.n	8004baa <HAL_TIM_PWM_Start+0xaa>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	6839      	ldr	r1, [r7, #0]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f000 fda2 	bl	80056fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a23      	ldr	r2, [pc, #140]	@ (8004c4c <HAL_TIM_PWM_Start+0x14c>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d107      	bne.n	8004bd2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bd0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a1d      	ldr	r2, [pc, #116]	@ (8004c4c <HAL_TIM_PWM_Start+0x14c>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d018      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x10e>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004be4:	d013      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x10e>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a19      	ldr	r2, [pc, #100]	@ (8004c50 <HAL_TIM_PWM_Start+0x150>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d00e      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x10e>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a17      	ldr	r2, [pc, #92]	@ (8004c54 <HAL_TIM_PWM_Start+0x154>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d009      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x10e>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a16      	ldr	r2, [pc, #88]	@ (8004c58 <HAL_TIM_PWM_Start+0x158>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d004      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x10e>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a14      	ldr	r2, [pc, #80]	@ (8004c5c <HAL_TIM_PWM_Start+0x15c>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d111      	bne.n	8004c32 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f003 0307 	and.w	r3, r3, #7
 8004c18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2b06      	cmp	r3, #6
 8004c1e:	d010      	beq.n	8004c42 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f042 0201 	orr.w	r2, r2, #1
 8004c2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c30:	e007      	b.n	8004c42 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f042 0201 	orr.w	r2, r2, #1
 8004c40:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	40010000 	.word	0x40010000
 8004c50:	40000400 	.word	0x40000400
 8004c54:	40000800 	.word	0x40000800
 8004c58:	40000c00 	.word	0x40000c00
 8004c5c:	40014000 	.word	0x40014000

08004c60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	691b      	ldr	r3, [r3, #16]
 8004c76:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	f003 0302 	and.w	r3, r3, #2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d020      	beq.n	8004cc4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f003 0302 	and.w	r3, r3, #2
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d01b      	beq.n	8004cc4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f06f 0202 	mvn.w	r2, #2
 8004c94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d003      	beq.n	8004cb2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 fa5b 	bl	8005166 <HAL_TIM_IC_CaptureCallback>
 8004cb0:	e005      	b.n	8004cbe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 fa4d 	bl	8005152 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f000 fa5e 	bl	800517a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	f003 0304 	and.w	r3, r3, #4
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d020      	beq.n	8004d10 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f003 0304 	and.w	r3, r3, #4
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d01b      	beq.n	8004d10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f06f 0204 	mvn.w	r2, #4
 8004ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d003      	beq.n	8004cfe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 fa35 	bl	8005166 <HAL_TIM_IC_CaptureCallback>
 8004cfc:	e005      	b.n	8004d0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 fa27 	bl	8005152 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 fa38 	bl	800517a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	f003 0308 	and.w	r3, r3, #8
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d020      	beq.n	8004d5c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f003 0308 	and.w	r3, r3, #8
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d01b      	beq.n	8004d5c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f06f 0208 	mvn.w	r2, #8
 8004d2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2204      	movs	r2, #4
 8004d32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	69db      	ldr	r3, [r3, #28]
 8004d3a:	f003 0303 	and.w	r3, r3, #3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d003      	beq.n	8004d4a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 fa0f 	bl	8005166 <HAL_TIM_IC_CaptureCallback>
 8004d48:	e005      	b.n	8004d56 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f000 fa01 	bl	8005152 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 fa12 	bl	800517a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f003 0310 	and.w	r3, r3, #16
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d020      	beq.n	8004da8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f003 0310 	and.w	r3, r3, #16
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d01b      	beq.n	8004da8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f06f 0210 	mvn.w	r2, #16
 8004d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2208      	movs	r2, #8
 8004d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	69db      	ldr	r3, [r3, #28]
 8004d86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d003      	beq.n	8004d96 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 f9e9 	bl	8005166 <HAL_TIM_IC_CaptureCallback>
 8004d94:	e005      	b.n	8004da2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f000 f9db 	bl	8005152 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f000 f9ec 	bl	800517a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00c      	beq.n	8004dcc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f003 0301 	and.w	r3, r3, #1
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d007      	beq.n	8004dcc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f06f 0201 	mvn.w	r2, #1
 8004dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f7fc fdfe 	bl	80019c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00c      	beq.n	8004df0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d007      	beq.n	8004df0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 fd76 	bl	80058dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00c      	beq.n	8004e14 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d007      	beq.n	8004e14 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 f9bd 	bl	800518e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	f003 0320 	and.w	r3, r3, #32
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00c      	beq.n	8004e38 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f003 0320 	and.w	r3, r3, #32
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d007      	beq.n	8004e38 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f06f 0220 	mvn.w	r2, #32
 8004e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 fd48 	bl	80058c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e38:	bf00      	nop
 8004e3a:	3710      	adds	r7, #16
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d101      	bne.n	8004e5e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	e0ae      	b.n	8004fbc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2201      	movs	r2, #1
 8004e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2b0c      	cmp	r3, #12
 8004e6a:	f200 809f 	bhi.w	8004fac <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004e6e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e74 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e74:	08004ea9 	.word	0x08004ea9
 8004e78:	08004fad 	.word	0x08004fad
 8004e7c:	08004fad 	.word	0x08004fad
 8004e80:	08004fad 	.word	0x08004fad
 8004e84:	08004ee9 	.word	0x08004ee9
 8004e88:	08004fad 	.word	0x08004fad
 8004e8c:	08004fad 	.word	0x08004fad
 8004e90:	08004fad 	.word	0x08004fad
 8004e94:	08004f2b 	.word	0x08004f2b
 8004e98:	08004fad 	.word	0x08004fad
 8004e9c:	08004fad 	.word	0x08004fad
 8004ea0:	08004fad 	.word	0x08004fad
 8004ea4:	08004f6b 	.word	0x08004f6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68b9      	ldr	r1, [r7, #8]
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f000 f9fe 	bl	80052b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	699a      	ldr	r2, [r3, #24]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f042 0208 	orr.w	r2, r2, #8
 8004ec2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	699a      	ldr	r2, [r3, #24]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f022 0204 	bic.w	r2, r2, #4
 8004ed2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	6999      	ldr	r1, [r3, #24]
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	691a      	ldr	r2, [r3, #16]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	619a      	str	r2, [r3, #24]
      break;
 8004ee6:	e064      	b.n	8004fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68b9      	ldr	r1, [r7, #8]
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f000 fa44 	bl	800537c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	699a      	ldr	r2, [r3, #24]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	699a      	ldr	r2, [r3, #24]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6999      	ldr	r1, [r3, #24]
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	021a      	lsls	r2, r3, #8
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	430a      	orrs	r2, r1
 8004f26:	619a      	str	r2, [r3, #24]
      break;
 8004f28:	e043      	b.n	8004fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68b9      	ldr	r1, [r7, #8]
 8004f30:	4618      	mov	r0, r3
 8004f32:	f000 fa8f 	bl	8005454 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	69da      	ldr	r2, [r3, #28]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f042 0208 	orr.w	r2, r2, #8
 8004f44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	69da      	ldr	r2, [r3, #28]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f022 0204 	bic.w	r2, r2, #4
 8004f54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	69d9      	ldr	r1, [r3, #28]
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	691a      	ldr	r2, [r3, #16]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	430a      	orrs	r2, r1
 8004f66:	61da      	str	r2, [r3, #28]
      break;
 8004f68:	e023      	b.n	8004fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68b9      	ldr	r1, [r7, #8]
 8004f70:	4618      	mov	r0, r3
 8004f72:	f000 fad9 	bl	8005528 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	69da      	ldr	r2, [r3, #28]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	69da      	ldr	r2, [r3, #28]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	69d9      	ldr	r1, [r3, #28]
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	691b      	ldr	r3, [r3, #16]
 8004fa0:	021a      	lsls	r2, r3, #8
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	61da      	str	r2, [r3, #28]
      break;
 8004faa:	e002      	b.n	8004fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	75fb      	strb	r3, [r7, #23]
      break;
 8004fb0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3718      	adds	r7, #24
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}

08004fc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d101      	bne.n	8004fe0 <HAL_TIM_ConfigClockSource+0x1c>
 8004fdc:	2302      	movs	r3, #2
 8004fde:	e0b4      	b.n	800514a <HAL_TIM_ConfigClockSource+0x186>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2202      	movs	r2, #2
 8004fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004ffe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005006:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68ba      	ldr	r2, [r7, #8]
 800500e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005018:	d03e      	beq.n	8005098 <HAL_TIM_ConfigClockSource+0xd4>
 800501a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800501e:	f200 8087 	bhi.w	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005022:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005026:	f000 8086 	beq.w	8005136 <HAL_TIM_ConfigClockSource+0x172>
 800502a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800502e:	d87f      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005030:	2b70      	cmp	r3, #112	@ 0x70
 8005032:	d01a      	beq.n	800506a <HAL_TIM_ConfigClockSource+0xa6>
 8005034:	2b70      	cmp	r3, #112	@ 0x70
 8005036:	d87b      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005038:	2b60      	cmp	r3, #96	@ 0x60
 800503a:	d050      	beq.n	80050de <HAL_TIM_ConfigClockSource+0x11a>
 800503c:	2b60      	cmp	r3, #96	@ 0x60
 800503e:	d877      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005040:	2b50      	cmp	r3, #80	@ 0x50
 8005042:	d03c      	beq.n	80050be <HAL_TIM_ConfigClockSource+0xfa>
 8005044:	2b50      	cmp	r3, #80	@ 0x50
 8005046:	d873      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005048:	2b40      	cmp	r3, #64	@ 0x40
 800504a:	d058      	beq.n	80050fe <HAL_TIM_ConfigClockSource+0x13a>
 800504c:	2b40      	cmp	r3, #64	@ 0x40
 800504e:	d86f      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005050:	2b30      	cmp	r3, #48	@ 0x30
 8005052:	d064      	beq.n	800511e <HAL_TIM_ConfigClockSource+0x15a>
 8005054:	2b30      	cmp	r3, #48	@ 0x30
 8005056:	d86b      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005058:	2b20      	cmp	r3, #32
 800505a:	d060      	beq.n	800511e <HAL_TIM_ConfigClockSource+0x15a>
 800505c:	2b20      	cmp	r3, #32
 800505e:	d867      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005060:	2b00      	cmp	r3, #0
 8005062:	d05c      	beq.n	800511e <HAL_TIM_ConfigClockSource+0x15a>
 8005064:	2b10      	cmp	r3, #16
 8005066:	d05a      	beq.n	800511e <HAL_TIM_ConfigClockSource+0x15a>
 8005068:	e062      	b.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800507a:	f000 fb1f 	bl	80056bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800508c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	609a      	str	r2, [r3, #8]
      break;
 8005096:	e04f      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050a8:	f000 fb08 	bl	80056bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	689a      	ldr	r2, [r3, #8]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050ba:	609a      	str	r2, [r3, #8]
      break;
 80050bc:	e03c      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050ca:	461a      	mov	r2, r3
 80050cc:	f000 fa7c 	bl	80055c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2150      	movs	r1, #80	@ 0x50
 80050d6:	4618      	mov	r0, r3
 80050d8:	f000 fad5 	bl	8005686 <TIM_ITRx_SetConfig>
      break;
 80050dc:	e02c      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80050ea:	461a      	mov	r2, r3
 80050ec:	f000 fa9b 	bl	8005626 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2160      	movs	r1, #96	@ 0x60
 80050f6:	4618      	mov	r0, r3
 80050f8:	f000 fac5 	bl	8005686 <TIM_ITRx_SetConfig>
      break;
 80050fc:	e01c      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800510a:	461a      	mov	r2, r3
 800510c:	f000 fa5c 	bl	80055c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2140      	movs	r1, #64	@ 0x40
 8005116:	4618      	mov	r0, r3
 8005118:	f000 fab5 	bl	8005686 <TIM_ITRx_SetConfig>
      break;
 800511c:	e00c      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4619      	mov	r1, r3
 8005128:	4610      	mov	r0, r2
 800512a:	f000 faac 	bl	8005686 <TIM_ITRx_SetConfig>
      break;
 800512e:	e003      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	73fb      	strb	r3, [r7, #15]
      break;
 8005134:	e000      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005136:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005148:	7bfb      	ldrb	r3, [r7, #15]
}
 800514a:	4618      	mov	r0, r3
 800514c:	3710      	adds	r7, #16
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}

08005152 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005152:	b480      	push	{r7}
 8005154:	b083      	sub	sp, #12
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800515a:	bf00      	nop
 800515c:	370c      	adds	r7, #12
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr

08005166 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005166:	b480      	push	{r7}
 8005168:	b083      	sub	sp, #12
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr

0800517a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800517a:	b480      	push	{r7}
 800517c:	b083      	sub	sp, #12
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr

0800518e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800518e:	b480      	push	{r7}
 8005190:	b083      	sub	sp, #12
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005196:	bf00      	nop
 8005198:	370c      	adds	r7, #12
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr
	...

080051a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b085      	sub	sp, #20
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a37      	ldr	r2, [pc, #220]	@ (8005294 <TIM_Base_SetConfig+0xf0>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d00f      	beq.n	80051dc <TIM_Base_SetConfig+0x38>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051c2:	d00b      	beq.n	80051dc <TIM_Base_SetConfig+0x38>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a34      	ldr	r2, [pc, #208]	@ (8005298 <TIM_Base_SetConfig+0xf4>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d007      	beq.n	80051dc <TIM_Base_SetConfig+0x38>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a33      	ldr	r2, [pc, #204]	@ (800529c <TIM_Base_SetConfig+0xf8>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d003      	beq.n	80051dc <TIM_Base_SetConfig+0x38>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a32      	ldr	r2, [pc, #200]	@ (80052a0 <TIM_Base_SetConfig+0xfc>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d108      	bne.n	80051ee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	68fa      	ldr	r2, [r7, #12]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a28      	ldr	r2, [pc, #160]	@ (8005294 <TIM_Base_SetConfig+0xf0>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d01b      	beq.n	800522e <TIM_Base_SetConfig+0x8a>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051fc:	d017      	beq.n	800522e <TIM_Base_SetConfig+0x8a>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a25      	ldr	r2, [pc, #148]	@ (8005298 <TIM_Base_SetConfig+0xf4>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d013      	beq.n	800522e <TIM_Base_SetConfig+0x8a>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a24      	ldr	r2, [pc, #144]	@ (800529c <TIM_Base_SetConfig+0xf8>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d00f      	beq.n	800522e <TIM_Base_SetConfig+0x8a>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a23      	ldr	r2, [pc, #140]	@ (80052a0 <TIM_Base_SetConfig+0xfc>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d00b      	beq.n	800522e <TIM_Base_SetConfig+0x8a>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a22      	ldr	r2, [pc, #136]	@ (80052a4 <TIM_Base_SetConfig+0x100>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d007      	beq.n	800522e <TIM_Base_SetConfig+0x8a>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a21      	ldr	r2, [pc, #132]	@ (80052a8 <TIM_Base_SetConfig+0x104>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d003      	beq.n	800522e <TIM_Base_SetConfig+0x8a>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a20      	ldr	r2, [pc, #128]	@ (80052ac <TIM_Base_SetConfig+0x108>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d108      	bne.n	8005240 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005234:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	4313      	orrs	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	695b      	ldr	r3, [r3, #20]
 800524a:	4313      	orrs	r3, r2
 800524c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	689a      	ldr	r2, [r3, #8]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a0c      	ldr	r2, [pc, #48]	@ (8005294 <TIM_Base_SetConfig+0xf0>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d103      	bne.n	800526e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	691a      	ldr	r2, [r3, #16]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f043 0204 	orr.w	r2, r3, #4
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	601a      	str	r2, [r3, #0]
}
 8005286:	bf00      	nop
 8005288:	3714      	adds	r7, #20
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	40010000 	.word	0x40010000
 8005298:	40000400 	.word	0x40000400
 800529c:	40000800 	.word	0x40000800
 80052a0:	40000c00 	.word	0x40000c00
 80052a4:	40014000 	.word	0x40014000
 80052a8:	40014400 	.word	0x40014400
 80052ac:	40014800 	.word	0x40014800

080052b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b087      	sub	sp, #28
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6a1b      	ldr	r3, [r3, #32]
 80052c4:	f023 0201 	bic.w	r2, r3, #1
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	699b      	ldr	r3, [r3, #24]
 80052d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f023 0303 	bic.w	r3, r3, #3
 80052e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f023 0302 	bic.w	r3, r3, #2
 80052f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	4313      	orrs	r3, r2
 8005302:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a1c      	ldr	r2, [pc, #112]	@ (8005378 <TIM_OC1_SetConfig+0xc8>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d10c      	bne.n	8005326 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	f023 0308 	bic.w	r3, r3, #8
 8005312:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	4313      	orrs	r3, r2
 800531c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f023 0304 	bic.w	r3, r3, #4
 8005324:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a13      	ldr	r2, [pc, #76]	@ (8005378 <TIM_OC1_SetConfig+0xc8>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d111      	bne.n	8005352 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005334:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800533c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	695b      	ldr	r3, [r3, #20]
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	4313      	orrs	r3, r2
 8005346:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	693a      	ldr	r2, [r7, #16]
 800534e:	4313      	orrs	r3, r2
 8005350:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	693a      	ldr	r2, [r7, #16]
 8005356:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	685a      	ldr	r2, [r3, #4]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	697a      	ldr	r2, [r7, #20]
 800536a:	621a      	str	r2, [r3, #32]
}
 800536c:	bf00      	nop
 800536e:	371c      	adds	r7, #28
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr
 8005378:	40010000 	.word	0x40010000

0800537c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800537c:	b480      	push	{r7}
 800537e:	b087      	sub	sp, #28
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a1b      	ldr	r3, [r3, #32]
 8005390:	f023 0210 	bic.w	r2, r3, #16
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	021b      	lsls	r3, r3, #8
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	4313      	orrs	r3, r2
 80053be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f023 0320 	bic.w	r3, r3, #32
 80053c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	011b      	lsls	r3, r3, #4
 80053ce:	697a      	ldr	r2, [r7, #20]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005450 <TIM_OC2_SetConfig+0xd4>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d10d      	bne.n	80053f8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	011b      	lsls	r3, r3, #4
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a15      	ldr	r2, [pc, #84]	@ (8005450 <TIM_OC2_SetConfig+0xd4>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d113      	bne.n	8005428 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005406:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800540e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	4313      	orrs	r3, r2
 800541a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	693a      	ldr	r2, [r7, #16]
 8005424:	4313      	orrs	r3, r2
 8005426:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	693a      	ldr	r2, [r7, #16]
 800542c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	685a      	ldr	r2, [r3, #4]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	621a      	str	r2, [r3, #32]
}
 8005442:	bf00      	nop
 8005444:	371c      	adds	r7, #28
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	40010000 	.word	0x40010000

08005454 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005454:	b480      	push	{r7}
 8005456:	b087      	sub	sp, #28
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a1b      	ldr	r3, [r3, #32]
 8005468:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	69db      	ldr	r3, [r3, #28]
 800547a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005482:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f023 0303 	bic.w	r3, r3, #3
 800548a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	4313      	orrs	r3, r2
 8005494:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800549c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	021b      	lsls	r3, r3, #8
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a1d      	ldr	r2, [pc, #116]	@ (8005524 <TIM_OC3_SetConfig+0xd0>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d10d      	bne.n	80054ce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	021b      	lsls	r3, r3, #8
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a14      	ldr	r2, [pc, #80]	@ (8005524 <TIM_OC3_SetConfig+0xd0>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d113      	bne.n	80054fe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80054dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80054e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	011b      	lsls	r3, r3, #4
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	699b      	ldr	r3, [r3, #24]
 80054f6:	011b      	lsls	r3, r3, #4
 80054f8:	693a      	ldr	r2, [r7, #16]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	68fa      	ldr	r2, [r7, #12]
 8005508:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685a      	ldr	r2, [r3, #4]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	697a      	ldr	r2, [r7, #20]
 8005516:	621a      	str	r2, [r3, #32]
}
 8005518:	bf00      	nop
 800551a:	371c      	adds	r7, #28
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr
 8005524:	40010000 	.word	0x40010000

08005528 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005528:	b480      	push	{r7}
 800552a:	b087      	sub	sp, #28
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a1b      	ldr	r3, [r3, #32]
 8005536:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a1b      	ldr	r3, [r3, #32]
 800553c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	69db      	ldr	r3, [r3, #28]
 800554e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800555e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	021b      	lsls	r3, r3, #8
 8005566:	68fa      	ldr	r2, [r7, #12]
 8005568:	4313      	orrs	r3, r2
 800556a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005572:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	031b      	lsls	r3, r3, #12
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	4313      	orrs	r3, r2
 800557e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	4a10      	ldr	r2, [pc, #64]	@ (80055c4 <TIM_OC4_SetConfig+0x9c>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d109      	bne.n	800559c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800558e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	019b      	lsls	r3, r3, #6
 8005596:	697a      	ldr	r2, [r7, #20]
 8005598:	4313      	orrs	r3, r2
 800559a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	621a      	str	r2, [r3, #32]
}
 80055b6:	bf00      	nop
 80055b8:	371c      	adds	r7, #28
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	40010000 	.word	0x40010000

080055c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b087      	sub	sp, #28
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6a1b      	ldr	r3, [r3, #32]
 80055d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6a1b      	ldr	r3, [r3, #32]
 80055de:	f023 0201 	bic.w	r2, r3, #1
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	699b      	ldr	r3, [r3, #24]
 80055ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	011b      	lsls	r3, r3, #4
 80055f8:	693a      	ldr	r2, [r7, #16]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	f023 030a 	bic.w	r3, r3, #10
 8005604:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005606:	697a      	ldr	r2, [r7, #20]
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	4313      	orrs	r3, r2
 800560c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	693a      	ldr	r2, [r7, #16]
 8005612:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	697a      	ldr	r2, [r7, #20]
 8005618:	621a      	str	r2, [r3, #32]
}
 800561a:	bf00      	nop
 800561c:	371c      	adds	r7, #28
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005626:	b480      	push	{r7}
 8005628:	b087      	sub	sp, #28
 800562a:	af00      	add	r7, sp, #0
 800562c:	60f8      	str	r0, [r7, #12]
 800562e:	60b9      	str	r1, [r7, #8]
 8005630:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6a1b      	ldr	r3, [r3, #32]
 800563c:	f023 0210 	bic.w	r2, r3, #16
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	699b      	ldr	r3, [r3, #24]
 8005648:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005650:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	031b      	lsls	r3, r3, #12
 8005656:	693a      	ldr	r2, [r7, #16]
 8005658:	4313      	orrs	r3, r2
 800565a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005662:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	011b      	lsls	r3, r3, #4
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	4313      	orrs	r3, r2
 800566c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	621a      	str	r2, [r3, #32]
}
 800567a:	bf00      	nop
 800567c:	371c      	adds	r7, #28
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr

08005686 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005686:	b480      	push	{r7}
 8005688:	b085      	sub	sp, #20
 800568a:	af00      	add	r7, sp, #0
 800568c:	6078      	str	r0, [r7, #4]
 800568e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800569c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800569e:	683a      	ldr	r2, [r7, #0]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	f043 0307 	orr.w	r3, r3, #7
 80056a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	609a      	str	r2, [r3, #8]
}
 80056b0:	bf00      	nop
 80056b2:	3714      	adds	r7, #20
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr

080056bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056bc:	b480      	push	{r7}
 80056be:	b087      	sub	sp, #28
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
 80056c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	021a      	lsls	r2, r3, #8
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	431a      	orrs	r2, r3
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	609a      	str	r2, [r3, #8]
}
 80056f0:	bf00      	nop
 80056f2:	371c      	adds	r7, #28
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr

080056fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b087      	sub	sp, #28
 8005700:	af00      	add	r7, sp, #0
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	f003 031f 	and.w	r3, r3, #31
 800570e:	2201      	movs	r2, #1
 8005710:	fa02 f303 	lsl.w	r3, r2, r3
 8005714:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6a1a      	ldr	r2, [r3, #32]
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	43db      	mvns	r3, r3
 800571e:	401a      	ands	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6a1a      	ldr	r2, [r3, #32]
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	f003 031f 	and.w	r3, r3, #31
 800572e:	6879      	ldr	r1, [r7, #4]
 8005730:	fa01 f303 	lsl.w	r3, r1, r3
 8005734:	431a      	orrs	r2, r3
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	621a      	str	r2, [r3, #32]
}
 800573a:	bf00      	nop
 800573c:	371c      	adds	r7, #28
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
	...

08005748 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005758:	2b01      	cmp	r3, #1
 800575a:	d101      	bne.n	8005760 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800575c:	2302      	movs	r3, #2
 800575e:	e050      	b.n	8005802 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2202      	movs	r2, #2
 800576c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005786:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68fa      	ldr	r2, [r7, #12]
 800578e:	4313      	orrs	r3, r2
 8005790:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a1c      	ldr	r2, [pc, #112]	@ (8005810 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d018      	beq.n	80057d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057ac:	d013      	beq.n	80057d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a18      	ldr	r2, [pc, #96]	@ (8005814 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d00e      	beq.n	80057d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a16      	ldr	r2, [pc, #88]	@ (8005818 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d009      	beq.n	80057d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a15      	ldr	r2, [pc, #84]	@ (800581c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d004      	beq.n	80057d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a13      	ldr	r2, [pc, #76]	@ (8005820 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d10c      	bne.n	80057f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68ba      	ldr	r2, [r7, #8]
 80057ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3714      	adds	r7, #20
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	40010000 	.word	0x40010000
 8005814:	40000400 	.word	0x40000400
 8005818:	40000800 	.word	0x40000800
 800581c:	40000c00 	.word	0x40000c00
 8005820:	40014000 	.word	0x40014000

08005824 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800582e:	2300      	movs	r3, #0
 8005830:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005838:	2b01      	cmp	r3, #1
 800583a:	d101      	bne.n	8005840 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800583c:	2302      	movs	r3, #2
 800583e:	e03d      	b.n	80058bc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	4313      	orrs	r3, r2
 8005854:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	4313      	orrs	r3, r2
 8005862:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	4313      	orrs	r3, r2
 8005870:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4313      	orrs	r3, r2
 800587e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	4313      	orrs	r3, r2
 800588c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	4313      	orrs	r3, r2
 800589a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	69db      	ldr	r3, [r3, #28]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3714      	adds	r7, #20
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058d0:	bf00      	nop
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b082      	sub	sp, #8
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d101      	bne.n	8005902 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e042      	b.n	8005988 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	d106      	bne.n	800591c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f7fc fdf6 	bl	8002508 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2224      	movs	r2, #36	@ 0x24
 8005920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68da      	ldr	r2, [r3, #12]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005932:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 f973 	bl	8005c20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	691a      	ldr	r2, [r3, #16]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005948:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	695a      	ldr	r2, [r3, #20]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005958:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68da      	ldr	r2, [r3, #12]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005968:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2220      	movs	r2, #32
 8005974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2220      	movs	r2, #32
 800597c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005986:	2300      	movs	r3, #0
}
 8005988:	4618      	mov	r0, r3
 800598a:	3708      	adds	r7, #8
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b08a      	sub	sp, #40	@ 0x28
 8005994:	af02      	add	r7, sp, #8
 8005996:	60f8      	str	r0, [r7, #12]
 8005998:	60b9      	str	r1, [r7, #8]
 800599a:	603b      	str	r3, [r7, #0]
 800599c:	4613      	mov	r3, r2
 800599e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059a0:	2300      	movs	r3, #0
 80059a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	2b20      	cmp	r3, #32
 80059ae:	d175      	bne.n	8005a9c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d002      	beq.n	80059bc <HAL_UART_Transmit+0x2c>
 80059b6:	88fb      	ldrh	r3, [r7, #6]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d101      	bne.n	80059c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	e06e      	b.n	8005a9e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2221      	movs	r2, #33	@ 0x21
 80059ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059ce:	f7fc ffc3 	bl	8002958 <HAL_GetTick>
 80059d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	88fa      	ldrh	r2, [r7, #6]
 80059d8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	88fa      	ldrh	r2, [r7, #6]
 80059de:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059e8:	d108      	bne.n	80059fc <HAL_UART_Transmit+0x6c>
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d104      	bne.n	80059fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80059f2:	2300      	movs	r3, #0
 80059f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	61bb      	str	r3, [r7, #24]
 80059fa:	e003      	b.n	8005a04 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a00:	2300      	movs	r3, #0
 8005a02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005a04:	e02e      	b.n	8005a64 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	9300      	str	r3, [sp, #0]
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	2180      	movs	r1, #128	@ 0x80
 8005a10:	68f8      	ldr	r0, [r7, #12]
 8005a12:	f000 f848 	bl	8005aa6 <UART_WaitOnFlagUntilTimeout>
 8005a16:	4603      	mov	r3, r0
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d005      	beq.n	8005a28 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2220      	movs	r2, #32
 8005a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e03a      	b.n	8005a9e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10b      	bne.n	8005a46 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a2e:	69bb      	ldr	r3, [r7, #24]
 8005a30:	881b      	ldrh	r3, [r3, #0]
 8005a32:	461a      	mov	r2, r3
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a3c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	3302      	adds	r3, #2
 8005a42:	61bb      	str	r3, [r7, #24]
 8005a44:	e007      	b.n	8005a56 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	781a      	ldrb	r2, [r3, #0]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	3301      	adds	r3, #1
 8005a54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1cb      	bne.n	8005a06 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	9300      	str	r3, [sp, #0]
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	2200      	movs	r2, #0
 8005a76:	2140      	movs	r1, #64	@ 0x40
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f000 f814 	bl	8005aa6 <UART_WaitOnFlagUntilTimeout>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d005      	beq.n	8005a90 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2220      	movs	r2, #32
 8005a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	e006      	b.n	8005a9e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2220      	movs	r2, #32
 8005a94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	e000      	b.n	8005a9e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005a9c:	2302      	movs	r3, #2
  }
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3720      	adds	r7, #32
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}

08005aa6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b086      	sub	sp, #24
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	60f8      	str	r0, [r7, #12]
 8005aae:	60b9      	str	r1, [r7, #8]
 8005ab0:	603b      	str	r3, [r7, #0]
 8005ab2:	4613      	mov	r3, r2
 8005ab4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ab6:	e03b      	b.n	8005b30 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ab8:	6a3b      	ldr	r3, [r7, #32]
 8005aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005abe:	d037      	beq.n	8005b30 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ac0:	f7fc ff4a 	bl	8002958 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	6a3a      	ldr	r2, [r7, #32]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d302      	bcc.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ad0:	6a3b      	ldr	r3, [r7, #32]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d101      	bne.n	8005ada <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e03a      	b.n	8005b50 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f003 0304 	and.w	r3, r3, #4
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d023      	beq.n	8005b30 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	2b80      	cmp	r3, #128	@ 0x80
 8005aec:	d020      	beq.n	8005b30 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	2b40      	cmp	r3, #64	@ 0x40
 8005af2:	d01d      	beq.n	8005b30 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0308 	and.w	r3, r3, #8
 8005afe:	2b08      	cmp	r3, #8
 8005b00:	d116      	bne.n	8005b30 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b02:	2300      	movs	r3, #0
 8005b04:	617b      	str	r3, [r7, #20]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	617b      	str	r3, [r7, #20]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	617b      	str	r3, [r7, #20]
 8005b16:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b18:	68f8      	ldr	r0, [r7, #12]
 8005b1a:	f000 f81d 	bl	8005b58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2208      	movs	r2, #8
 8005b22:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e00f      	b.n	8005b50 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	4013      	ands	r3, r2
 8005b3a:	68ba      	ldr	r2, [r7, #8]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	bf0c      	ite	eq
 8005b40:	2301      	moveq	r3, #1
 8005b42:	2300      	movne	r3, #0
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	461a      	mov	r2, r3
 8005b48:	79fb      	ldrb	r3, [r7, #7]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d0b4      	beq.n	8005ab8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3718      	adds	r7, #24
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b095      	sub	sp, #84	@ 0x54
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	330c      	adds	r3, #12
 8005b66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b6a:	e853 3f00 	ldrex	r3, [r3]
 8005b6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	330c      	adds	r3, #12
 8005b7e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b80:	643a      	str	r2, [r7, #64]	@ 0x40
 8005b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b88:	e841 2300 	strex	r3, r2, [r1]
 8005b8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1e5      	bne.n	8005b60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	3314      	adds	r3, #20
 8005b9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9c:	6a3b      	ldr	r3, [r7, #32]
 8005b9e:	e853 3f00 	ldrex	r3, [r3]
 8005ba2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	f023 0301 	bic.w	r3, r3, #1
 8005baa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	3314      	adds	r3, #20
 8005bb2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bbc:	e841 2300 	strex	r3, r2, [r1]
 8005bc0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d1e5      	bne.n	8005b94 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d119      	bne.n	8005c04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	330c      	adds	r3, #12
 8005bd6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	e853 3f00 	ldrex	r3, [r3]
 8005bde:	60bb      	str	r3, [r7, #8]
   return(result);
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	f023 0310 	bic.w	r3, r3, #16
 8005be6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	330c      	adds	r3, #12
 8005bee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bf0:	61ba      	str	r2, [r7, #24]
 8005bf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf4:	6979      	ldr	r1, [r7, #20]
 8005bf6:	69ba      	ldr	r2, [r7, #24]
 8005bf8:	e841 2300 	strex	r3, r2, [r1]
 8005bfc:	613b      	str	r3, [r7, #16]
   return(result);
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d1e5      	bne.n	8005bd0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2220      	movs	r2, #32
 8005c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005c12:	bf00      	nop
 8005c14:	3754      	adds	r7, #84	@ 0x54
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
	...

08005c20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c24:	b0c0      	sub	sp, #256	@ 0x100
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c3c:	68d9      	ldr	r1, [r3, #12]
 8005c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	ea40 0301 	orr.w	r3, r0, r1
 8005c48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c4e:	689a      	ldr	r2, [r3, #8]
 8005c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c54:	691b      	ldr	r3, [r3, #16]
 8005c56:	431a      	orrs	r2, r3
 8005c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	431a      	orrs	r2, r3
 8005c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c64:	69db      	ldr	r3, [r3, #28]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005c78:	f021 010c 	bic.w	r1, r1, #12
 8005c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005c86:	430b      	orrs	r3, r1
 8005c88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005c96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c9a:	6999      	ldr	r1, [r3, #24]
 8005c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	ea40 0301 	orr.w	r3, r0, r1
 8005ca6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	4b8f      	ldr	r3, [pc, #572]	@ (8005eec <UART_SetConfig+0x2cc>)
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d005      	beq.n	8005cc0 <UART_SetConfig+0xa0>
 8005cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	4b8d      	ldr	r3, [pc, #564]	@ (8005ef0 <UART_SetConfig+0x2d0>)
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d104      	bne.n	8005cca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005cc0:	f7fe fdfe 	bl	80048c0 <HAL_RCC_GetPCLK2Freq>
 8005cc4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005cc8:	e003      	b.n	8005cd2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005cca:	f7fe fde5 	bl	8004898 <HAL_RCC_GetPCLK1Freq>
 8005cce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cd6:	69db      	ldr	r3, [r3, #28]
 8005cd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cdc:	f040 810c 	bne.w	8005ef8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ce0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005cea:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005cee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005cf2:	4622      	mov	r2, r4
 8005cf4:	462b      	mov	r3, r5
 8005cf6:	1891      	adds	r1, r2, r2
 8005cf8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005cfa:	415b      	adcs	r3, r3
 8005cfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005cfe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005d02:	4621      	mov	r1, r4
 8005d04:	eb12 0801 	adds.w	r8, r2, r1
 8005d08:	4629      	mov	r1, r5
 8005d0a:	eb43 0901 	adc.w	r9, r3, r1
 8005d0e:	f04f 0200 	mov.w	r2, #0
 8005d12:	f04f 0300 	mov.w	r3, #0
 8005d16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d22:	4690      	mov	r8, r2
 8005d24:	4699      	mov	r9, r3
 8005d26:	4623      	mov	r3, r4
 8005d28:	eb18 0303 	adds.w	r3, r8, r3
 8005d2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005d30:	462b      	mov	r3, r5
 8005d32:	eb49 0303 	adc.w	r3, r9, r3
 8005d36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005d46:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005d4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005d4e:	460b      	mov	r3, r1
 8005d50:	18db      	adds	r3, r3, r3
 8005d52:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d54:	4613      	mov	r3, r2
 8005d56:	eb42 0303 	adc.w	r3, r2, r3
 8005d5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005d60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005d64:	f7fa ff98 	bl	8000c98 <__aeabi_uldivmod>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	4b61      	ldr	r3, [pc, #388]	@ (8005ef4 <UART_SetConfig+0x2d4>)
 8005d6e:	fba3 2302 	umull	r2, r3, r3, r2
 8005d72:	095b      	lsrs	r3, r3, #5
 8005d74:	011c      	lsls	r4, r3, #4
 8005d76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d80:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005d84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005d88:	4642      	mov	r2, r8
 8005d8a:	464b      	mov	r3, r9
 8005d8c:	1891      	adds	r1, r2, r2
 8005d8e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005d90:	415b      	adcs	r3, r3
 8005d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005d98:	4641      	mov	r1, r8
 8005d9a:	eb12 0a01 	adds.w	sl, r2, r1
 8005d9e:	4649      	mov	r1, r9
 8005da0:	eb43 0b01 	adc.w	fp, r3, r1
 8005da4:	f04f 0200 	mov.w	r2, #0
 8005da8:	f04f 0300 	mov.w	r3, #0
 8005dac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005db0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005db4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005db8:	4692      	mov	sl, r2
 8005dba:	469b      	mov	fp, r3
 8005dbc:	4643      	mov	r3, r8
 8005dbe:	eb1a 0303 	adds.w	r3, sl, r3
 8005dc2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005dc6:	464b      	mov	r3, r9
 8005dc8:	eb4b 0303 	adc.w	r3, fp, r3
 8005dcc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ddc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005de0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005de4:	460b      	mov	r3, r1
 8005de6:	18db      	adds	r3, r3, r3
 8005de8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005dea:	4613      	mov	r3, r2
 8005dec:	eb42 0303 	adc.w	r3, r2, r3
 8005df0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005df2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005df6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005dfa:	f7fa ff4d 	bl	8000c98 <__aeabi_uldivmod>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	460b      	mov	r3, r1
 8005e02:	4611      	mov	r1, r2
 8005e04:	4b3b      	ldr	r3, [pc, #236]	@ (8005ef4 <UART_SetConfig+0x2d4>)
 8005e06:	fba3 2301 	umull	r2, r3, r3, r1
 8005e0a:	095b      	lsrs	r3, r3, #5
 8005e0c:	2264      	movs	r2, #100	@ 0x64
 8005e0e:	fb02 f303 	mul.w	r3, r2, r3
 8005e12:	1acb      	subs	r3, r1, r3
 8005e14:	00db      	lsls	r3, r3, #3
 8005e16:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005e1a:	4b36      	ldr	r3, [pc, #216]	@ (8005ef4 <UART_SetConfig+0x2d4>)
 8005e1c:	fba3 2302 	umull	r2, r3, r3, r2
 8005e20:	095b      	lsrs	r3, r3, #5
 8005e22:	005b      	lsls	r3, r3, #1
 8005e24:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005e28:	441c      	add	r4, r3
 8005e2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e34:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005e38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005e3c:	4642      	mov	r2, r8
 8005e3e:	464b      	mov	r3, r9
 8005e40:	1891      	adds	r1, r2, r2
 8005e42:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005e44:	415b      	adcs	r3, r3
 8005e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005e4c:	4641      	mov	r1, r8
 8005e4e:	1851      	adds	r1, r2, r1
 8005e50:	6339      	str	r1, [r7, #48]	@ 0x30
 8005e52:	4649      	mov	r1, r9
 8005e54:	414b      	adcs	r3, r1
 8005e56:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e58:	f04f 0200 	mov.w	r2, #0
 8005e5c:	f04f 0300 	mov.w	r3, #0
 8005e60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005e64:	4659      	mov	r1, fp
 8005e66:	00cb      	lsls	r3, r1, #3
 8005e68:	4651      	mov	r1, sl
 8005e6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e6e:	4651      	mov	r1, sl
 8005e70:	00ca      	lsls	r2, r1, #3
 8005e72:	4610      	mov	r0, r2
 8005e74:	4619      	mov	r1, r3
 8005e76:	4603      	mov	r3, r0
 8005e78:	4642      	mov	r2, r8
 8005e7a:	189b      	adds	r3, r3, r2
 8005e7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e80:	464b      	mov	r3, r9
 8005e82:	460a      	mov	r2, r1
 8005e84:	eb42 0303 	adc.w	r3, r2, r3
 8005e88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e98:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005e9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	18db      	adds	r3, r3, r3
 8005ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	eb42 0303 	adc.w	r3, r2, r3
 8005eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005eae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005eb2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005eb6:	f7fa feef 	bl	8000c98 <__aeabi_uldivmod>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef4 <UART_SetConfig+0x2d4>)
 8005ec0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ec4:	095b      	lsrs	r3, r3, #5
 8005ec6:	2164      	movs	r1, #100	@ 0x64
 8005ec8:	fb01 f303 	mul.w	r3, r1, r3
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	00db      	lsls	r3, r3, #3
 8005ed0:	3332      	adds	r3, #50	@ 0x32
 8005ed2:	4a08      	ldr	r2, [pc, #32]	@ (8005ef4 <UART_SetConfig+0x2d4>)
 8005ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed8:	095b      	lsrs	r3, r3, #5
 8005eda:	f003 0207 	and.w	r2, r3, #7
 8005ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4422      	add	r2, r4
 8005ee6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ee8:	e106      	b.n	80060f8 <UART_SetConfig+0x4d8>
 8005eea:	bf00      	nop
 8005eec:	40011000 	.word	0x40011000
 8005ef0:	40011400 	.word	0x40011400
 8005ef4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ef8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005efc:	2200      	movs	r2, #0
 8005efe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005f02:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005f06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005f0a:	4642      	mov	r2, r8
 8005f0c:	464b      	mov	r3, r9
 8005f0e:	1891      	adds	r1, r2, r2
 8005f10:	6239      	str	r1, [r7, #32]
 8005f12:	415b      	adcs	r3, r3
 8005f14:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f1a:	4641      	mov	r1, r8
 8005f1c:	1854      	adds	r4, r2, r1
 8005f1e:	4649      	mov	r1, r9
 8005f20:	eb43 0501 	adc.w	r5, r3, r1
 8005f24:	f04f 0200 	mov.w	r2, #0
 8005f28:	f04f 0300 	mov.w	r3, #0
 8005f2c:	00eb      	lsls	r3, r5, #3
 8005f2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f32:	00e2      	lsls	r2, r4, #3
 8005f34:	4614      	mov	r4, r2
 8005f36:	461d      	mov	r5, r3
 8005f38:	4643      	mov	r3, r8
 8005f3a:	18e3      	adds	r3, r4, r3
 8005f3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f40:	464b      	mov	r3, r9
 8005f42:	eb45 0303 	adc.w	r3, r5, r3
 8005f46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005f56:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005f5a:	f04f 0200 	mov.w	r2, #0
 8005f5e:	f04f 0300 	mov.w	r3, #0
 8005f62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005f66:	4629      	mov	r1, r5
 8005f68:	008b      	lsls	r3, r1, #2
 8005f6a:	4621      	mov	r1, r4
 8005f6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f70:	4621      	mov	r1, r4
 8005f72:	008a      	lsls	r2, r1, #2
 8005f74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005f78:	f7fa fe8e 	bl	8000c98 <__aeabi_uldivmod>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	460b      	mov	r3, r1
 8005f80:	4b60      	ldr	r3, [pc, #384]	@ (8006104 <UART_SetConfig+0x4e4>)
 8005f82:	fba3 2302 	umull	r2, r3, r3, r2
 8005f86:	095b      	lsrs	r3, r3, #5
 8005f88:	011c      	lsls	r4, r3, #4
 8005f8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005f94:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005f98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005f9c:	4642      	mov	r2, r8
 8005f9e:	464b      	mov	r3, r9
 8005fa0:	1891      	adds	r1, r2, r2
 8005fa2:	61b9      	str	r1, [r7, #24]
 8005fa4:	415b      	adcs	r3, r3
 8005fa6:	61fb      	str	r3, [r7, #28]
 8005fa8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005fac:	4641      	mov	r1, r8
 8005fae:	1851      	adds	r1, r2, r1
 8005fb0:	6139      	str	r1, [r7, #16]
 8005fb2:	4649      	mov	r1, r9
 8005fb4:	414b      	adcs	r3, r1
 8005fb6:	617b      	str	r3, [r7, #20]
 8005fb8:	f04f 0200 	mov.w	r2, #0
 8005fbc:	f04f 0300 	mov.w	r3, #0
 8005fc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005fc4:	4659      	mov	r1, fp
 8005fc6:	00cb      	lsls	r3, r1, #3
 8005fc8:	4651      	mov	r1, sl
 8005fca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fce:	4651      	mov	r1, sl
 8005fd0:	00ca      	lsls	r2, r1, #3
 8005fd2:	4610      	mov	r0, r2
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	4642      	mov	r2, r8
 8005fda:	189b      	adds	r3, r3, r2
 8005fdc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005fe0:	464b      	mov	r3, r9
 8005fe2:	460a      	mov	r2, r1
 8005fe4:	eb42 0303 	adc.w	r3, r2, r3
 8005fe8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005ff6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005ff8:	f04f 0200 	mov.w	r2, #0
 8005ffc:	f04f 0300 	mov.w	r3, #0
 8006000:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006004:	4649      	mov	r1, r9
 8006006:	008b      	lsls	r3, r1, #2
 8006008:	4641      	mov	r1, r8
 800600a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800600e:	4641      	mov	r1, r8
 8006010:	008a      	lsls	r2, r1, #2
 8006012:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006016:	f7fa fe3f 	bl	8000c98 <__aeabi_uldivmod>
 800601a:	4602      	mov	r2, r0
 800601c:	460b      	mov	r3, r1
 800601e:	4611      	mov	r1, r2
 8006020:	4b38      	ldr	r3, [pc, #224]	@ (8006104 <UART_SetConfig+0x4e4>)
 8006022:	fba3 2301 	umull	r2, r3, r3, r1
 8006026:	095b      	lsrs	r3, r3, #5
 8006028:	2264      	movs	r2, #100	@ 0x64
 800602a:	fb02 f303 	mul.w	r3, r2, r3
 800602e:	1acb      	subs	r3, r1, r3
 8006030:	011b      	lsls	r3, r3, #4
 8006032:	3332      	adds	r3, #50	@ 0x32
 8006034:	4a33      	ldr	r2, [pc, #204]	@ (8006104 <UART_SetConfig+0x4e4>)
 8006036:	fba2 2303 	umull	r2, r3, r2, r3
 800603a:	095b      	lsrs	r3, r3, #5
 800603c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006040:	441c      	add	r4, r3
 8006042:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006046:	2200      	movs	r2, #0
 8006048:	673b      	str	r3, [r7, #112]	@ 0x70
 800604a:	677a      	str	r2, [r7, #116]	@ 0x74
 800604c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006050:	4642      	mov	r2, r8
 8006052:	464b      	mov	r3, r9
 8006054:	1891      	adds	r1, r2, r2
 8006056:	60b9      	str	r1, [r7, #8]
 8006058:	415b      	adcs	r3, r3
 800605a:	60fb      	str	r3, [r7, #12]
 800605c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006060:	4641      	mov	r1, r8
 8006062:	1851      	adds	r1, r2, r1
 8006064:	6039      	str	r1, [r7, #0]
 8006066:	4649      	mov	r1, r9
 8006068:	414b      	adcs	r3, r1
 800606a:	607b      	str	r3, [r7, #4]
 800606c:	f04f 0200 	mov.w	r2, #0
 8006070:	f04f 0300 	mov.w	r3, #0
 8006074:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006078:	4659      	mov	r1, fp
 800607a:	00cb      	lsls	r3, r1, #3
 800607c:	4651      	mov	r1, sl
 800607e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006082:	4651      	mov	r1, sl
 8006084:	00ca      	lsls	r2, r1, #3
 8006086:	4610      	mov	r0, r2
 8006088:	4619      	mov	r1, r3
 800608a:	4603      	mov	r3, r0
 800608c:	4642      	mov	r2, r8
 800608e:	189b      	adds	r3, r3, r2
 8006090:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006092:	464b      	mov	r3, r9
 8006094:	460a      	mov	r2, r1
 8006096:	eb42 0303 	adc.w	r3, r2, r3
 800609a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800609c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80060a6:	667a      	str	r2, [r7, #100]	@ 0x64
 80060a8:	f04f 0200 	mov.w	r2, #0
 80060ac:	f04f 0300 	mov.w	r3, #0
 80060b0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80060b4:	4649      	mov	r1, r9
 80060b6:	008b      	lsls	r3, r1, #2
 80060b8:	4641      	mov	r1, r8
 80060ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060be:	4641      	mov	r1, r8
 80060c0:	008a      	lsls	r2, r1, #2
 80060c2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80060c6:	f7fa fde7 	bl	8000c98 <__aeabi_uldivmod>
 80060ca:	4602      	mov	r2, r0
 80060cc:	460b      	mov	r3, r1
 80060ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006104 <UART_SetConfig+0x4e4>)
 80060d0:	fba3 1302 	umull	r1, r3, r3, r2
 80060d4:	095b      	lsrs	r3, r3, #5
 80060d6:	2164      	movs	r1, #100	@ 0x64
 80060d8:	fb01 f303 	mul.w	r3, r1, r3
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	011b      	lsls	r3, r3, #4
 80060e0:	3332      	adds	r3, #50	@ 0x32
 80060e2:	4a08      	ldr	r2, [pc, #32]	@ (8006104 <UART_SetConfig+0x4e4>)
 80060e4:	fba2 2303 	umull	r2, r3, r2, r3
 80060e8:	095b      	lsrs	r3, r3, #5
 80060ea:	f003 020f 	and.w	r2, r3, #15
 80060ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4422      	add	r2, r4
 80060f6:	609a      	str	r2, [r3, #8]
}
 80060f8:	bf00      	nop
 80060fa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80060fe:	46bd      	mov	sp, r7
 8006100:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006104:	51eb851f 	.word	0x51eb851f

08006108 <__cvt>:
 8006108:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800610c:	ec57 6b10 	vmov	r6, r7, d0
 8006110:	2f00      	cmp	r7, #0
 8006112:	460c      	mov	r4, r1
 8006114:	4619      	mov	r1, r3
 8006116:	463b      	mov	r3, r7
 8006118:	bfbb      	ittet	lt
 800611a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800611e:	461f      	movlt	r7, r3
 8006120:	2300      	movge	r3, #0
 8006122:	232d      	movlt	r3, #45	@ 0x2d
 8006124:	700b      	strb	r3, [r1, #0]
 8006126:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006128:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800612c:	4691      	mov	r9, r2
 800612e:	f023 0820 	bic.w	r8, r3, #32
 8006132:	bfbc      	itt	lt
 8006134:	4632      	movlt	r2, r6
 8006136:	4616      	movlt	r6, r2
 8006138:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800613c:	d005      	beq.n	800614a <__cvt+0x42>
 800613e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006142:	d100      	bne.n	8006146 <__cvt+0x3e>
 8006144:	3401      	adds	r4, #1
 8006146:	2102      	movs	r1, #2
 8006148:	e000      	b.n	800614c <__cvt+0x44>
 800614a:	2103      	movs	r1, #3
 800614c:	ab03      	add	r3, sp, #12
 800614e:	9301      	str	r3, [sp, #4]
 8006150:	ab02      	add	r3, sp, #8
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	ec47 6b10 	vmov	d0, r6, r7
 8006158:	4653      	mov	r3, sl
 800615a:	4622      	mov	r2, r4
 800615c:	f001 f8a4 	bl	80072a8 <_dtoa_r>
 8006160:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006164:	4605      	mov	r5, r0
 8006166:	d119      	bne.n	800619c <__cvt+0x94>
 8006168:	f019 0f01 	tst.w	r9, #1
 800616c:	d00e      	beq.n	800618c <__cvt+0x84>
 800616e:	eb00 0904 	add.w	r9, r0, r4
 8006172:	2200      	movs	r2, #0
 8006174:	2300      	movs	r3, #0
 8006176:	4630      	mov	r0, r6
 8006178:	4639      	mov	r1, r7
 800617a:	f7fa fcad 	bl	8000ad8 <__aeabi_dcmpeq>
 800617e:	b108      	cbz	r0, 8006184 <__cvt+0x7c>
 8006180:	f8cd 900c 	str.w	r9, [sp, #12]
 8006184:	2230      	movs	r2, #48	@ 0x30
 8006186:	9b03      	ldr	r3, [sp, #12]
 8006188:	454b      	cmp	r3, r9
 800618a:	d31e      	bcc.n	80061ca <__cvt+0xc2>
 800618c:	9b03      	ldr	r3, [sp, #12]
 800618e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006190:	1b5b      	subs	r3, r3, r5
 8006192:	4628      	mov	r0, r5
 8006194:	6013      	str	r3, [r2, #0]
 8006196:	b004      	add	sp, #16
 8006198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800619c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80061a0:	eb00 0904 	add.w	r9, r0, r4
 80061a4:	d1e5      	bne.n	8006172 <__cvt+0x6a>
 80061a6:	7803      	ldrb	r3, [r0, #0]
 80061a8:	2b30      	cmp	r3, #48	@ 0x30
 80061aa:	d10a      	bne.n	80061c2 <__cvt+0xba>
 80061ac:	2200      	movs	r2, #0
 80061ae:	2300      	movs	r3, #0
 80061b0:	4630      	mov	r0, r6
 80061b2:	4639      	mov	r1, r7
 80061b4:	f7fa fc90 	bl	8000ad8 <__aeabi_dcmpeq>
 80061b8:	b918      	cbnz	r0, 80061c2 <__cvt+0xba>
 80061ba:	f1c4 0401 	rsb	r4, r4, #1
 80061be:	f8ca 4000 	str.w	r4, [sl]
 80061c2:	f8da 3000 	ldr.w	r3, [sl]
 80061c6:	4499      	add	r9, r3
 80061c8:	e7d3      	b.n	8006172 <__cvt+0x6a>
 80061ca:	1c59      	adds	r1, r3, #1
 80061cc:	9103      	str	r1, [sp, #12]
 80061ce:	701a      	strb	r2, [r3, #0]
 80061d0:	e7d9      	b.n	8006186 <__cvt+0x7e>

080061d2 <__exponent>:
 80061d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061d4:	2900      	cmp	r1, #0
 80061d6:	bfba      	itte	lt
 80061d8:	4249      	neglt	r1, r1
 80061da:	232d      	movlt	r3, #45	@ 0x2d
 80061dc:	232b      	movge	r3, #43	@ 0x2b
 80061de:	2909      	cmp	r1, #9
 80061e0:	7002      	strb	r2, [r0, #0]
 80061e2:	7043      	strb	r3, [r0, #1]
 80061e4:	dd29      	ble.n	800623a <__exponent+0x68>
 80061e6:	f10d 0307 	add.w	r3, sp, #7
 80061ea:	461d      	mov	r5, r3
 80061ec:	270a      	movs	r7, #10
 80061ee:	461a      	mov	r2, r3
 80061f0:	fbb1 f6f7 	udiv	r6, r1, r7
 80061f4:	fb07 1416 	mls	r4, r7, r6, r1
 80061f8:	3430      	adds	r4, #48	@ 0x30
 80061fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80061fe:	460c      	mov	r4, r1
 8006200:	2c63      	cmp	r4, #99	@ 0x63
 8006202:	f103 33ff 	add.w	r3, r3, #4294967295
 8006206:	4631      	mov	r1, r6
 8006208:	dcf1      	bgt.n	80061ee <__exponent+0x1c>
 800620a:	3130      	adds	r1, #48	@ 0x30
 800620c:	1e94      	subs	r4, r2, #2
 800620e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006212:	1c41      	adds	r1, r0, #1
 8006214:	4623      	mov	r3, r4
 8006216:	42ab      	cmp	r3, r5
 8006218:	d30a      	bcc.n	8006230 <__exponent+0x5e>
 800621a:	f10d 0309 	add.w	r3, sp, #9
 800621e:	1a9b      	subs	r3, r3, r2
 8006220:	42ac      	cmp	r4, r5
 8006222:	bf88      	it	hi
 8006224:	2300      	movhi	r3, #0
 8006226:	3302      	adds	r3, #2
 8006228:	4403      	add	r3, r0
 800622a:	1a18      	subs	r0, r3, r0
 800622c:	b003      	add	sp, #12
 800622e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006230:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006234:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006238:	e7ed      	b.n	8006216 <__exponent+0x44>
 800623a:	2330      	movs	r3, #48	@ 0x30
 800623c:	3130      	adds	r1, #48	@ 0x30
 800623e:	7083      	strb	r3, [r0, #2]
 8006240:	70c1      	strb	r1, [r0, #3]
 8006242:	1d03      	adds	r3, r0, #4
 8006244:	e7f1      	b.n	800622a <__exponent+0x58>
	...

08006248 <_printf_float>:
 8006248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800624c:	b08d      	sub	sp, #52	@ 0x34
 800624e:	460c      	mov	r4, r1
 8006250:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006254:	4616      	mov	r6, r2
 8006256:	461f      	mov	r7, r3
 8006258:	4605      	mov	r5, r0
 800625a:	f000 ff1f 	bl	800709c <_localeconv_r>
 800625e:	6803      	ldr	r3, [r0, #0]
 8006260:	9304      	str	r3, [sp, #16]
 8006262:	4618      	mov	r0, r3
 8006264:	f7fa f80c 	bl	8000280 <strlen>
 8006268:	2300      	movs	r3, #0
 800626a:	930a      	str	r3, [sp, #40]	@ 0x28
 800626c:	f8d8 3000 	ldr.w	r3, [r8]
 8006270:	9005      	str	r0, [sp, #20]
 8006272:	3307      	adds	r3, #7
 8006274:	f023 0307 	bic.w	r3, r3, #7
 8006278:	f103 0208 	add.w	r2, r3, #8
 800627c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006280:	f8d4 b000 	ldr.w	fp, [r4]
 8006284:	f8c8 2000 	str.w	r2, [r8]
 8006288:	e9d3 8900 	ldrd	r8, r9, [r3]
 800628c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006290:	9307      	str	r3, [sp, #28]
 8006292:	f8cd 8018 	str.w	r8, [sp, #24]
 8006296:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800629a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800629e:	4b9c      	ldr	r3, [pc, #624]	@ (8006510 <_printf_float+0x2c8>)
 80062a0:	f04f 32ff 	mov.w	r2, #4294967295
 80062a4:	f7fa fc4a 	bl	8000b3c <__aeabi_dcmpun>
 80062a8:	bb70      	cbnz	r0, 8006308 <_printf_float+0xc0>
 80062aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062ae:	4b98      	ldr	r3, [pc, #608]	@ (8006510 <_printf_float+0x2c8>)
 80062b0:	f04f 32ff 	mov.w	r2, #4294967295
 80062b4:	f7fa fc24 	bl	8000b00 <__aeabi_dcmple>
 80062b8:	bb30      	cbnz	r0, 8006308 <_printf_float+0xc0>
 80062ba:	2200      	movs	r2, #0
 80062bc:	2300      	movs	r3, #0
 80062be:	4640      	mov	r0, r8
 80062c0:	4649      	mov	r1, r9
 80062c2:	f7fa fc13 	bl	8000aec <__aeabi_dcmplt>
 80062c6:	b110      	cbz	r0, 80062ce <_printf_float+0x86>
 80062c8:	232d      	movs	r3, #45	@ 0x2d
 80062ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062ce:	4a91      	ldr	r2, [pc, #580]	@ (8006514 <_printf_float+0x2cc>)
 80062d0:	4b91      	ldr	r3, [pc, #580]	@ (8006518 <_printf_float+0x2d0>)
 80062d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80062d6:	bf8c      	ite	hi
 80062d8:	4690      	movhi	r8, r2
 80062da:	4698      	movls	r8, r3
 80062dc:	2303      	movs	r3, #3
 80062de:	6123      	str	r3, [r4, #16]
 80062e0:	f02b 0304 	bic.w	r3, fp, #4
 80062e4:	6023      	str	r3, [r4, #0]
 80062e6:	f04f 0900 	mov.w	r9, #0
 80062ea:	9700      	str	r7, [sp, #0]
 80062ec:	4633      	mov	r3, r6
 80062ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 80062f0:	4621      	mov	r1, r4
 80062f2:	4628      	mov	r0, r5
 80062f4:	f000 f9d2 	bl	800669c <_printf_common>
 80062f8:	3001      	adds	r0, #1
 80062fa:	f040 808d 	bne.w	8006418 <_printf_float+0x1d0>
 80062fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006302:	b00d      	add	sp, #52	@ 0x34
 8006304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006308:	4642      	mov	r2, r8
 800630a:	464b      	mov	r3, r9
 800630c:	4640      	mov	r0, r8
 800630e:	4649      	mov	r1, r9
 8006310:	f7fa fc14 	bl	8000b3c <__aeabi_dcmpun>
 8006314:	b140      	cbz	r0, 8006328 <_printf_float+0xe0>
 8006316:	464b      	mov	r3, r9
 8006318:	2b00      	cmp	r3, #0
 800631a:	bfbc      	itt	lt
 800631c:	232d      	movlt	r3, #45	@ 0x2d
 800631e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006322:	4a7e      	ldr	r2, [pc, #504]	@ (800651c <_printf_float+0x2d4>)
 8006324:	4b7e      	ldr	r3, [pc, #504]	@ (8006520 <_printf_float+0x2d8>)
 8006326:	e7d4      	b.n	80062d2 <_printf_float+0x8a>
 8006328:	6863      	ldr	r3, [r4, #4]
 800632a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800632e:	9206      	str	r2, [sp, #24]
 8006330:	1c5a      	adds	r2, r3, #1
 8006332:	d13b      	bne.n	80063ac <_printf_float+0x164>
 8006334:	2306      	movs	r3, #6
 8006336:	6063      	str	r3, [r4, #4]
 8006338:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800633c:	2300      	movs	r3, #0
 800633e:	6022      	str	r2, [r4, #0]
 8006340:	9303      	str	r3, [sp, #12]
 8006342:	ab0a      	add	r3, sp, #40	@ 0x28
 8006344:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006348:	ab09      	add	r3, sp, #36	@ 0x24
 800634a:	9300      	str	r3, [sp, #0]
 800634c:	6861      	ldr	r1, [r4, #4]
 800634e:	ec49 8b10 	vmov	d0, r8, r9
 8006352:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006356:	4628      	mov	r0, r5
 8006358:	f7ff fed6 	bl	8006108 <__cvt>
 800635c:	9b06      	ldr	r3, [sp, #24]
 800635e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006360:	2b47      	cmp	r3, #71	@ 0x47
 8006362:	4680      	mov	r8, r0
 8006364:	d129      	bne.n	80063ba <_printf_float+0x172>
 8006366:	1cc8      	adds	r0, r1, #3
 8006368:	db02      	blt.n	8006370 <_printf_float+0x128>
 800636a:	6863      	ldr	r3, [r4, #4]
 800636c:	4299      	cmp	r1, r3
 800636e:	dd41      	ble.n	80063f4 <_printf_float+0x1ac>
 8006370:	f1aa 0a02 	sub.w	sl, sl, #2
 8006374:	fa5f fa8a 	uxtb.w	sl, sl
 8006378:	3901      	subs	r1, #1
 800637a:	4652      	mov	r2, sl
 800637c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006380:	9109      	str	r1, [sp, #36]	@ 0x24
 8006382:	f7ff ff26 	bl	80061d2 <__exponent>
 8006386:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006388:	1813      	adds	r3, r2, r0
 800638a:	2a01      	cmp	r2, #1
 800638c:	4681      	mov	r9, r0
 800638e:	6123      	str	r3, [r4, #16]
 8006390:	dc02      	bgt.n	8006398 <_printf_float+0x150>
 8006392:	6822      	ldr	r2, [r4, #0]
 8006394:	07d2      	lsls	r2, r2, #31
 8006396:	d501      	bpl.n	800639c <_printf_float+0x154>
 8006398:	3301      	adds	r3, #1
 800639a:	6123      	str	r3, [r4, #16]
 800639c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d0a2      	beq.n	80062ea <_printf_float+0xa2>
 80063a4:	232d      	movs	r3, #45	@ 0x2d
 80063a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063aa:	e79e      	b.n	80062ea <_printf_float+0xa2>
 80063ac:	9a06      	ldr	r2, [sp, #24]
 80063ae:	2a47      	cmp	r2, #71	@ 0x47
 80063b0:	d1c2      	bne.n	8006338 <_printf_float+0xf0>
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1c0      	bne.n	8006338 <_printf_float+0xf0>
 80063b6:	2301      	movs	r3, #1
 80063b8:	e7bd      	b.n	8006336 <_printf_float+0xee>
 80063ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80063be:	d9db      	bls.n	8006378 <_printf_float+0x130>
 80063c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80063c4:	d118      	bne.n	80063f8 <_printf_float+0x1b0>
 80063c6:	2900      	cmp	r1, #0
 80063c8:	6863      	ldr	r3, [r4, #4]
 80063ca:	dd0b      	ble.n	80063e4 <_printf_float+0x19c>
 80063cc:	6121      	str	r1, [r4, #16]
 80063ce:	b913      	cbnz	r3, 80063d6 <_printf_float+0x18e>
 80063d0:	6822      	ldr	r2, [r4, #0]
 80063d2:	07d0      	lsls	r0, r2, #31
 80063d4:	d502      	bpl.n	80063dc <_printf_float+0x194>
 80063d6:	3301      	adds	r3, #1
 80063d8:	440b      	add	r3, r1
 80063da:	6123      	str	r3, [r4, #16]
 80063dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80063de:	f04f 0900 	mov.w	r9, #0
 80063e2:	e7db      	b.n	800639c <_printf_float+0x154>
 80063e4:	b913      	cbnz	r3, 80063ec <_printf_float+0x1a4>
 80063e6:	6822      	ldr	r2, [r4, #0]
 80063e8:	07d2      	lsls	r2, r2, #31
 80063ea:	d501      	bpl.n	80063f0 <_printf_float+0x1a8>
 80063ec:	3302      	adds	r3, #2
 80063ee:	e7f4      	b.n	80063da <_printf_float+0x192>
 80063f0:	2301      	movs	r3, #1
 80063f2:	e7f2      	b.n	80063da <_printf_float+0x192>
 80063f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80063f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063fa:	4299      	cmp	r1, r3
 80063fc:	db05      	blt.n	800640a <_printf_float+0x1c2>
 80063fe:	6823      	ldr	r3, [r4, #0]
 8006400:	6121      	str	r1, [r4, #16]
 8006402:	07d8      	lsls	r0, r3, #31
 8006404:	d5ea      	bpl.n	80063dc <_printf_float+0x194>
 8006406:	1c4b      	adds	r3, r1, #1
 8006408:	e7e7      	b.n	80063da <_printf_float+0x192>
 800640a:	2900      	cmp	r1, #0
 800640c:	bfd4      	ite	le
 800640e:	f1c1 0202 	rsble	r2, r1, #2
 8006412:	2201      	movgt	r2, #1
 8006414:	4413      	add	r3, r2
 8006416:	e7e0      	b.n	80063da <_printf_float+0x192>
 8006418:	6823      	ldr	r3, [r4, #0]
 800641a:	055a      	lsls	r2, r3, #21
 800641c:	d407      	bmi.n	800642e <_printf_float+0x1e6>
 800641e:	6923      	ldr	r3, [r4, #16]
 8006420:	4642      	mov	r2, r8
 8006422:	4631      	mov	r1, r6
 8006424:	4628      	mov	r0, r5
 8006426:	47b8      	blx	r7
 8006428:	3001      	adds	r0, #1
 800642a:	d12b      	bne.n	8006484 <_printf_float+0x23c>
 800642c:	e767      	b.n	80062fe <_printf_float+0xb6>
 800642e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006432:	f240 80dd 	bls.w	80065f0 <_printf_float+0x3a8>
 8006436:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800643a:	2200      	movs	r2, #0
 800643c:	2300      	movs	r3, #0
 800643e:	f7fa fb4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006442:	2800      	cmp	r0, #0
 8006444:	d033      	beq.n	80064ae <_printf_float+0x266>
 8006446:	4a37      	ldr	r2, [pc, #220]	@ (8006524 <_printf_float+0x2dc>)
 8006448:	2301      	movs	r3, #1
 800644a:	4631      	mov	r1, r6
 800644c:	4628      	mov	r0, r5
 800644e:	47b8      	blx	r7
 8006450:	3001      	adds	r0, #1
 8006452:	f43f af54 	beq.w	80062fe <_printf_float+0xb6>
 8006456:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800645a:	4543      	cmp	r3, r8
 800645c:	db02      	blt.n	8006464 <_printf_float+0x21c>
 800645e:	6823      	ldr	r3, [r4, #0]
 8006460:	07d8      	lsls	r0, r3, #31
 8006462:	d50f      	bpl.n	8006484 <_printf_float+0x23c>
 8006464:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006468:	4631      	mov	r1, r6
 800646a:	4628      	mov	r0, r5
 800646c:	47b8      	blx	r7
 800646e:	3001      	adds	r0, #1
 8006470:	f43f af45 	beq.w	80062fe <_printf_float+0xb6>
 8006474:	f04f 0900 	mov.w	r9, #0
 8006478:	f108 38ff 	add.w	r8, r8, #4294967295
 800647c:	f104 0a1a 	add.w	sl, r4, #26
 8006480:	45c8      	cmp	r8, r9
 8006482:	dc09      	bgt.n	8006498 <_printf_float+0x250>
 8006484:	6823      	ldr	r3, [r4, #0]
 8006486:	079b      	lsls	r3, r3, #30
 8006488:	f100 8103 	bmi.w	8006692 <_printf_float+0x44a>
 800648c:	68e0      	ldr	r0, [r4, #12]
 800648e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006490:	4298      	cmp	r0, r3
 8006492:	bfb8      	it	lt
 8006494:	4618      	movlt	r0, r3
 8006496:	e734      	b.n	8006302 <_printf_float+0xba>
 8006498:	2301      	movs	r3, #1
 800649a:	4652      	mov	r2, sl
 800649c:	4631      	mov	r1, r6
 800649e:	4628      	mov	r0, r5
 80064a0:	47b8      	blx	r7
 80064a2:	3001      	adds	r0, #1
 80064a4:	f43f af2b 	beq.w	80062fe <_printf_float+0xb6>
 80064a8:	f109 0901 	add.w	r9, r9, #1
 80064ac:	e7e8      	b.n	8006480 <_printf_float+0x238>
 80064ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	dc39      	bgt.n	8006528 <_printf_float+0x2e0>
 80064b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006524 <_printf_float+0x2dc>)
 80064b6:	2301      	movs	r3, #1
 80064b8:	4631      	mov	r1, r6
 80064ba:	4628      	mov	r0, r5
 80064bc:	47b8      	blx	r7
 80064be:	3001      	adds	r0, #1
 80064c0:	f43f af1d 	beq.w	80062fe <_printf_float+0xb6>
 80064c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80064c8:	ea59 0303 	orrs.w	r3, r9, r3
 80064cc:	d102      	bne.n	80064d4 <_printf_float+0x28c>
 80064ce:	6823      	ldr	r3, [r4, #0]
 80064d0:	07d9      	lsls	r1, r3, #31
 80064d2:	d5d7      	bpl.n	8006484 <_printf_float+0x23c>
 80064d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064d8:	4631      	mov	r1, r6
 80064da:	4628      	mov	r0, r5
 80064dc:	47b8      	blx	r7
 80064de:	3001      	adds	r0, #1
 80064e0:	f43f af0d 	beq.w	80062fe <_printf_float+0xb6>
 80064e4:	f04f 0a00 	mov.w	sl, #0
 80064e8:	f104 0b1a 	add.w	fp, r4, #26
 80064ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ee:	425b      	negs	r3, r3
 80064f0:	4553      	cmp	r3, sl
 80064f2:	dc01      	bgt.n	80064f8 <_printf_float+0x2b0>
 80064f4:	464b      	mov	r3, r9
 80064f6:	e793      	b.n	8006420 <_printf_float+0x1d8>
 80064f8:	2301      	movs	r3, #1
 80064fa:	465a      	mov	r2, fp
 80064fc:	4631      	mov	r1, r6
 80064fe:	4628      	mov	r0, r5
 8006500:	47b8      	blx	r7
 8006502:	3001      	adds	r0, #1
 8006504:	f43f aefb 	beq.w	80062fe <_printf_float+0xb6>
 8006508:	f10a 0a01 	add.w	sl, sl, #1
 800650c:	e7ee      	b.n	80064ec <_printf_float+0x2a4>
 800650e:	bf00      	nop
 8006510:	7fefffff 	.word	0x7fefffff
 8006514:	0800a8d0 	.word	0x0800a8d0
 8006518:	0800a8cc 	.word	0x0800a8cc
 800651c:	0800a8d8 	.word	0x0800a8d8
 8006520:	0800a8d4 	.word	0x0800a8d4
 8006524:	0800a8dc 	.word	0x0800a8dc
 8006528:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800652a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800652e:	4553      	cmp	r3, sl
 8006530:	bfa8      	it	ge
 8006532:	4653      	movge	r3, sl
 8006534:	2b00      	cmp	r3, #0
 8006536:	4699      	mov	r9, r3
 8006538:	dc36      	bgt.n	80065a8 <_printf_float+0x360>
 800653a:	f04f 0b00 	mov.w	fp, #0
 800653e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006542:	f104 021a 	add.w	r2, r4, #26
 8006546:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006548:	9306      	str	r3, [sp, #24]
 800654a:	eba3 0309 	sub.w	r3, r3, r9
 800654e:	455b      	cmp	r3, fp
 8006550:	dc31      	bgt.n	80065b6 <_printf_float+0x36e>
 8006552:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006554:	459a      	cmp	sl, r3
 8006556:	dc3a      	bgt.n	80065ce <_printf_float+0x386>
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	07da      	lsls	r2, r3, #31
 800655c:	d437      	bmi.n	80065ce <_printf_float+0x386>
 800655e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006560:	ebaa 0903 	sub.w	r9, sl, r3
 8006564:	9b06      	ldr	r3, [sp, #24]
 8006566:	ebaa 0303 	sub.w	r3, sl, r3
 800656a:	4599      	cmp	r9, r3
 800656c:	bfa8      	it	ge
 800656e:	4699      	movge	r9, r3
 8006570:	f1b9 0f00 	cmp.w	r9, #0
 8006574:	dc33      	bgt.n	80065de <_printf_float+0x396>
 8006576:	f04f 0800 	mov.w	r8, #0
 800657a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800657e:	f104 0b1a 	add.w	fp, r4, #26
 8006582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006584:	ebaa 0303 	sub.w	r3, sl, r3
 8006588:	eba3 0309 	sub.w	r3, r3, r9
 800658c:	4543      	cmp	r3, r8
 800658e:	f77f af79 	ble.w	8006484 <_printf_float+0x23c>
 8006592:	2301      	movs	r3, #1
 8006594:	465a      	mov	r2, fp
 8006596:	4631      	mov	r1, r6
 8006598:	4628      	mov	r0, r5
 800659a:	47b8      	blx	r7
 800659c:	3001      	adds	r0, #1
 800659e:	f43f aeae 	beq.w	80062fe <_printf_float+0xb6>
 80065a2:	f108 0801 	add.w	r8, r8, #1
 80065a6:	e7ec      	b.n	8006582 <_printf_float+0x33a>
 80065a8:	4642      	mov	r2, r8
 80065aa:	4631      	mov	r1, r6
 80065ac:	4628      	mov	r0, r5
 80065ae:	47b8      	blx	r7
 80065b0:	3001      	adds	r0, #1
 80065b2:	d1c2      	bne.n	800653a <_printf_float+0x2f2>
 80065b4:	e6a3      	b.n	80062fe <_printf_float+0xb6>
 80065b6:	2301      	movs	r3, #1
 80065b8:	4631      	mov	r1, r6
 80065ba:	4628      	mov	r0, r5
 80065bc:	9206      	str	r2, [sp, #24]
 80065be:	47b8      	blx	r7
 80065c0:	3001      	adds	r0, #1
 80065c2:	f43f ae9c 	beq.w	80062fe <_printf_float+0xb6>
 80065c6:	9a06      	ldr	r2, [sp, #24]
 80065c8:	f10b 0b01 	add.w	fp, fp, #1
 80065cc:	e7bb      	b.n	8006546 <_printf_float+0x2fe>
 80065ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065d2:	4631      	mov	r1, r6
 80065d4:	4628      	mov	r0, r5
 80065d6:	47b8      	blx	r7
 80065d8:	3001      	adds	r0, #1
 80065da:	d1c0      	bne.n	800655e <_printf_float+0x316>
 80065dc:	e68f      	b.n	80062fe <_printf_float+0xb6>
 80065de:	9a06      	ldr	r2, [sp, #24]
 80065e0:	464b      	mov	r3, r9
 80065e2:	4442      	add	r2, r8
 80065e4:	4631      	mov	r1, r6
 80065e6:	4628      	mov	r0, r5
 80065e8:	47b8      	blx	r7
 80065ea:	3001      	adds	r0, #1
 80065ec:	d1c3      	bne.n	8006576 <_printf_float+0x32e>
 80065ee:	e686      	b.n	80062fe <_printf_float+0xb6>
 80065f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80065f4:	f1ba 0f01 	cmp.w	sl, #1
 80065f8:	dc01      	bgt.n	80065fe <_printf_float+0x3b6>
 80065fa:	07db      	lsls	r3, r3, #31
 80065fc:	d536      	bpl.n	800666c <_printf_float+0x424>
 80065fe:	2301      	movs	r3, #1
 8006600:	4642      	mov	r2, r8
 8006602:	4631      	mov	r1, r6
 8006604:	4628      	mov	r0, r5
 8006606:	47b8      	blx	r7
 8006608:	3001      	adds	r0, #1
 800660a:	f43f ae78 	beq.w	80062fe <_printf_float+0xb6>
 800660e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006612:	4631      	mov	r1, r6
 8006614:	4628      	mov	r0, r5
 8006616:	47b8      	blx	r7
 8006618:	3001      	adds	r0, #1
 800661a:	f43f ae70 	beq.w	80062fe <_printf_float+0xb6>
 800661e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006622:	2200      	movs	r2, #0
 8006624:	2300      	movs	r3, #0
 8006626:	f10a 3aff 	add.w	sl, sl, #4294967295
 800662a:	f7fa fa55 	bl	8000ad8 <__aeabi_dcmpeq>
 800662e:	b9c0      	cbnz	r0, 8006662 <_printf_float+0x41a>
 8006630:	4653      	mov	r3, sl
 8006632:	f108 0201 	add.w	r2, r8, #1
 8006636:	4631      	mov	r1, r6
 8006638:	4628      	mov	r0, r5
 800663a:	47b8      	blx	r7
 800663c:	3001      	adds	r0, #1
 800663e:	d10c      	bne.n	800665a <_printf_float+0x412>
 8006640:	e65d      	b.n	80062fe <_printf_float+0xb6>
 8006642:	2301      	movs	r3, #1
 8006644:	465a      	mov	r2, fp
 8006646:	4631      	mov	r1, r6
 8006648:	4628      	mov	r0, r5
 800664a:	47b8      	blx	r7
 800664c:	3001      	adds	r0, #1
 800664e:	f43f ae56 	beq.w	80062fe <_printf_float+0xb6>
 8006652:	f108 0801 	add.w	r8, r8, #1
 8006656:	45d0      	cmp	r8, sl
 8006658:	dbf3      	blt.n	8006642 <_printf_float+0x3fa>
 800665a:	464b      	mov	r3, r9
 800665c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006660:	e6df      	b.n	8006422 <_printf_float+0x1da>
 8006662:	f04f 0800 	mov.w	r8, #0
 8006666:	f104 0b1a 	add.w	fp, r4, #26
 800666a:	e7f4      	b.n	8006656 <_printf_float+0x40e>
 800666c:	2301      	movs	r3, #1
 800666e:	4642      	mov	r2, r8
 8006670:	e7e1      	b.n	8006636 <_printf_float+0x3ee>
 8006672:	2301      	movs	r3, #1
 8006674:	464a      	mov	r2, r9
 8006676:	4631      	mov	r1, r6
 8006678:	4628      	mov	r0, r5
 800667a:	47b8      	blx	r7
 800667c:	3001      	adds	r0, #1
 800667e:	f43f ae3e 	beq.w	80062fe <_printf_float+0xb6>
 8006682:	f108 0801 	add.w	r8, r8, #1
 8006686:	68e3      	ldr	r3, [r4, #12]
 8006688:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800668a:	1a5b      	subs	r3, r3, r1
 800668c:	4543      	cmp	r3, r8
 800668e:	dcf0      	bgt.n	8006672 <_printf_float+0x42a>
 8006690:	e6fc      	b.n	800648c <_printf_float+0x244>
 8006692:	f04f 0800 	mov.w	r8, #0
 8006696:	f104 0919 	add.w	r9, r4, #25
 800669a:	e7f4      	b.n	8006686 <_printf_float+0x43e>

0800669c <_printf_common>:
 800669c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066a0:	4616      	mov	r6, r2
 80066a2:	4698      	mov	r8, r3
 80066a4:	688a      	ldr	r2, [r1, #8]
 80066a6:	690b      	ldr	r3, [r1, #16]
 80066a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066ac:	4293      	cmp	r3, r2
 80066ae:	bfb8      	it	lt
 80066b0:	4613      	movlt	r3, r2
 80066b2:	6033      	str	r3, [r6, #0]
 80066b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80066b8:	4607      	mov	r7, r0
 80066ba:	460c      	mov	r4, r1
 80066bc:	b10a      	cbz	r2, 80066c2 <_printf_common+0x26>
 80066be:	3301      	adds	r3, #1
 80066c0:	6033      	str	r3, [r6, #0]
 80066c2:	6823      	ldr	r3, [r4, #0]
 80066c4:	0699      	lsls	r1, r3, #26
 80066c6:	bf42      	ittt	mi
 80066c8:	6833      	ldrmi	r3, [r6, #0]
 80066ca:	3302      	addmi	r3, #2
 80066cc:	6033      	strmi	r3, [r6, #0]
 80066ce:	6825      	ldr	r5, [r4, #0]
 80066d0:	f015 0506 	ands.w	r5, r5, #6
 80066d4:	d106      	bne.n	80066e4 <_printf_common+0x48>
 80066d6:	f104 0a19 	add.w	sl, r4, #25
 80066da:	68e3      	ldr	r3, [r4, #12]
 80066dc:	6832      	ldr	r2, [r6, #0]
 80066de:	1a9b      	subs	r3, r3, r2
 80066e0:	42ab      	cmp	r3, r5
 80066e2:	dc26      	bgt.n	8006732 <_printf_common+0x96>
 80066e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80066e8:	6822      	ldr	r2, [r4, #0]
 80066ea:	3b00      	subs	r3, #0
 80066ec:	bf18      	it	ne
 80066ee:	2301      	movne	r3, #1
 80066f0:	0692      	lsls	r2, r2, #26
 80066f2:	d42b      	bmi.n	800674c <_printf_common+0xb0>
 80066f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80066f8:	4641      	mov	r1, r8
 80066fa:	4638      	mov	r0, r7
 80066fc:	47c8      	blx	r9
 80066fe:	3001      	adds	r0, #1
 8006700:	d01e      	beq.n	8006740 <_printf_common+0xa4>
 8006702:	6823      	ldr	r3, [r4, #0]
 8006704:	6922      	ldr	r2, [r4, #16]
 8006706:	f003 0306 	and.w	r3, r3, #6
 800670a:	2b04      	cmp	r3, #4
 800670c:	bf02      	ittt	eq
 800670e:	68e5      	ldreq	r5, [r4, #12]
 8006710:	6833      	ldreq	r3, [r6, #0]
 8006712:	1aed      	subeq	r5, r5, r3
 8006714:	68a3      	ldr	r3, [r4, #8]
 8006716:	bf0c      	ite	eq
 8006718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800671c:	2500      	movne	r5, #0
 800671e:	4293      	cmp	r3, r2
 8006720:	bfc4      	itt	gt
 8006722:	1a9b      	subgt	r3, r3, r2
 8006724:	18ed      	addgt	r5, r5, r3
 8006726:	2600      	movs	r6, #0
 8006728:	341a      	adds	r4, #26
 800672a:	42b5      	cmp	r5, r6
 800672c:	d11a      	bne.n	8006764 <_printf_common+0xc8>
 800672e:	2000      	movs	r0, #0
 8006730:	e008      	b.n	8006744 <_printf_common+0xa8>
 8006732:	2301      	movs	r3, #1
 8006734:	4652      	mov	r2, sl
 8006736:	4641      	mov	r1, r8
 8006738:	4638      	mov	r0, r7
 800673a:	47c8      	blx	r9
 800673c:	3001      	adds	r0, #1
 800673e:	d103      	bne.n	8006748 <_printf_common+0xac>
 8006740:	f04f 30ff 	mov.w	r0, #4294967295
 8006744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006748:	3501      	adds	r5, #1
 800674a:	e7c6      	b.n	80066da <_printf_common+0x3e>
 800674c:	18e1      	adds	r1, r4, r3
 800674e:	1c5a      	adds	r2, r3, #1
 8006750:	2030      	movs	r0, #48	@ 0x30
 8006752:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006756:	4422      	add	r2, r4
 8006758:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800675c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006760:	3302      	adds	r3, #2
 8006762:	e7c7      	b.n	80066f4 <_printf_common+0x58>
 8006764:	2301      	movs	r3, #1
 8006766:	4622      	mov	r2, r4
 8006768:	4641      	mov	r1, r8
 800676a:	4638      	mov	r0, r7
 800676c:	47c8      	blx	r9
 800676e:	3001      	adds	r0, #1
 8006770:	d0e6      	beq.n	8006740 <_printf_common+0xa4>
 8006772:	3601      	adds	r6, #1
 8006774:	e7d9      	b.n	800672a <_printf_common+0x8e>
	...

08006778 <_printf_i>:
 8006778:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800677c:	7e0f      	ldrb	r7, [r1, #24]
 800677e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006780:	2f78      	cmp	r7, #120	@ 0x78
 8006782:	4691      	mov	r9, r2
 8006784:	4680      	mov	r8, r0
 8006786:	460c      	mov	r4, r1
 8006788:	469a      	mov	sl, r3
 800678a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800678e:	d807      	bhi.n	80067a0 <_printf_i+0x28>
 8006790:	2f62      	cmp	r7, #98	@ 0x62
 8006792:	d80a      	bhi.n	80067aa <_printf_i+0x32>
 8006794:	2f00      	cmp	r7, #0
 8006796:	f000 80d1 	beq.w	800693c <_printf_i+0x1c4>
 800679a:	2f58      	cmp	r7, #88	@ 0x58
 800679c:	f000 80b8 	beq.w	8006910 <_printf_i+0x198>
 80067a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80067a8:	e03a      	b.n	8006820 <_printf_i+0xa8>
 80067aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80067ae:	2b15      	cmp	r3, #21
 80067b0:	d8f6      	bhi.n	80067a0 <_printf_i+0x28>
 80067b2:	a101      	add	r1, pc, #4	@ (adr r1, 80067b8 <_printf_i+0x40>)
 80067b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067b8:	08006811 	.word	0x08006811
 80067bc:	08006825 	.word	0x08006825
 80067c0:	080067a1 	.word	0x080067a1
 80067c4:	080067a1 	.word	0x080067a1
 80067c8:	080067a1 	.word	0x080067a1
 80067cc:	080067a1 	.word	0x080067a1
 80067d0:	08006825 	.word	0x08006825
 80067d4:	080067a1 	.word	0x080067a1
 80067d8:	080067a1 	.word	0x080067a1
 80067dc:	080067a1 	.word	0x080067a1
 80067e0:	080067a1 	.word	0x080067a1
 80067e4:	08006923 	.word	0x08006923
 80067e8:	0800684f 	.word	0x0800684f
 80067ec:	080068dd 	.word	0x080068dd
 80067f0:	080067a1 	.word	0x080067a1
 80067f4:	080067a1 	.word	0x080067a1
 80067f8:	08006945 	.word	0x08006945
 80067fc:	080067a1 	.word	0x080067a1
 8006800:	0800684f 	.word	0x0800684f
 8006804:	080067a1 	.word	0x080067a1
 8006808:	080067a1 	.word	0x080067a1
 800680c:	080068e5 	.word	0x080068e5
 8006810:	6833      	ldr	r3, [r6, #0]
 8006812:	1d1a      	adds	r2, r3, #4
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	6032      	str	r2, [r6, #0]
 8006818:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800681c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006820:	2301      	movs	r3, #1
 8006822:	e09c      	b.n	800695e <_printf_i+0x1e6>
 8006824:	6833      	ldr	r3, [r6, #0]
 8006826:	6820      	ldr	r0, [r4, #0]
 8006828:	1d19      	adds	r1, r3, #4
 800682a:	6031      	str	r1, [r6, #0]
 800682c:	0606      	lsls	r6, r0, #24
 800682e:	d501      	bpl.n	8006834 <_printf_i+0xbc>
 8006830:	681d      	ldr	r5, [r3, #0]
 8006832:	e003      	b.n	800683c <_printf_i+0xc4>
 8006834:	0645      	lsls	r5, r0, #25
 8006836:	d5fb      	bpl.n	8006830 <_printf_i+0xb8>
 8006838:	f9b3 5000 	ldrsh.w	r5, [r3]
 800683c:	2d00      	cmp	r5, #0
 800683e:	da03      	bge.n	8006848 <_printf_i+0xd0>
 8006840:	232d      	movs	r3, #45	@ 0x2d
 8006842:	426d      	negs	r5, r5
 8006844:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006848:	4858      	ldr	r0, [pc, #352]	@ (80069ac <_printf_i+0x234>)
 800684a:	230a      	movs	r3, #10
 800684c:	e011      	b.n	8006872 <_printf_i+0xfa>
 800684e:	6821      	ldr	r1, [r4, #0]
 8006850:	6833      	ldr	r3, [r6, #0]
 8006852:	0608      	lsls	r0, r1, #24
 8006854:	f853 5b04 	ldr.w	r5, [r3], #4
 8006858:	d402      	bmi.n	8006860 <_printf_i+0xe8>
 800685a:	0649      	lsls	r1, r1, #25
 800685c:	bf48      	it	mi
 800685e:	b2ad      	uxthmi	r5, r5
 8006860:	2f6f      	cmp	r7, #111	@ 0x6f
 8006862:	4852      	ldr	r0, [pc, #328]	@ (80069ac <_printf_i+0x234>)
 8006864:	6033      	str	r3, [r6, #0]
 8006866:	bf14      	ite	ne
 8006868:	230a      	movne	r3, #10
 800686a:	2308      	moveq	r3, #8
 800686c:	2100      	movs	r1, #0
 800686e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006872:	6866      	ldr	r6, [r4, #4]
 8006874:	60a6      	str	r6, [r4, #8]
 8006876:	2e00      	cmp	r6, #0
 8006878:	db05      	blt.n	8006886 <_printf_i+0x10e>
 800687a:	6821      	ldr	r1, [r4, #0]
 800687c:	432e      	orrs	r6, r5
 800687e:	f021 0104 	bic.w	r1, r1, #4
 8006882:	6021      	str	r1, [r4, #0]
 8006884:	d04b      	beq.n	800691e <_printf_i+0x1a6>
 8006886:	4616      	mov	r6, r2
 8006888:	fbb5 f1f3 	udiv	r1, r5, r3
 800688c:	fb03 5711 	mls	r7, r3, r1, r5
 8006890:	5dc7      	ldrb	r7, [r0, r7]
 8006892:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006896:	462f      	mov	r7, r5
 8006898:	42bb      	cmp	r3, r7
 800689a:	460d      	mov	r5, r1
 800689c:	d9f4      	bls.n	8006888 <_printf_i+0x110>
 800689e:	2b08      	cmp	r3, #8
 80068a0:	d10b      	bne.n	80068ba <_printf_i+0x142>
 80068a2:	6823      	ldr	r3, [r4, #0]
 80068a4:	07df      	lsls	r7, r3, #31
 80068a6:	d508      	bpl.n	80068ba <_printf_i+0x142>
 80068a8:	6923      	ldr	r3, [r4, #16]
 80068aa:	6861      	ldr	r1, [r4, #4]
 80068ac:	4299      	cmp	r1, r3
 80068ae:	bfde      	ittt	le
 80068b0:	2330      	movle	r3, #48	@ 0x30
 80068b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80068b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80068ba:	1b92      	subs	r2, r2, r6
 80068bc:	6122      	str	r2, [r4, #16]
 80068be:	f8cd a000 	str.w	sl, [sp]
 80068c2:	464b      	mov	r3, r9
 80068c4:	aa03      	add	r2, sp, #12
 80068c6:	4621      	mov	r1, r4
 80068c8:	4640      	mov	r0, r8
 80068ca:	f7ff fee7 	bl	800669c <_printf_common>
 80068ce:	3001      	adds	r0, #1
 80068d0:	d14a      	bne.n	8006968 <_printf_i+0x1f0>
 80068d2:	f04f 30ff 	mov.w	r0, #4294967295
 80068d6:	b004      	add	sp, #16
 80068d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068dc:	6823      	ldr	r3, [r4, #0]
 80068de:	f043 0320 	orr.w	r3, r3, #32
 80068e2:	6023      	str	r3, [r4, #0]
 80068e4:	4832      	ldr	r0, [pc, #200]	@ (80069b0 <_printf_i+0x238>)
 80068e6:	2778      	movs	r7, #120	@ 0x78
 80068e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80068ec:	6823      	ldr	r3, [r4, #0]
 80068ee:	6831      	ldr	r1, [r6, #0]
 80068f0:	061f      	lsls	r7, r3, #24
 80068f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80068f6:	d402      	bmi.n	80068fe <_printf_i+0x186>
 80068f8:	065f      	lsls	r7, r3, #25
 80068fa:	bf48      	it	mi
 80068fc:	b2ad      	uxthmi	r5, r5
 80068fe:	6031      	str	r1, [r6, #0]
 8006900:	07d9      	lsls	r1, r3, #31
 8006902:	bf44      	itt	mi
 8006904:	f043 0320 	orrmi.w	r3, r3, #32
 8006908:	6023      	strmi	r3, [r4, #0]
 800690a:	b11d      	cbz	r5, 8006914 <_printf_i+0x19c>
 800690c:	2310      	movs	r3, #16
 800690e:	e7ad      	b.n	800686c <_printf_i+0xf4>
 8006910:	4826      	ldr	r0, [pc, #152]	@ (80069ac <_printf_i+0x234>)
 8006912:	e7e9      	b.n	80068e8 <_printf_i+0x170>
 8006914:	6823      	ldr	r3, [r4, #0]
 8006916:	f023 0320 	bic.w	r3, r3, #32
 800691a:	6023      	str	r3, [r4, #0]
 800691c:	e7f6      	b.n	800690c <_printf_i+0x194>
 800691e:	4616      	mov	r6, r2
 8006920:	e7bd      	b.n	800689e <_printf_i+0x126>
 8006922:	6833      	ldr	r3, [r6, #0]
 8006924:	6825      	ldr	r5, [r4, #0]
 8006926:	6961      	ldr	r1, [r4, #20]
 8006928:	1d18      	adds	r0, r3, #4
 800692a:	6030      	str	r0, [r6, #0]
 800692c:	062e      	lsls	r6, r5, #24
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	d501      	bpl.n	8006936 <_printf_i+0x1be>
 8006932:	6019      	str	r1, [r3, #0]
 8006934:	e002      	b.n	800693c <_printf_i+0x1c4>
 8006936:	0668      	lsls	r0, r5, #25
 8006938:	d5fb      	bpl.n	8006932 <_printf_i+0x1ba>
 800693a:	8019      	strh	r1, [r3, #0]
 800693c:	2300      	movs	r3, #0
 800693e:	6123      	str	r3, [r4, #16]
 8006940:	4616      	mov	r6, r2
 8006942:	e7bc      	b.n	80068be <_printf_i+0x146>
 8006944:	6833      	ldr	r3, [r6, #0]
 8006946:	1d1a      	adds	r2, r3, #4
 8006948:	6032      	str	r2, [r6, #0]
 800694a:	681e      	ldr	r6, [r3, #0]
 800694c:	6862      	ldr	r2, [r4, #4]
 800694e:	2100      	movs	r1, #0
 8006950:	4630      	mov	r0, r6
 8006952:	f7f9 fc45 	bl	80001e0 <memchr>
 8006956:	b108      	cbz	r0, 800695c <_printf_i+0x1e4>
 8006958:	1b80      	subs	r0, r0, r6
 800695a:	6060      	str	r0, [r4, #4]
 800695c:	6863      	ldr	r3, [r4, #4]
 800695e:	6123      	str	r3, [r4, #16]
 8006960:	2300      	movs	r3, #0
 8006962:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006966:	e7aa      	b.n	80068be <_printf_i+0x146>
 8006968:	6923      	ldr	r3, [r4, #16]
 800696a:	4632      	mov	r2, r6
 800696c:	4649      	mov	r1, r9
 800696e:	4640      	mov	r0, r8
 8006970:	47d0      	blx	sl
 8006972:	3001      	adds	r0, #1
 8006974:	d0ad      	beq.n	80068d2 <_printf_i+0x15a>
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	079b      	lsls	r3, r3, #30
 800697a:	d413      	bmi.n	80069a4 <_printf_i+0x22c>
 800697c:	68e0      	ldr	r0, [r4, #12]
 800697e:	9b03      	ldr	r3, [sp, #12]
 8006980:	4298      	cmp	r0, r3
 8006982:	bfb8      	it	lt
 8006984:	4618      	movlt	r0, r3
 8006986:	e7a6      	b.n	80068d6 <_printf_i+0x15e>
 8006988:	2301      	movs	r3, #1
 800698a:	4632      	mov	r2, r6
 800698c:	4649      	mov	r1, r9
 800698e:	4640      	mov	r0, r8
 8006990:	47d0      	blx	sl
 8006992:	3001      	adds	r0, #1
 8006994:	d09d      	beq.n	80068d2 <_printf_i+0x15a>
 8006996:	3501      	adds	r5, #1
 8006998:	68e3      	ldr	r3, [r4, #12]
 800699a:	9903      	ldr	r1, [sp, #12]
 800699c:	1a5b      	subs	r3, r3, r1
 800699e:	42ab      	cmp	r3, r5
 80069a0:	dcf2      	bgt.n	8006988 <_printf_i+0x210>
 80069a2:	e7eb      	b.n	800697c <_printf_i+0x204>
 80069a4:	2500      	movs	r5, #0
 80069a6:	f104 0619 	add.w	r6, r4, #25
 80069aa:	e7f5      	b.n	8006998 <_printf_i+0x220>
 80069ac:	0800a8de 	.word	0x0800a8de
 80069b0:	0800a8ef 	.word	0x0800a8ef

080069b4 <_scanf_float>:
 80069b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b8:	b087      	sub	sp, #28
 80069ba:	4691      	mov	r9, r2
 80069bc:	9303      	str	r3, [sp, #12]
 80069be:	688b      	ldr	r3, [r1, #8]
 80069c0:	1e5a      	subs	r2, r3, #1
 80069c2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80069c6:	bf81      	itttt	hi
 80069c8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80069cc:	eb03 0b05 	addhi.w	fp, r3, r5
 80069d0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80069d4:	608b      	strhi	r3, [r1, #8]
 80069d6:	680b      	ldr	r3, [r1, #0]
 80069d8:	460a      	mov	r2, r1
 80069da:	f04f 0500 	mov.w	r5, #0
 80069de:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80069e2:	f842 3b1c 	str.w	r3, [r2], #28
 80069e6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80069ea:	4680      	mov	r8, r0
 80069ec:	460c      	mov	r4, r1
 80069ee:	bf98      	it	ls
 80069f0:	f04f 0b00 	movls.w	fp, #0
 80069f4:	9201      	str	r2, [sp, #4]
 80069f6:	4616      	mov	r6, r2
 80069f8:	46aa      	mov	sl, r5
 80069fa:	462f      	mov	r7, r5
 80069fc:	9502      	str	r5, [sp, #8]
 80069fe:	68a2      	ldr	r2, [r4, #8]
 8006a00:	b15a      	cbz	r2, 8006a1a <_scanf_float+0x66>
 8006a02:	f8d9 3000 	ldr.w	r3, [r9]
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	2b4e      	cmp	r3, #78	@ 0x4e
 8006a0a:	d863      	bhi.n	8006ad4 <_scanf_float+0x120>
 8006a0c:	2b40      	cmp	r3, #64	@ 0x40
 8006a0e:	d83b      	bhi.n	8006a88 <_scanf_float+0xd4>
 8006a10:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006a14:	b2c8      	uxtb	r0, r1
 8006a16:	280e      	cmp	r0, #14
 8006a18:	d939      	bls.n	8006a8e <_scanf_float+0xda>
 8006a1a:	b11f      	cbz	r7, 8006a24 <_scanf_float+0x70>
 8006a1c:	6823      	ldr	r3, [r4, #0]
 8006a1e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a22:	6023      	str	r3, [r4, #0]
 8006a24:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a28:	f1ba 0f01 	cmp.w	sl, #1
 8006a2c:	f200 8114 	bhi.w	8006c58 <_scanf_float+0x2a4>
 8006a30:	9b01      	ldr	r3, [sp, #4]
 8006a32:	429e      	cmp	r6, r3
 8006a34:	f200 8105 	bhi.w	8006c42 <_scanf_float+0x28e>
 8006a38:	2001      	movs	r0, #1
 8006a3a:	b007      	add	sp, #28
 8006a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a40:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006a44:	2a0d      	cmp	r2, #13
 8006a46:	d8e8      	bhi.n	8006a1a <_scanf_float+0x66>
 8006a48:	a101      	add	r1, pc, #4	@ (adr r1, 8006a50 <_scanf_float+0x9c>)
 8006a4a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006a4e:	bf00      	nop
 8006a50:	08006b99 	.word	0x08006b99
 8006a54:	08006a1b 	.word	0x08006a1b
 8006a58:	08006a1b 	.word	0x08006a1b
 8006a5c:	08006a1b 	.word	0x08006a1b
 8006a60:	08006bf5 	.word	0x08006bf5
 8006a64:	08006bcf 	.word	0x08006bcf
 8006a68:	08006a1b 	.word	0x08006a1b
 8006a6c:	08006a1b 	.word	0x08006a1b
 8006a70:	08006ba7 	.word	0x08006ba7
 8006a74:	08006a1b 	.word	0x08006a1b
 8006a78:	08006a1b 	.word	0x08006a1b
 8006a7c:	08006a1b 	.word	0x08006a1b
 8006a80:	08006a1b 	.word	0x08006a1b
 8006a84:	08006b63 	.word	0x08006b63
 8006a88:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006a8c:	e7da      	b.n	8006a44 <_scanf_float+0x90>
 8006a8e:	290e      	cmp	r1, #14
 8006a90:	d8c3      	bhi.n	8006a1a <_scanf_float+0x66>
 8006a92:	a001      	add	r0, pc, #4	@ (adr r0, 8006a98 <_scanf_float+0xe4>)
 8006a94:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006a98:	08006b53 	.word	0x08006b53
 8006a9c:	08006a1b 	.word	0x08006a1b
 8006aa0:	08006b53 	.word	0x08006b53
 8006aa4:	08006be3 	.word	0x08006be3
 8006aa8:	08006a1b 	.word	0x08006a1b
 8006aac:	08006af5 	.word	0x08006af5
 8006ab0:	08006b39 	.word	0x08006b39
 8006ab4:	08006b39 	.word	0x08006b39
 8006ab8:	08006b39 	.word	0x08006b39
 8006abc:	08006b39 	.word	0x08006b39
 8006ac0:	08006b39 	.word	0x08006b39
 8006ac4:	08006b39 	.word	0x08006b39
 8006ac8:	08006b39 	.word	0x08006b39
 8006acc:	08006b39 	.word	0x08006b39
 8006ad0:	08006b39 	.word	0x08006b39
 8006ad4:	2b6e      	cmp	r3, #110	@ 0x6e
 8006ad6:	d809      	bhi.n	8006aec <_scanf_float+0x138>
 8006ad8:	2b60      	cmp	r3, #96	@ 0x60
 8006ada:	d8b1      	bhi.n	8006a40 <_scanf_float+0x8c>
 8006adc:	2b54      	cmp	r3, #84	@ 0x54
 8006ade:	d07b      	beq.n	8006bd8 <_scanf_float+0x224>
 8006ae0:	2b59      	cmp	r3, #89	@ 0x59
 8006ae2:	d19a      	bne.n	8006a1a <_scanf_float+0x66>
 8006ae4:	2d07      	cmp	r5, #7
 8006ae6:	d198      	bne.n	8006a1a <_scanf_float+0x66>
 8006ae8:	2508      	movs	r5, #8
 8006aea:	e02f      	b.n	8006b4c <_scanf_float+0x198>
 8006aec:	2b74      	cmp	r3, #116	@ 0x74
 8006aee:	d073      	beq.n	8006bd8 <_scanf_float+0x224>
 8006af0:	2b79      	cmp	r3, #121	@ 0x79
 8006af2:	e7f6      	b.n	8006ae2 <_scanf_float+0x12e>
 8006af4:	6821      	ldr	r1, [r4, #0]
 8006af6:	05c8      	lsls	r0, r1, #23
 8006af8:	d51e      	bpl.n	8006b38 <_scanf_float+0x184>
 8006afa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006afe:	6021      	str	r1, [r4, #0]
 8006b00:	3701      	adds	r7, #1
 8006b02:	f1bb 0f00 	cmp.w	fp, #0
 8006b06:	d003      	beq.n	8006b10 <_scanf_float+0x15c>
 8006b08:	3201      	adds	r2, #1
 8006b0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006b0e:	60a2      	str	r2, [r4, #8]
 8006b10:	68a3      	ldr	r3, [r4, #8]
 8006b12:	3b01      	subs	r3, #1
 8006b14:	60a3      	str	r3, [r4, #8]
 8006b16:	6923      	ldr	r3, [r4, #16]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	6123      	str	r3, [r4, #16]
 8006b1c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006b20:	3b01      	subs	r3, #1
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	f8c9 3004 	str.w	r3, [r9, #4]
 8006b28:	f340 8082 	ble.w	8006c30 <_scanf_float+0x27c>
 8006b2c:	f8d9 3000 	ldr.w	r3, [r9]
 8006b30:	3301      	adds	r3, #1
 8006b32:	f8c9 3000 	str.w	r3, [r9]
 8006b36:	e762      	b.n	80069fe <_scanf_float+0x4a>
 8006b38:	eb1a 0105 	adds.w	r1, sl, r5
 8006b3c:	f47f af6d 	bne.w	8006a1a <_scanf_float+0x66>
 8006b40:	6822      	ldr	r2, [r4, #0]
 8006b42:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006b46:	6022      	str	r2, [r4, #0]
 8006b48:	460d      	mov	r5, r1
 8006b4a:	468a      	mov	sl, r1
 8006b4c:	f806 3b01 	strb.w	r3, [r6], #1
 8006b50:	e7de      	b.n	8006b10 <_scanf_float+0x15c>
 8006b52:	6822      	ldr	r2, [r4, #0]
 8006b54:	0610      	lsls	r0, r2, #24
 8006b56:	f57f af60 	bpl.w	8006a1a <_scanf_float+0x66>
 8006b5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006b5e:	6022      	str	r2, [r4, #0]
 8006b60:	e7f4      	b.n	8006b4c <_scanf_float+0x198>
 8006b62:	f1ba 0f00 	cmp.w	sl, #0
 8006b66:	d10c      	bne.n	8006b82 <_scanf_float+0x1ce>
 8006b68:	b977      	cbnz	r7, 8006b88 <_scanf_float+0x1d4>
 8006b6a:	6822      	ldr	r2, [r4, #0]
 8006b6c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006b70:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006b74:	d108      	bne.n	8006b88 <_scanf_float+0x1d4>
 8006b76:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006b7a:	6022      	str	r2, [r4, #0]
 8006b7c:	f04f 0a01 	mov.w	sl, #1
 8006b80:	e7e4      	b.n	8006b4c <_scanf_float+0x198>
 8006b82:	f1ba 0f02 	cmp.w	sl, #2
 8006b86:	d050      	beq.n	8006c2a <_scanf_float+0x276>
 8006b88:	2d01      	cmp	r5, #1
 8006b8a:	d002      	beq.n	8006b92 <_scanf_float+0x1de>
 8006b8c:	2d04      	cmp	r5, #4
 8006b8e:	f47f af44 	bne.w	8006a1a <_scanf_float+0x66>
 8006b92:	3501      	adds	r5, #1
 8006b94:	b2ed      	uxtb	r5, r5
 8006b96:	e7d9      	b.n	8006b4c <_scanf_float+0x198>
 8006b98:	f1ba 0f01 	cmp.w	sl, #1
 8006b9c:	f47f af3d 	bne.w	8006a1a <_scanf_float+0x66>
 8006ba0:	f04f 0a02 	mov.w	sl, #2
 8006ba4:	e7d2      	b.n	8006b4c <_scanf_float+0x198>
 8006ba6:	b975      	cbnz	r5, 8006bc6 <_scanf_float+0x212>
 8006ba8:	2f00      	cmp	r7, #0
 8006baa:	f47f af37 	bne.w	8006a1c <_scanf_float+0x68>
 8006bae:	6822      	ldr	r2, [r4, #0]
 8006bb0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006bb4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006bb8:	f040 8103 	bne.w	8006dc2 <_scanf_float+0x40e>
 8006bbc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006bc0:	6022      	str	r2, [r4, #0]
 8006bc2:	2501      	movs	r5, #1
 8006bc4:	e7c2      	b.n	8006b4c <_scanf_float+0x198>
 8006bc6:	2d03      	cmp	r5, #3
 8006bc8:	d0e3      	beq.n	8006b92 <_scanf_float+0x1de>
 8006bca:	2d05      	cmp	r5, #5
 8006bcc:	e7df      	b.n	8006b8e <_scanf_float+0x1da>
 8006bce:	2d02      	cmp	r5, #2
 8006bd0:	f47f af23 	bne.w	8006a1a <_scanf_float+0x66>
 8006bd4:	2503      	movs	r5, #3
 8006bd6:	e7b9      	b.n	8006b4c <_scanf_float+0x198>
 8006bd8:	2d06      	cmp	r5, #6
 8006bda:	f47f af1e 	bne.w	8006a1a <_scanf_float+0x66>
 8006bde:	2507      	movs	r5, #7
 8006be0:	e7b4      	b.n	8006b4c <_scanf_float+0x198>
 8006be2:	6822      	ldr	r2, [r4, #0]
 8006be4:	0591      	lsls	r1, r2, #22
 8006be6:	f57f af18 	bpl.w	8006a1a <_scanf_float+0x66>
 8006bea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006bee:	6022      	str	r2, [r4, #0]
 8006bf0:	9702      	str	r7, [sp, #8]
 8006bf2:	e7ab      	b.n	8006b4c <_scanf_float+0x198>
 8006bf4:	6822      	ldr	r2, [r4, #0]
 8006bf6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006bfa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006bfe:	d005      	beq.n	8006c0c <_scanf_float+0x258>
 8006c00:	0550      	lsls	r0, r2, #21
 8006c02:	f57f af0a 	bpl.w	8006a1a <_scanf_float+0x66>
 8006c06:	2f00      	cmp	r7, #0
 8006c08:	f000 80db 	beq.w	8006dc2 <_scanf_float+0x40e>
 8006c0c:	0591      	lsls	r1, r2, #22
 8006c0e:	bf58      	it	pl
 8006c10:	9902      	ldrpl	r1, [sp, #8]
 8006c12:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006c16:	bf58      	it	pl
 8006c18:	1a79      	subpl	r1, r7, r1
 8006c1a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006c1e:	bf58      	it	pl
 8006c20:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006c24:	6022      	str	r2, [r4, #0]
 8006c26:	2700      	movs	r7, #0
 8006c28:	e790      	b.n	8006b4c <_scanf_float+0x198>
 8006c2a:	f04f 0a03 	mov.w	sl, #3
 8006c2e:	e78d      	b.n	8006b4c <_scanf_float+0x198>
 8006c30:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006c34:	4649      	mov	r1, r9
 8006c36:	4640      	mov	r0, r8
 8006c38:	4798      	blx	r3
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	f43f aedf 	beq.w	80069fe <_scanf_float+0x4a>
 8006c40:	e6eb      	b.n	8006a1a <_scanf_float+0x66>
 8006c42:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c4a:	464a      	mov	r2, r9
 8006c4c:	4640      	mov	r0, r8
 8006c4e:	4798      	blx	r3
 8006c50:	6923      	ldr	r3, [r4, #16]
 8006c52:	3b01      	subs	r3, #1
 8006c54:	6123      	str	r3, [r4, #16]
 8006c56:	e6eb      	b.n	8006a30 <_scanf_float+0x7c>
 8006c58:	1e6b      	subs	r3, r5, #1
 8006c5a:	2b06      	cmp	r3, #6
 8006c5c:	d824      	bhi.n	8006ca8 <_scanf_float+0x2f4>
 8006c5e:	2d02      	cmp	r5, #2
 8006c60:	d836      	bhi.n	8006cd0 <_scanf_float+0x31c>
 8006c62:	9b01      	ldr	r3, [sp, #4]
 8006c64:	429e      	cmp	r6, r3
 8006c66:	f67f aee7 	bls.w	8006a38 <_scanf_float+0x84>
 8006c6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c72:	464a      	mov	r2, r9
 8006c74:	4640      	mov	r0, r8
 8006c76:	4798      	blx	r3
 8006c78:	6923      	ldr	r3, [r4, #16]
 8006c7a:	3b01      	subs	r3, #1
 8006c7c:	6123      	str	r3, [r4, #16]
 8006c7e:	e7f0      	b.n	8006c62 <_scanf_float+0x2ae>
 8006c80:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c84:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006c88:	464a      	mov	r2, r9
 8006c8a:	4640      	mov	r0, r8
 8006c8c:	4798      	blx	r3
 8006c8e:	6923      	ldr	r3, [r4, #16]
 8006c90:	3b01      	subs	r3, #1
 8006c92:	6123      	str	r3, [r4, #16]
 8006c94:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c98:	fa5f fa8a 	uxtb.w	sl, sl
 8006c9c:	f1ba 0f02 	cmp.w	sl, #2
 8006ca0:	d1ee      	bne.n	8006c80 <_scanf_float+0x2cc>
 8006ca2:	3d03      	subs	r5, #3
 8006ca4:	b2ed      	uxtb	r5, r5
 8006ca6:	1b76      	subs	r6, r6, r5
 8006ca8:	6823      	ldr	r3, [r4, #0]
 8006caa:	05da      	lsls	r2, r3, #23
 8006cac:	d530      	bpl.n	8006d10 <_scanf_float+0x35c>
 8006cae:	055b      	lsls	r3, r3, #21
 8006cb0:	d511      	bpl.n	8006cd6 <_scanf_float+0x322>
 8006cb2:	9b01      	ldr	r3, [sp, #4]
 8006cb4:	429e      	cmp	r6, r3
 8006cb6:	f67f aebf 	bls.w	8006a38 <_scanf_float+0x84>
 8006cba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006cbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006cc2:	464a      	mov	r2, r9
 8006cc4:	4640      	mov	r0, r8
 8006cc6:	4798      	blx	r3
 8006cc8:	6923      	ldr	r3, [r4, #16]
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	6123      	str	r3, [r4, #16]
 8006cce:	e7f0      	b.n	8006cb2 <_scanf_float+0x2fe>
 8006cd0:	46aa      	mov	sl, r5
 8006cd2:	46b3      	mov	fp, r6
 8006cd4:	e7de      	b.n	8006c94 <_scanf_float+0x2e0>
 8006cd6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006cda:	6923      	ldr	r3, [r4, #16]
 8006cdc:	2965      	cmp	r1, #101	@ 0x65
 8006cde:	f103 33ff 	add.w	r3, r3, #4294967295
 8006ce2:	f106 35ff 	add.w	r5, r6, #4294967295
 8006ce6:	6123      	str	r3, [r4, #16]
 8006ce8:	d00c      	beq.n	8006d04 <_scanf_float+0x350>
 8006cea:	2945      	cmp	r1, #69	@ 0x45
 8006cec:	d00a      	beq.n	8006d04 <_scanf_float+0x350>
 8006cee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006cf2:	464a      	mov	r2, r9
 8006cf4:	4640      	mov	r0, r8
 8006cf6:	4798      	blx	r3
 8006cf8:	6923      	ldr	r3, [r4, #16]
 8006cfa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006cfe:	3b01      	subs	r3, #1
 8006d00:	1eb5      	subs	r5, r6, #2
 8006d02:	6123      	str	r3, [r4, #16]
 8006d04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006d08:	464a      	mov	r2, r9
 8006d0a:	4640      	mov	r0, r8
 8006d0c:	4798      	blx	r3
 8006d0e:	462e      	mov	r6, r5
 8006d10:	6822      	ldr	r2, [r4, #0]
 8006d12:	f012 0210 	ands.w	r2, r2, #16
 8006d16:	d001      	beq.n	8006d1c <_scanf_float+0x368>
 8006d18:	2000      	movs	r0, #0
 8006d1a:	e68e      	b.n	8006a3a <_scanf_float+0x86>
 8006d1c:	7032      	strb	r2, [r6, #0]
 8006d1e:	6823      	ldr	r3, [r4, #0]
 8006d20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006d24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d28:	d125      	bne.n	8006d76 <_scanf_float+0x3c2>
 8006d2a:	9b02      	ldr	r3, [sp, #8]
 8006d2c:	429f      	cmp	r7, r3
 8006d2e:	d00a      	beq.n	8006d46 <_scanf_float+0x392>
 8006d30:	1bda      	subs	r2, r3, r7
 8006d32:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006d36:	429e      	cmp	r6, r3
 8006d38:	bf28      	it	cs
 8006d3a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006d3e:	4922      	ldr	r1, [pc, #136]	@ (8006dc8 <_scanf_float+0x414>)
 8006d40:	4630      	mov	r0, r6
 8006d42:	f000 f93d 	bl	8006fc0 <siprintf>
 8006d46:	9901      	ldr	r1, [sp, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	4640      	mov	r0, r8
 8006d4c:	f002 fc28 	bl	80095a0 <_strtod_r>
 8006d50:	9b03      	ldr	r3, [sp, #12]
 8006d52:	6821      	ldr	r1, [r4, #0]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f011 0f02 	tst.w	r1, #2
 8006d5a:	ec57 6b10 	vmov	r6, r7, d0
 8006d5e:	f103 0204 	add.w	r2, r3, #4
 8006d62:	d015      	beq.n	8006d90 <_scanf_float+0x3dc>
 8006d64:	9903      	ldr	r1, [sp, #12]
 8006d66:	600a      	str	r2, [r1, #0]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	e9c3 6700 	strd	r6, r7, [r3]
 8006d6e:	68e3      	ldr	r3, [r4, #12]
 8006d70:	3301      	adds	r3, #1
 8006d72:	60e3      	str	r3, [r4, #12]
 8006d74:	e7d0      	b.n	8006d18 <_scanf_float+0x364>
 8006d76:	9b04      	ldr	r3, [sp, #16]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d0e4      	beq.n	8006d46 <_scanf_float+0x392>
 8006d7c:	9905      	ldr	r1, [sp, #20]
 8006d7e:	230a      	movs	r3, #10
 8006d80:	3101      	adds	r1, #1
 8006d82:	4640      	mov	r0, r8
 8006d84:	f002 fc8c 	bl	80096a0 <_strtol_r>
 8006d88:	9b04      	ldr	r3, [sp, #16]
 8006d8a:	9e05      	ldr	r6, [sp, #20]
 8006d8c:	1ac2      	subs	r2, r0, r3
 8006d8e:	e7d0      	b.n	8006d32 <_scanf_float+0x37e>
 8006d90:	f011 0f04 	tst.w	r1, #4
 8006d94:	9903      	ldr	r1, [sp, #12]
 8006d96:	600a      	str	r2, [r1, #0]
 8006d98:	d1e6      	bne.n	8006d68 <_scanf_float+0x3b4>
 8006d9a:	681d      	ldr	r5, [r3, #0]
 8006d9c:	4632      	mov	r2, r6
 8006d9e:	463b      	mov	r3, r7
 8006da0:	4630      	mov	r0, r6
 8006da2:	4639      	mov	r1, r7
 8006da4:	f7f9 feca 	bl	8000b3c <__aeabi_dcmpun>
 8006da8:	b128      	cbz	r0, 8006db6 <_scanf_float+0x402>
 8006daa:	4808      	ldr	r0, [pc, #32]	@ (8006dcc <_scanf_float+0x418>)
 8006dac:	f000 f9ee 	bl	800718c <nanf>
 8006db0:	ed85 0a00 	vstr	s0, [r5]
 8006db4:	e7db      	b.n	8006d6e <_scanf_float+0x3ba>
 8006db6:	4630      	mov	r0, r6
 8006db8:	4639      	mov	r1, r7
 8006dba:	f7f9 ff1d 	bl	8000bf8 <__aeabi_d2f>
 8006dbe:	6028      	str	r0, [r5, #0]
 8006dc0:	e7d5      	b.n	8006d6e <_scanf_float+0x3ba>
 8006dc2:	2700      	movs	r7, #0
 8006dc4:	e62e      	b.n	8006a24 <_scanf_float+0x70>
 8006dc6:	bf00      	nop
 8006dc8:	0800a900 	.word	0x0800a900
 8006dcc:	0800aa41 	.word	0x0800aa41

08006dd0 <std>:
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	b510      	push	{r4, lr}
 8006dd4:	4604      	mov	r4, r0
 8006dd6:	e9c0 3300 	strd	r3, r3, [r0]
 8006dda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006dde:	6083      	str	r3, [r0, #8]
 8006de0:	8181      	strh	r1, [r0, #12]
 8006de2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006de4:	81c2      	strh	r2, [r0, #14]
 8006de6:	6183      	str	r3, [r0, #24]
 8006de8:	4619      	mov	r1, r3
 8006dea:	2208      	movs	r2, #8
 8006dec:	305c      	adds	r0, #92	@ 0x5c
 8006dee:	f000 f94c 	bl	800708a <memset>
 8006df2:	4b0d      	ldr	r3, [pc, #52]	@ (8006e28 <std+0x58>)
 8006df4:	6263      	str	r3, [r4, #36]	@ 0x24
 8006df6:	4b0d      	ldr	r3, [pc, #52]	@ (8006e2c <std+0x5c>)
 8006df8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8006e30 <std+0x60>)
 8006dfc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8006e34 <std+0x64>)
 8006e00:	6323      	str	r3, [r4, #48]	@ 0x30
 8006e02:	4b0d      	ldr	r3, [pc, #52]	@ (8006e38 <std+0x68>)
 8006e04:	6224      	str	r4, [r4, #32]
 8006e06:	429c      	cmp	r4, r3
 8006e08:	d006      	beq.n	8006e18 <std+0x48>
 8006e0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e0e:	4294      	cmp	r4, r2
 8006e10:	d002      	beq.n	8006e18 <std+0x48>
 8006e12:	33d0      	adds	r3, #208	@ 0xd0
 8006e14:	429c      	cmp	r4, r3
 8006e16:	d105      	bne.n	8006e24 <std+0x54>
 8006e18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e20:	f000 b9b0 	b.w	8007184 <__retarget_lock_init_recursive>
 8006e24:	bd10      	pop	{r4, pc}
 8006e26:	bf00      	nop
 8006e28:	08007005 	.word	0x08007005
 8006e2c:	08007027 	.word	0x08007027
 8006e30:	0800705f 	.word	0x0800705f
 8006e34:	08007083 	.word	0x08007083
 8006e38:	20000488 	.word	0x20000488

08006e3c <stdio_exit_handler>:
 8006e3c:	4a02      	ldr	r2, [pc, #8]	@ (8006e48 <stdio_exit_handler+0xc>)
 8006e3e:	4903      	ldr	r1, [pc, #12]	@ (8006e4c <stdio_exit_handler+0x10>)
 8006e40:	4803      	ldr	r0, [pc, #12]	@ (8006e50 <stdio_exit_handler+0x14>)
 8006e42:	f000 b869 	b.w	8006f18 <_fwalk_sglue>
 8006e46:	bf00      	nop
 8006e48:	20000018 	.word	0x20000018
 8006e4c:	08009a5d 	.word	0x08009a5d
 8006e50:	20000028 	.word	0x20000028

08006e54 <cleanup_stdio>:
 8006e54:	6841      	ldr	r1, [r0, #4]
 8006e56:	4b0c      	ldr	r3, [pc, #48]	@ (8006e88 <cleanup_stdio+0x34>)
 8006e58:	4299      	cmp	r1, r3
 8006e5a:	b510      	push	{r4, lr}
 8006e5c:	4604      	mov	r4, r0
 8006e5e:	d001      	beq.n	8006e64 <cleanup_stdio+0x10>
 8006e60:	f002 fdfc 	bl	8009a5c <_fflush_r>
 8006e64:	68a1      	ldr	r1, [r4, #8]
 8006e66:	4b09      	ldr	r3, [pc, #36]	@ (8006e8c <cleanup_stdio+0x38>)
 8006e68:	4299      	cmp	r1, r3
 8006e6a:	d002      	beq.n	8006e72 <cleanup_stdio+0x1e>
 8006e6c:	4620      	mov	r0, r4
 8006e6e:	f002 fdf5 	bl	8009a5c <_fflush_r>
 8006e72:	68e1      	ldr	r1, [r4, #12]
 8006e74:	4b06      	ldr	r3, [pc, #24]	@ (8006e90 <cleanup_stdio+0x3c>)
 8006e76:	4299      	cmp	r1, r3
 8006e78:	d004      	beq.n	8006e84 <cleanup_stdio+0x30>
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e80:	f002 bdec 	b.w	8009a5c <_fflush_r>
 8006e84:	bd10      	pop	{r4, pc}
 8006e86:	bf00      	nop
 8006e88:	20000488 	.word	0x20000488
 8006e8c:	200004f0 	.word	0x200004f0
 8006e90:	20000558 	.word	0x20000558

08006e94 <global_stdio_init.part.0>:
 8006e94:	b510      	push	{r4, lr}
 8006e96:	4b0b      	ldr	r3, [pc, #44]	@ (8006ec4 <global_stdio_init.part.0+0x30>)
 8006e98:	4c0b      	ldr	r4, [pc, #44]	@ (8006ec8 <global_stdio_init.part.0+0x34>)
 8006e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8006ecc <global_stdio_init.part.0+0x38>)
 8006e9c:	601a      	str	r2, [r3, #0]
 8006e9e:	4620      	mov	r0, r4
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	2104      	movs	r1, #4
 8006ea4:	f7ff ff94 	bl	8006dd0 <std>
 8006ea8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006eac:	2201      	movs	r2, #1
 8006eae:	2109      	movs	r1, #9
 8006eb0:	f7ff ff8e 	bl	8006dd0 <std>
 8006eb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006eb8:	2202      	movs	r2, #2
 8006eba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ebe:	2112      	movs	r1, #18
 8006ec0:	f7ff bf86 	b.w	8006dd0 <std>
 8006ec4:	200005c0 	.word	0x200005c0
 8006ec8:	20000488 	.word	0x20000488
 8006ecc:	08006e3d 	.word	0x08006e3d

08006ed0 <__sfp_lock_acquire>:
 8006ed0:	4801      	ldr	r0, [pc, #4]	@ (8006ed8 <__sfp_lock_acquire+0x8>)
 8006ed2:	f000 b958 	b.w	8007186 <__retarget_lock_acquire_recursive>
 8006ed6:	bf00      	nop
 8006ed8:	200005c9 	.word	0x200005c9

08006edc <__sfp_lock_release>:
 8006edc:	4801      	ldr	r0, [pc, #4]	@ (8006ee4 <__sfp_lock_release+0x8>)
 8006ede:	f000 b953 	b.w	8007188 <__retarget_lock_release_recursive>
 8006ee2:	bf00      	nop
 8006ee4:	200005c9 	.word	0x200005c9

08006ee8 <__sinit>:
 8006ee8:	b510      	push	{r4, lr}
 8006eea:	4604      	mov	r4, r0
 8006eec:	f7ff fff0 	bl	8006ed0 <__sfp_lock_acquire>
 8006ef0:	6a23      	ldr	r3, [r4, #32]
 8006ef2:	b11b      	cbz	r3, 8006efc <__sinit+0x14>
 8006ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ef8:	f7ff bff0 	b.w	8006edc <__sfp_lock_release>
 8006efc:	4b04      	ldr	r3, [pc, #16]	@ (8006f10 <__sinit+0x28>)
 8006efe:	6223      	str	r3, [r4, #32]
 8006f00:	4b04      	ldr	r3, [pc, #16]	@ (8006f14 <__sinit+0x2c>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d1f5      	bne.n	8006ef4 <__sinit+0xc>
 8006f08:	f7ff ffc4 	bl	8006e94 <global_stdio_init.part.0>
 8006f0c:	e7f2      	b.n	8006ef4 <__sinit+0xc>
 8006f0e:	bf00      	nop
 8006f10:	08006e55 	.word	0x08006e55
 8006f14:	200005c0 	.word	0x200005c0

08006f18 <_fwalk_sglue>:
 8006f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f1c:	4607      	mov	r7, r0
 8006f1e:	4688      	mov	r8, r1
 8006f20:	4614      	mov	r4, r2
 8006f22:	2600      	movs	r6, #0
 8006f24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f28:	f1b9 0901 	subs.w	r9, r9, #1
 8006f2c:	d505      	bpl.n	8006f3a <_fwalk_sglue+0x22>
 8006f2e:	6824      	ldr	r4, [r4, #0]
 8006f30:	2c00      	cmp	r4, #0
 8006f32:	d1f7      	bne.n	8006f24 <_fwalk_sglue+0xc>
 8006f34:	4630      	mov	r0, r6
 8006f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f3a:	89ab      	ldrh	r3, [r5, #12]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d907      	bls.n	8006f50 <_fwalk_sglue+0x38>
 8006f40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f44:	3301      	adds	r3, #1
 8006f46:	d003      	beq.n	8006f50 <_fwalk_sglue+0x38>
 8006f48:	4629      	mov	r1, r5
 8006f4a:	4638      	mov	r0, r7
 8006f4c:	47c0      	blx	r8
 8006f4e:	4306      	orrs	r6, r0
 8006f50:	3568      	adds	r5, #104	@ 0x68
 8006f52:	e7e9      	b.n	8006f28 <_fwalk_sglue+0x10>

08006f54 <sniprintf>:
 8006f54:	b40c      	push	{r2, r3}
 8006f56:	b530      	push	{r4, r5, lr}
 8006f58:	4b18      	ldr	r3, [pc, #96]	@ (8006fbc <sniprintf+0x68>)
 8006f5a:	1e0c      	subs	r4, r1, #0
 8006f5c:	681d      	ldr	r5, [r3, #0]
 8006f5e:	b09d      	sub	sp, #116	@ 0x74
 8006f60:	da08      	bge.n	8006f74 <sniprintf+0x20>
 8006f62:	238b      	movs	r3, #139	@ 0x8b
 8006f64:	602b      	str	r3, [r5, #0]
 8006f66:	f04f 30ff 	mov.w	r0, #4294967295
 8006f6a:	b01d      	add	sp, #116	@ 0x74
 8006f6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f70:	b002      	add	sp, #8
 8006f72:	4770      	bx	lr
 8006f74:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006f78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006f7c:	f04f 0300 	mov.w	r3, #0
 8006f80:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006f82:	bf14      	ite	ne
 8006f84:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f88:	4623      	moveq	r3, r4
 8006f8a:	9304      	str	r3, [sp, #16]
 8006f8c:	9307      	str	r3, [sp, #28]
 8006f8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006f92:	9002      	str	r0, [sp, #8]
 8006f94:	9006      	str	r0, [sp, #24]
 8006f96:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006f9a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006f9c:	ab21      	add	r3, sp, #132	@ 0x84
 8006f9e:	a902      	add	r1, sp, #8
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	9301      	str	r3, [sp, #4]
 8006fa4:	f002 fbda 	bl	800975c <_svfiprintf_r>
 8006fa8:	1c43      	adds	r3, r0, #1
 8006faa:	bfbc      	itt	lt
 8006fac:	238b      	movlt	r3, #139	@ 0x8b
 8006fae:	602b      	strlt	r3, [r5, #0]
 8006fb0:	2c00      	cmp	r4, #0
 8006fb2:	d0da      	beq.n	8006f6a <sniprintf+0x16>
 8006fb4:	9b02      	ldr	r3, [sp, #8]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	701a      	strb	r2, [r3, #0]
 8006fba:	e7d6      	b.n	8006f6a <sniprintf+0x16>
 8006fbc:	20000024 	.word	0x20000024

08006fc0 <siprintf>:
 8006fc0:	b40e      	push	{r1, r2, r3}
 8006fc2:	b510      	push	{r4, lr}
 8006fc4:	b09d      	sub	sp, #116	@ 0x74
 8006fc6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006fc8:	9002      	str	r0, [sp, #8]
 8006fca:	9006      	str	r0, [sp, #24]
 8006fcc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006fd0:	480a      	ldr	r0, [pc, #40]	@ (8006ffc <siprintf+0x3c>)
 8006fd2:	9107      	str	r1, [sp, #28]
 8006fd4:	9104      	str	r1, [sp, #16]
 8006fd6:	490a      	ldr	r1, [pc, #40]	@ (8007000 <siprintf+0x40>)
 8006fd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fdc:	9105      	str	r1, [sp, #20]
 8006fde:	2400      	movs	r4, #0
 8006fe0:	a902      	add	r1, sp, #8
 8006fe2:	6800      	ldr	r0, [r0, #0]
 8006fe4:	9301      	str	r3, [sp, #4]
 8006fe6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006fe8:	f002 fbb8 	bl	800975c <_svfiprintf_r>
 8006fec:	9b02      	ldr	r3, [sp, #8]
 8006fee:	701c      	strb	r4, [r3, #0]
 8006ff0:	b01d      	add	sp, #116	@ 0x74
 8006ff2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ff6:	b003      	add	sp, #12
 8006ff8:	4770      	bx	lr
 8006ffa:	bf00      	nop
 8006ffc:	20000024 	.word	0x20000024
 8007000:	ffff0208 	.word	0xffff0208

08007004 <__sread>:
 8007004:	b510      	push	{r4, lr}
 8007006:	460c      	mov	r4, r1
 8007008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800700c:	f000 f86c 	bl	80070e8 <_read_r>
 8007010:	2800      	cmp	r0, #0
 8007012:	bfab      	itete	ge
 8007014:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007016:	89a3      	ldrhlt	r3, [r4, #12]
 8007018:	181b      	addge	r3, r3, r0
 800701a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800701e:	bfac      	ite	ge
 8007020:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007022:	81a3      	strhlt	r3, [r4, #12]
 8007024:	bd10      	pop	{r4, pc}

08007026 <__swrite>:
 8007026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800702a:	461f      	mov	r7, r3
 800702c:	898b      	ldrh	r3, [r1, #12]
 800702e:	05db      	lsls	r3, r3, #23
 8007030:	4605      	mov	r5, r0
 8007032:	460c      	mov	r4, r1
 8007034:	4616      	mov	r6, r2
 8007036:	d505      	bpl.n	8007044 <__swrite+0x1e>
 8007038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800703c:	2302      	movs	r3, #2
 800703e:	2200      	movs	r2, #0
 8007040:	f000 f840 	bl	80070c4 <_lseek_r>
 8007044:	89a3      	ldrh	r3, [r4, #12]
 8007046:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800704a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800704e:	81a3      	strh	r3, [r4, #12]
 8007050:	4632      	mov	r2, r6
 8007052:	463b      	mov	r3, r7
 8007054:	4628      	mov	r0, r5
 8007056:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800705a:	f000 b857 	b.w	800710c <_write_r>

0800705e <__sseek>:
 800705e:	b510      	push	{r4, lr}
 8007060:	460c      	mov	r4, r1
 8007062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007066:	f000 f82d 	bl	80070c4 <_lseek_r>
 800706a:	1c43      	adds	r3, r0, #1
 800706c:	89a3      	ldrh	r3, [r4, #12]
 800706e:	bf15      	itete	ne
 8007070:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007072:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007076:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800707a:	81a3      	strheq	r3, [r4, #12]
 800707c:	bf18      	it	ne
 800707e:	81a3      	strhne	r3, [r4, #12]
 8007080:	bd10      	pop	{r4, pc}

08007082 <__sclose>:
 8007082:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007086:	f000 b80d 	b.w	80070a4 <_close_r>

0800708a <memset>:
 800708a:	4402      	add	r2, r0
 800708c:	4603      	mov	r3, r0
 800708e:	4293      	cmp	r3, r2
 8007090:	d100      	bne.n	8007094 <memset+0xa>
 8007092:	4770      	bx	lr
 8007094:	f803 1b01 	strb.w	r1, [r3], #1
 8007098:	e7f9      	b.n	800708e <memset+0x4>
	...

0800709c <_localeconv_r>:
 800709c:	4800      	ldr	r0, [pc, #0]	@ (80070a0 <_localeconv_r+0x4>)
 800709e:	4770      	bx	lr
 80070a0:	20000164 	.word	0x20000164

080070a4 <_close_r>:
 80070a4:	b538      	push	{r3, r4, r5, lr}
 80070a6:	4d06      	ldr	r5, [pc, #24]	@ (80070c0 <_close_r+0x1c>)
 80070a8:	2300      	movs	r3, #0
 80070aa:	4604      	mov	r4, r0
 80070ac:	4608      	mov	r0, r1
 80070ae:	602b      	str	r3, [r5, #0]
 80070b0:	f7fb fb46 	bl	8002740 <_close>
 80070b4:	1c43      	adds	r3, r0, #1
 80070b6:	d102      	bne.n	80070be <_close_r+0x1a>
 80070b8:	682b      	ldr	r3, [r5, #0]
 80070ba:	b103      	cbz	r3, 80070be <_close_r+0x1a>
 80070bc:	6023      	str	r3, [r4, #0]
 80070be:	bd38      	pop	{r3, r4, r5, pc}
 80070c0:	200005c4 	.word	0x200005c4

080070c4 <_lseek_r>:
 80070c4:	b538      	push	{r3, r4, r5, lr}
 80070c6:	4d07      	ldr	r5, [pc, #28]	@ (80070e4 <_lseek_r+0x20>)
 80070c8:	4604      	mov	r4, r0
 80070ca:	4608      	mov	r0, r1
 80070cc:	4611      	mov	r1, r2
 80070ce:	2200      	movs	r2, #0
 80070d0:	602a      	str	r2, [r5, #0]
 80070d2:	461a      	mov	r2, r3
 80070d4:	f7fb fb5b 	bl	800278e <_lseek>
 80070d8:	1c43      	adds	r3, r0, #1
 80070da:	d102      	bne.n	80070e2 <_lseek_r+0x1e>
 80070dc:	682b      	ldr	r3, [r5, #0]
 80070de:	b103      	cbz	r3, 80070e2 <_lseek_r+0x1e>
 80070e0:	6023      	str	r3, [r4, #0]
 80070e2:	bd38      	pop	{r3, r4, r5, pc}
 80070e4:	200005c4 	.word	0x200005c4

080070e8 <_read_r>:
 80070e8:	b538      	push	{r3, r4, r5, lr}
 80070ea:	4d07      	ldr	r5, [pc, #28]	@ (8007108 <_read_r+0x20>)
 80070ec:	4604      	mov	r4, r0
 80070ee:	4608      	mov	r0, r1
 80070f0:	4611      	mov	r1, r2
 80070f2:	2200      	movs	r2, #0
 80070f4:	602a      	str	r2, [r5, #0]
 80070f6:	461a      	mov	r2, r3
 80070f8:	f7fb fae9 	bl	80026ce <_read>
 80070fc:	1c43      	adds	r3, r0, #1
 80070fe:	d102      	bne.n	8007106 <_read_r+0x1e>
 8007100:	682b      	ldr	r3, [r5, #0]
 8007102:	b103      	cbz	r3, 8007106 <_read_r+0x1e>
 8007104:	6023      	str	r3, [r4, #0]
 8007106:	bd38      	pop	{r3, r4, r5, pc}
 8007108:	200005c4 	.word	0x200005c4

0800710c <_write_r>:
 800710c:	b538      	push	{r3, r4, r5, lr}
 800710e:	4d07      	ldr	r5, [pc, #28]	@ (800712c <_write_r+0x20>)
 8007110:	4604      	mov	r4, r0
 8007112:	4608      	mov	r0, r1
 8007114:	4611      	mov	r1, r2
 8007116:	2200      	movs	r2, #0
 8007118:	602a      	str	r2, [r5, #0]
 800711a:	461a      	mov	r2, r3
 800711c:	f7fb faf4 	bl	8002708 <_write>
 8007120:	1c43      	adds	r3, r0, #1
 8007122:	d102      	bne.n	800712a <_write_r+0x1e>
 8007124:	682b      	ldr	r3, [r5, #0]
 8007126:	b103      	cbz	r3, 800712a <_write_r+0x1e>
 8007128:	6023      	str	r3, [r4, #0]
 800712a:	bd38      	pop	{r3, r4, r5, pc}
 800712c:	200005c4 	.word	0x200005c4

08007130 <__errno>:
 8007130:	4b01      	ldr	r3, [pc, #4]	@ (8007138 <__errno+0x8>)
 8007132:	6818      	ldr	r0, [r3, #0]
 8007134:	4770      	bx	lr
 8007136:	bf00      	nop
 8007138:	20000024 	.word	0x20000024

0800713c <__libc_init_array>:
 800713c:	b570      	push	{r4, r5, r6, lr}
 800713e:	4d0d      	ldr	r5, [pc, #52]	@ (8007174 <__libc_init_array+0x38>)
 8007140:	4c0d      	ldr	r4, [pc, #52]	@ (8007178 <__libc_init_array+0x3c>)
 8007142:	1b64      	subs	r4, r4, r5
 8007144:	10a4      	asrs	r4, r4, #2
 8007146:	2600      	movs	r6, #0
 8007148:	42a6      	cmp	r6, r4
 800714a:	d109      	bne.n	8007160 <__libc_init_array+0x24>
 800714c:	4d0b      	ldr	r5, [pc, #44]	@ (800717c <__libc_init_array+0x40>)
 800714e:	4c0c      	ldr	r4, [pc, #48]	@ (8007180 <__libc_init_array+0x44>)
 8007150:	f003 fb74 	bl	800a83c <_init>
 8007154:	1b64      	subs	r4, r4, r5
 8007156:	10a4      	asrs	r4, r4, #2
 8007158:	2600      	movs	r6, #0
 800715a:	42a6      	cmp	r6, r4
 800715c:	d105      	bne.n	800716a <__libc_init_array+0x2e>
 800715e:	bd70      	pop	{r4, r5, r6, pc}
 8007160:	f855 3b04 	ldr.w	r3, [r5], #4
 8007164:	4798      	blx	r3
 8007166:	3601      	adds	r6, #1
 8007168:	e7ee      	b.n	8007148 <__libc_init_array+0xc>
 800716a:	f855 3b04 	ldr.w	r3, [r5], #4
 800716e:	4798      	blx	r3
 8007170:	3601      	adds	r6, #1
 8007172:	e7f2      	b.n	800715a <__libc_init_array+0x1e>
 8007174:	0800acfc 	.word	0x0800acfc
 8007178:	0800acfc 	.word	0x0800acfc
 800717c:	0800acfc 	.word	0x0800acfc
 8007180:	0800ad00 	.word	0x0800ad00

08007184 <__retarget_lock_init_recursive>:
 8007184:	4770      	bx	lr

08007186 <__retarget_lock_acquire_recursive>:
 8007186:	4770      	bx	lr

08007188 <__retarget_lock_release_recursive>:
 8007188:	4770      	bx	lr
	...

0800718c <nanf>:
 800718c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007194 <nanf+0x8>
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	7fc00000 	.word	0x7fc00000

08007198 <quorem>:
 8007198:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800719c:	6903      	ldr	r3, [r0, #16]
 800719e:	690c      	ldr	r4, [r1, #16]
 80071a0:	42a3      	cmp	r3, r4
 80071a2:	4607      	mov	r7, r0
 80071a4:	db7e      	blt.n	80072a4 <quorem+0x10c>
 80071a6:	3c01      	subs	r4, #1
 80071a8:	f101 0814 	add.w	r8, r1, #20
 80071ac:	00a3      	lsls	r3, r4, #2
 80071ae:	f100 0514 	add.w	r5, r0, #20
 80071b2:	9300      	str	r3, [sp, #0]
 80071b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071b8:	9301      	str	r3, [sp, #4]
 80071ba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80071be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071c2:	3301      	adds	r3, #1
 80071c4:	429a      	cmp	r2, r3
 80071c6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80071ca:	fbb2 f6f3 	udiv	r6, r2, r3
 80071ce:	d32e      	bcc.n	800722e <quorem+0x96>
 80071d0:	f04f 0a00 	mov.w	sl, #0
 80071d4:	46c4      	mov	ip, r8
 80071d6:	46ae      	mov	lr, r5
 80071d8:	46d3      	mov	fp, sl
 80071da:	f85c 3b04 	ldr.w	r3, [ip], #4
 80071de:	b298      	uxth	r0, r3
 80071e0:	fb06 a000 	mla	r0, r6, r0, sl
 80071e4:	0c02      	lsrs	r2, r0, #16
 80071e6:	0c1b      	lsrs	r3, r3, #16
 80071e8:	fb06 2303 	mla	r3, r6, r3, r2
 80071ec:	f8de 2000 	ldr.w	r2, [lr]
 80071f0:	b280      	uxth	r0, r0
 80071f2:	b292      	uxth	r2, r2
 80071f4:	1a12      	subs	r2, r2, r0
 80071f6:	445a      	add	r2, fp
 80071f8:	f8de 0000 	ldr.w	r0, [lr]
 80071fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007200:	b29b      	uxth	r3, r3
 8007202:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007206:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800720a:	b292      	uxth	r2, r2
 800720c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007210:	45e1      	cmp	r9, ip
 8007212:	f84e 2b04 	str.w	r2, [lr], #4
 8007216:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800721a:	d2de      	bcs.n	80071da <quorem+0x42>
 800721c:	9b00      	ldr	r3, [sp, #0]
 800721e:	58eb      	ldr	r3, [r5, r3]
 8007220:	b92b      	cbnz	r3, 800722e <quorem+0x96>
 8007222:	9b01      	ldr	r3, [sp, #4]
 8007224:	3b04      	subs	r3, #4
 8007226:	429d      	cmp	r5, r3
 8007228:	461a      	mov	r2, r3
 800722a:	d32f      	bcc.n	800728c <quorem+0xf4>
 800722c:	613c      	str	r4, [r7, #16]
 800722e:	4638      	mov	r0, r7
 8007230:	f001 f9c6 	bl	80085c0 <__mcmp>
 8007234:	2800      	cmp	r0, #0
 8007236:	db25      	blt.n	8007284 <quorem+0xec>
 8007238:	4629      	mov	r1, r5
 800723a:	2000      	movs	r0, #0
 800723c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007240:	f8d1 c000 	ldr.w	ip, [r1]
 8007244:	fa1f fe82 	uxth.w	lr, r2
 8007248:	fa1f f38c 	uxth.w	r3, ip
 800724c:	eba3 030e 	sub.w	r3, r3, lr
 8007250:	4403      	add	r3, r0
 8007252:	0c12      	lsrs	r2, r2, #16
 8007254:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007258:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800725c:	b29b      	uxth	r3, r3
 800725e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007262:	45c1      	cmp	r9, r8
 8007264:	f841 3b04 	str.w	r3, [r1], #4
 8007268:	ea4f 4022 	mov.w	r0, r2, asr #16
 800726c:	d2e6      	bcs.n	800723c <quorem+0xa4>
 800726e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007272:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007276:	b922      	cbnz	r2, 8007282 <quorem+0xea>
 8007278:	3b04      	subs	r3, #4
 800727a:	429d      	cmp	r5, r3
 800727c:	461a      	mov	r2, r3
 800727e:	d30b      	bcc.n	8007298 <quorem+0x100>
 8007280:	613c      	str	r4, [r7, #16]
 8007282:	3601      	adds	r6, #1
 8007284:	4630      	mov	r0, r6
 8007286:	b003      	add	sp, #12
 8007288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800728c:	6812      	ldr	r2, [r2, #0]
 800728e:	3b04      	subs	r3, #4
 8007290:	2a00      	cmp	r2, #0
 8007292:	d1cb      	bne.n	800722c <quorem+0x94>
 8007294:	3c01      	subs	r4, #1
 8007296:	e7c6      	b.n	8007226 <quorem+0x8e>
 8007298:	6812      	ldr	r2, [r2, #0]
 800729a:	3b04      	subs	r3, #4
 800729c:	2a00      	cmp	r2, #0
 800729e:	d1ef      	bne.n	8007280 <quorem+0xe8>
 80072a0:	3c01      	subs	r4, #1
 80072a2:	e7ea      	b.n	800727a <quorem+0xe2>
 80072a4:	2000      	movs	r0, #0
 80072a6:	e7ee      	b.n	8007286 <quorem+0xee>

080072a8 <_dtoa_r>:
 80072a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ac:	69c7      	ldr	r7, [r0, #28]
 80072ae:	b097      	sub	sp, #92	@ 0x5c
 80072b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80072b4:	ec55 4b10 	vmov	r4, r5, d0
 80072b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80072ba:	9107      	str	r1, [sp, #28]
 80072bc:	4681      	mov	r9, r0
 80072be:	920c      	str	r2, [sp, #48]	@ 0x30
 80072c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80072c2:	b97f      	cbnz	r7, 80072e4 <_dtoa_r+0x3c>
 80072c4:	2010      	movs	r0, #16
 80072c6:	f000 fe09 	bl	8007edc <malloc>
 80072ca:	4602      	mov	r2, r0
 80072cc:	f8c9 001c 	str.w	r0, [r9, #28]
 80072d0:	b920      	cbnz	r0, 80072dc <_dtoa_r+0x34>
 80072d2:	4ba9      	ldr	r3, [pc, #676]	@ (8007578 <_dtoa_r+0x2d0>)
 80072d4:	21ef      	movs	r1, #239	@ 0xef
 80072d6:	48a9      	ldr	r0, [pc, #676]	@ (800757c <_dtoa_r+0x2d4>)
 80072d8:	f002 fc3a 	bl	8009b50 <__assert_func>
 80072dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80072e0:	6007      	str	r7, [r0, #0]
 80072e2:	60c7      	str	r7, [r0, #12]
 80072e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80072e8:	6819      	ldr	r1, [r3, #0]
 80072ea:	b159      	cbz	r1, 8007304 <_dtoa_r+0x5c>
 80072ec:	685a      	ldr	r2, [r3, #4]
 80072ee:	604a      	str	r2, [r1, #4]
 80072f0:	2301      	movs	r3, #1
 80072f2:	4093      	lsls	r3, r2
 80072f4:	608b      	str	r3, [r1, #8]
 80072f6:	4648      	mov	r0, r9
 80072f8:	f000 fee6 	bl	80080c8 <_Bfree>
 80072fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007300:	2200      	movs	r2, #0
 8007302:	601a      	str	r2, [r3, #0]
 8007304:	1e2b      	subs	r3, r5, #0
 8007306:	bfb9      	ittee	lt
 8007308:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800730c:	9305      	strlt	r3, [sp, #20]
 800730e:	2300      	movge	r3, #0
 8007310:	6033      	strge	r3, [r6, #0]
 8007312:	9f05      	ldr	r7, [sp, #20]
 8007314:	4b9a      	ldr	r3, [pc, #616]	@ (8007580 <_dtoa_r+0x2d8>)
 8007316:	bfbc      	itt	lt
 8007318:	2201      	movlt	r2, #1
 800731a:	6032      	strlt	r2, [r6, #0]
 800731c:	43bb      	bics	r3, r7
 800731e:	d112      	bne.n	8007346 <_dtoa_r+0x9e>
 8007320:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007322:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007326:	6013      	str	r3, [r2, #0]
 8007328:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800732c:	4323      	orrs	r3, r4
 800732e:	f000 855a 	beq.w	8007de6 <_dtoa_r+0xb3e>
 8007332:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007334:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007594 <_dtoa_r+0x2ec>
 8007338:	2b00      	cmp	r3, #0
 800733a:	f000 855c 	beq.w	8007df6 <_dtoa_r+0xb4e>
 800733e:	f10a 0303 	add.w	r3, sl, #3
 8007342:	f000 bd56 	b.w	8007df2 <_dtoa_r+0xb4a>
 8007346:	ed9d 7b04 	vldr	d7, [sp, #16]
 800734a:	2200      	movs	r2, #0
 800734c:	ec51 0b17 	vmov	r0, r1, d7
 8007350:	2300      	movs	r3, #0
 8007352:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007356:	f7f9 fbbf 	bl	8000ad8 <__aeabi_dcmpeq>
 800735a:	4680      	mov	r8, r0
 800735c:	b158      	cbz	r0, 8007376 <_dtoa_r+0xce>
 800735e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007360:	2301      	movs	r3, #1
 8007362:	6013      	str	r3, [r2, #0]
 8007364:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007366:	b113      	cbz	r3, 800736e <_dtoa_r+0xc6>
 8007368:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800736a:	4b86      	ldr	r3, [pc, #536]	@ (8007584 <_dtoa_r+0x2dc>)
 800736c:	6013      	str	r3, [r2, #0]
 800736e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007598 <_dtoa_r+0x2f0>
 8007372:	f000 bd40 	b.w	8007df6 <_dtoa_r+0xb4e>
 8007376:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800737a:	aa14      	add	r2, sp, #80	@ 0x50
 800737c:	a915      	add	r1, sp, #84	@ 0x54
 800737e:	4648      	mov	r0, r9
 8007380:	f001 fa3e 	bl	8008800 <__d2b>
 8007384:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007388:	9002      	str	r0, [sp, #8]
 800738a:	2e00      	cmp	r6, #0
 800738c:	d078      	beq.n	8007480 <_dtoa_r+0x1d8>
 800738e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007390:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007394:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007398:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800739c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80073a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80073a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80073a8:	4619      	mov	r1, r3
 80073aa:	2200      	movs	r2, #0
 80073ac:	4b76      	ldr	r3, [pc, #472]	@ (8007588 <_dtoa_r+0x2e0>)
 80073ae:	f7f8 ff73 	bl	8000298 <__aeabi_dsub>
 80073b2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007560 <_dtoa_r+0x2b8>)
 80073b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b8:	f7f9 f926 	bl	8000608 <__aeabi_dmul>
 80073bc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007568 <_dtoa_r+0x2c0>)
 80073be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c2:	f7f8 ff6b 	bl	800029c <__adddf3>
 80073c6:	4604      	mov	r4, r0
 80073c8:	4630      	mov	r0, r6
 80073ca:	460d      	mov	r5, r1
 80073cc:	f7f9 f8b2 	bl	8000534 <__aeabi_i2d>
 80073d0:	a367      	add	r3, pc, #412	@ (adr r3, 8007570 <_dtoa_r+0x2c8>)
 80073d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d6:	f7f9 f917 	bl	8000608 <__aeabi_dmul>
 80073da:	4602      	mov	r2, r0
 80073dc:	460b      	mov	r3, r1
 80073de:	4620      	mov	r0, r4
 80073e0:	4629      	mov	r1, r5
 80073e2:	f7f8 ff5b 	bl	800029c <__adddf3>
 80073e6:	4604      	mov	r4, r0
 80073e8:	460d      	mov	r5, r1
 80073ea:	f7f9 fbbd 	bl	8000b68 <__aeabi_d2iz>
 80073ee:	2200      	movs	r2, #0
 80073f0:	4607      	mov	r7, r0
 80073f2:	2300      	movs	r3, #0
 80073f4:	4620      	mov	r0, r4
 80073f6:	4629      	mov	r1, r5
 80073f8:	f7f9 fb78 	bl	8000aec <__aeabi_dcmplt>
 80073fc:	b140      	cbz	r0, 8007410 <_dtoa_r+0x168>
 80073fe:	4638      	mov	r0, r7
 8007400:	f7f9 f898 	bl	8000534 <__aeabi_i2d>
 8007404:	4622      	mov	r2, r4
 8007406:	462b      	mov	r3, r5
 8007408:	f7f9 fb66 	bl	8000ad8 <__aeabi_dcmpeq>
 800740c:	b900      	cbnz	r0, 8007410 <_dtoa_r+0x168>
 800740e:	3f01      	subs	r7, #1
 8007410:	2f16      	cmp	r7, #22
 8007412:	d852      	bhi.n	80074ba <_dtoa_r+0x212>
 8007414:	4b5d      	ldr	r3, [pc, #372]	@ (800758c <_dtoa_r+0x2e4>)
 8007416:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800741a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007422:	f7f9 fb63 	bl	8000aec <__aeabi_dcmplt>
 8007426:	2800      	cmp	r0, #0
 8007428:	d049      	beq.n	80074be <_dtoa_r+0x216>
 800742a:	3f01      	subs	r7, #1
 800742c:	2300      	movs	r3, #0
 800742e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007430:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007432:	1b9b      	subs	r3, r3, r6
 8007434:	1e5a      	subs	r2, r3, #1
 8007436:	bf45      	ittet	mi
 8007438:	f1c3 0301 	rsbmi	r3, r3, #1
 800743c:	9300      	strmi	r3, [sp, #0]
 800743e:	2300      	movpl	r3, #0
 8007440:	2300      	movmi	r3, #0
 8007442:	9206      	str	r2, [sp, #24]
 8007444:	bf54      	ite	pl
 8007446:	9300      	strpl	r3, [sp, #0]
 8007448:	9306      	strmi	r3, [sp, #24]
 800744a:	2f00      	cmp	r7, #0
 800744c:	db39      	blt.n	80074c2 <_dtoa_r+0x21a>
 800744e:	9b06      	ldr	r3, [sp, #24]
 8007450:	970d      	str	r7, [sp, #52]	@ 0x34
 8007452:	443b      	add	r3, r7
 8007454:	9306      	str	r3, [sp, #24]
 8007456:	2300      	movs	r3, #0
 8007458:	9308      	str	r3, [sp, #32]
 800745a:	9b07      	ldr	r3, [sp, #28]
 800745c:	2b09      	cmp	r3, #9
 800745e:	d863      	bhi.n	8007528 <_dtoa_r+0x280>
 8007460:	2b05      	cmp	r3, #5
 8007462:	bfc4      	itt	gt
 8007464:	3b04      	subgt	r3, #4
 8007466:	9307      	strgt	r3, [sp, #28]
 8007468:	9b07      	ldr	r3, [sp, #28]
 800746a:	f1a3 0302 	sub.w	r3, r3, #2
 800746e:	bfcc      	ite	gt
 8007470:	2400      	movgt	r4, #0
 8007472:	2401      	movle	r4, #1
 8007474:	2b03      	cmp	r3, #3
 8007476:	d863      	bhi.n	8007540 <_dtoa_r+0x298>
 8007478:	e8df f003 	tbb	[pc, r3]
 800747c:	2b375452 	.word	0x2b375452
 8007480:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007484:	441e      	add	r6, r3
 8007486:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800748a:	2b20      	cmp	r3, #32
 800748c:	bfc1      	itttt	gt
 800748e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007492:	409f      	lslgt	r7, r3
 8007494:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007498:	fa24 f303 	lsrgt.w	r3, r4, r3
 800749c:	bfd6      	itet	le
 800749e:	f1c3 0320 	rsble	r3, r3, #32
 80074a2:	ea47 0003 	orrgt.w	r0, r7, r3
 80074a6:	fa04 f003 	lslle.w	r0, r4, r3
 80074aa:	f7f9 f833 	bl	8000514 <__aeabi_ui2d>
 80074ae:	2201      	movs	r2, #1
 80074b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80074b4:	3e01      	subs	r6, #1
 80074b6:	9212      	str	r2, [sp, #72]	@ 0x48
 80074b8:	e776      	b.n	80073a8 <_dtoa_r+0x100>
 80074ba:	2301      	movs	r3, #1
 80074bc:	e7b7      	b.n	800742e <_dtoa_r+0x186>
 80074be:	9010      	str	r0, [sp, #64]	@ 0x40
 80074c0:	e7b6      	b.n	8007430 <_dtoa_r+0x188>
 80074c2:	9b00      	ldr	r3, [sp, #0]
 80074c4:	1bdb      	subs	r3, r3, r7
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	427b      	negs	r3, r7
 80074ca:	9308      	str	r3, [sp, #32]
 80074cc:	2300      	movs	r3, #0
 80074ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80074d0:	e7c3      	b.n	800745a <_dtoa_r+0x1b2>
 80074d2:	2301      	movs	r3, #1
 80074d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074d8:	eb07 0b03 	add.w	fp, r7, r3
 80074dc:	f10b 0301 	add.w	r3, fp, #1
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	9303      	str	r3, [sp, #12]
 80074e4:	bfb8      	it	lt
 80074e6:	2301      	movlt	r3, #1
 80074e8:	e006      	b.n	80074f8 <_dtoa_r+0x250>
 80074ea:	2301      	movs	r3, #1
 80074ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80074ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	dd28      	ble.n	8007546 <_dtoa_r+0x29e>
 80074f4:	469b      	mov	fp, r3
 80074f6:	9303      	str	r3, [sp, #12]
 80074f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80074fc:	2100      	movs	r1, #0
 80074fe:	2204      	movs	r2, #4
 8007500:	f102 0514 	add.w	r5, r2, #20
 8007504:	429d      	cmp	r5, r3
 8007506:	d926      	bls.n	8007556 <_dtoa_r+0x2ae>
 8007508:	6041      	str	r1, [r0, #4]
 800750a:	4648      	mov	r0, r9
 800750c:	f000 fd9c 	bl	8008048 <_Balloc>
 8007510:	4682      	mov	sl, r0
 8007512:	2800      	cmp	r0, #0
 8007514:	d142      	bne.n	800759c <_dtoa_r+0x2f4>
 8007516:	4b1e      	ldr	r3, [pc, #120]	@ (8007590 <_dtoa_r+0x2e8>)
 8007518:	4602      	mov	r2, r0
 800751a:	f240 11af 	movw	r1, #431	@ 0x1af
 800751e:	e6da      	b.n	80072d6 <_dtoa_r+0x2e>
 8007520:	2300      	movs	r3, #0
 8007522:	e7e3      	b.n	80074ec <_dtoa_r+0x244>
 8007524:	2300      	movs	r3, #0
 8007526:	e7d5      	b.n	80074d4 <_dtoa_r+0x22c>
 8007528:	2401      	movs	r4, #1
 800752a:	2300      	movs	r3, #0
 800752c:	9307      	str	r3, [sp, #28]
 800752e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007530:	f04f 3bff 	mov.w	fp, #4294967295
 8007534:	2200      	movs	r2, #0
 8007536:	f8cd b00c 	str.w	fp, [sp, #12]
 800753a:	2312      	movs	r3, #18
 800753c:	920c      	str	r2, [sp, #48]	@ 0x30
 800753e:	e7db      	b.n	80074f8 <_dtoa_r+0x250>
 8007540:	2301      	movs	r3, #1
 8007542:	9309      	str	r3, [sp, #36]	@ 0x24
 8007544:	e7f4      	b.n	8007530 <_dtoa_r+0x288>
 8007546:	f04f 0b01 	mov.w	fp, #1
 800754a:	f8cd b00c 	str.w	fp, [sp, #12]
 800754e:	465b      	mov	r3, fp
 8007550:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007554:	e7d0      	b.n	80074f8 <_dtoa_r+0x250>
 8007556:	3101      	adds	r1, #1
 8007558:	0052      	lsls	r2, r2, #1
 800755a:	e7d1      	b.n	8007500 <_dtoa_r+0x258>
 800755c:	f3af 8000 	nop.w
 8007560:	636f4361 	.word	0x636f4361
 8007564:	3fd287a7 	.word	0x3fd287a7
 8007568:	8b60c8b3 	.word	0x8b60c8b3
 800756c:	3fc68a28 	.word	0x3fc68a28
 8007570:	509f79fb 	.word	0x509f79fb
 8007574:	3fd34413 	.word	0x3fd34413
 8007578:	0800a912 	.word	0x0800a912
 800757c:	0800a929 	.word	0x0800a929
 8007580:	7ff00000 	.word	0x7ff00000
 8007584:	0800a8dd 	.word	0x0800a8dd
 8007588:	3ff80000 	.word	0x3ff80000
 800758c:	0800aad8 	.word	0x0800aad8
 8007590:	0800a981 	.word	0x0800a981
 8007594:	0800a90e 	.word	0x0800a90e
 8007598:	0800a8dc 	.word	0x0800a8dc
 800759c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80075a0:	6018      	str	r0, [r3, #0]
 80075a2:	9b03      	ldr	r3, [sp, #12]
 80075a4:	2b0e      	cmp	r3, #14
 80075a6:	f200 80a1 	bhi.w	80076ec <_dtoa_r+0x444>
 80075aa:	2c00      	cmp	r4, #0
 80075ac:	f000 809e 	beq.w	80076ec <_dtoa_r+0x444>
 80075b0:	2f00      	cmp	r7, #0
 80075b2:	dd33      	ble.n	800761c <_dtoa_r+0x374>
 80075b4:	4b9c      	ldr	r3, [pc, #624]	@ (8007828 <_dtoa_r+0x580>)
 80075b6:	f007 020f 	and.w	r2, r7, #15
 80075ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075be:	ed93 7b00 	vldr	d7, [r3]
 80075c2:	05f8      	lsls	r0, r7, #23
 80075c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80075c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80075cc:	d516      	bpl.n	80075fc <_dtoa_r+0x354>
 80075ce:	4b97      	ldr	r3, [pc, #604]	@ (800782c <_dtoa_r+0x584>)
 80075d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80075d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075d8:	f7f9 f940 	bl	800085c <__aeabi_ddiv>
 80075dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075e0:	f004 040f 	and.w	r4, r4, #15
 80075e4:	2603      	movs	r6, #3
 80075e6:	4d91      	ldr	r5, [pc, #580]	@ (800782c <_dtoa_r+0x584>)
 80075e8:	b954      	cbnz	r4, 8007600 <_dtoa_r+0x358>
 80075ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80075ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075f2:	f7f9 f933 	bl	800085c <__aeabi_ddiv>
 80075f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075fa:	e028      	b.n	800764e <_dtoa_r+0x3a6>
 80075fc:	2602      	movs	r6, #2
 80075fe:	e7f2      	b.n	80075e6 <_dtoa_r+0x33e>
 8007600:	07e1      	lsls	r1, r4, #31
 8007602:	d508      	bpl.n	8007616 <_dtoa_r+0x36e>
 8007604:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007608:	e9d5 2300 	ldrd	r2, r3, [r5]
 800760c:	f7f8 fffc 	bl	8000608 <__aeabi_dmul>
 8007610:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007614:	3601      	adds	r6, #1
 8007616:	1064      	asrs	r4, r4, #1
 8007618:	3508      	adds	r5, #8
 800761a:	e7e5      	b.n	80075e8 <_dtoa_r+0x340>
 800761c:	f000 80af 	beq.w	800777e <_dtoa_r+0x4d6>
 8007620:	427c      	negs	r4, r7
 8007622:	4b81      	ldr	r3, [pc, #516]	@ (8007828 <_dtoa_r+0x580>)
 8007624:	4d81      	ldr	r5, [pc, #516]	@ (800782c <_dtoa_r+0x584>)
 8007626:	f004 020f 	and.w	r2, r4, #15
 800762a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800762e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007632:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007636:	f7f8 ffe7 	bl	8000608 <__aeabi_dmul>
 800763a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800763e:	1124      	asrs	r4, r4, #4
 8007640:	2300      	movs	r3, #0
 8007642:	2602      	movs	r6, #2
 8007644:	2c00      	cmp	r4, #0
 8007646:	f040 808f 	bne.w	8007768 <_dtoa_r+0x4c0>
 800764a:	2b00      	cmp	r3, #0
 800764c:	d1d3      	bne.n	80075f6 <_dtoa_r+0x34e>
 800764e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007650:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007654:	2b00      	cmp	r3, #0
 8007656:	f000 8094 	beq.w	8007782 <_dtoa_r+0x4da>
 800765a:	4b75      	ldr	r3, [pc, #468]	@ (8007830 <_dtoa_r+0x588>)
 800765c:	2200      	movs	r2, #0
 800765e:	4620      	mov	r0, r4
 8007660:	4629      	mov	r1, r5
 8007662:	f7f9 fa43 	bl	8000aec <__aeabi_dcmplt>
 8007666:	2800      	cmp	r0, #0
 8007668:	f000 808b 	beq.w	8007782 <_dtoa_r+0x4da>
 800766c:	9b03      	ldr	r3, [sp, #12]
 800766e:	2b00      	cmp	r3, #0
 8007670:	f000 8087 	beq.w	8007782 <_dtoa_r+0x4da>
 8007674:	f1bb 0f00 	cmp.w	fp, #0
 8007678:	dd34      	ble.n	80076e4 <_dtoa_r+0x43c>
 800767a:	4620      	mov	r0, r4
 800767c:	4b6d      	ldr	r3, [pc, #436]	@ (8007834 <_dtoa_r+0x58c>)
 800767e:	2200      	movs	r2, #0
 8007680:	4629      	mov	r1, r5
 8007682:	f7f8 ffc1 	bl	8000608 <__aeabi_dmul>
 8007686:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800768a:	f107 38ff 	add.w	r8, r7, #4294967295
 800768e:	3601      	adds	r6, #1
 8007690:	465c      	mov	r4, fp
 8007692:	4630      	mov	r0, r6
 8007694:	f7f8 ff4e 	bl	8000534 <__aeabi_i2d>
 8007698:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800769c:	f7f8 ffb4 	bl	8000608 <__aeabi_dmul>
 80076a0:	4b65      	ldr	r3, [pc, #404]	@ (8007838 <_dtoa_r+0x590>)
 80076a2:	2200      	movs	r2, #0
 80076a4:	f7f8 fdfa 	bl	800029c <__adddf3>
 80076a8:	4605      	mov	r5, r0
 80076aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80076ae:	2c00      	cmp	r4, #0
 80076b0:	d16a      	bne.n	8007788 <_dtoa_r+0x4e0>
 80076b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076b6:	4b61      	ldr	r3, [pc, #388]	@ (800783c <_dtoa_r+0x594>)
 80076b8:	2200      	movs	r2, #0
 80076ba:	f7f8 fded 	bl	8000298 <__aeabi_dsub>
 80076be:	4602      	mov	r2, r0
 80076c0:	460b      	mov	r3, r1
 80076c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076c6:	462a      	mov	r2, r5
 80076c8:	4633      	mov	r3, r6
 80076ca:	f7f9 fa2d 	bl	8000b28 <__aeabi_dcmpgt>
 80076ce:	2800      	cmp	r0, #0
 80076d0:	f040 8298 	bne.w	8007c04 <_dtoa_r+0x95c>
 80076d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076d8:	462a      	mov	r2, r5
 80076da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80076de:	f7f9 fa05 	bl	8000aec <__aeabi_dcmplt>
 80076e2:	bb38      	cbnz	r0, 8007734 <_dtoa_r+0x48c>
 80076e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80076e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80076ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	f2c0 8157 	blt.w	80079a2 <_dtoa_r+0x6fa>
 80076f4:	2f0e      	cmp	r7, #14
 80076f6:	f300 8154 	bgt.w	80079a2 <_dtoa_r+0x6fa>
 80076fa:	4b4b      	ldr	r3, [pc, #300]	@ (8007828 <_dtoa_r+0x580>)
 80076fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007700:	ed93 7b00 	vldr	d7, [r3]
 8007704:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007706:	2b00      	cmp	r3, #0
 8007708:	ed8d 7b00 	vstr	d7, [sp]
 800770c:	f280 80e5 	bge.w	80078da <_dtoa_r+0x632>
 8007710:	9b03      	ldr	r3, [sp, #12]
 8007712:	2b00      	cmp	r3, #0
 8007714:	f300 80e1 	bgt.w	80078da <_dtoa_r+0x632>
 8007718:	d10c      	bne.n	8007734 <_dtoa_r+0x48c>
 800771a:	4b48      	ldr	r3, [pc, #288]	@ (800783c <_dtoa_r+0x594>)
 800771c:	2200      	movs	r2, #0
 800771e:	ec51 0b17 	vmov	r0, r1, d7
 8007722:	f7f8 ff71 	bl	8000608 <__aeabi_dmul>
 8007726:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800772a:	f7f9 f9f3 	bl	8000b14 <__aeabi_dcmpge>
 800772e:	2800      	cmp	r0, #0
 8007730:	f000 8266 	beq.w	8007c00 <_dtoa_r+0x958>
 8007734:	2400      	movs	r4, #0
 8007736:	4625      	mov	r5, r4
 8007738:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800773a:	4656      	mov	r6, sl
 800773c:	ea6f 0803 	mvn.w	r8, r3
 8007740:	2700      	movs	r7, #0
 8007742:	4621      	mov	r1, r4
 8007744:	4648      	mov	r0, r9
 8007746:	f000 fcbf 	bl	80080c8 <_Bfree>
 800774a:	2d00      	cmp	r5, #0
 800774c:	f000 80bd 	beq.w	80078ca <_dtoa_r+0x622>
 8007750:	b12f      	cbz	r7, 800775e <_dtoa_r+0x4b6>
 8007752:	42af      	cmp	r7, r5
 8007754:	d003      	beq.n	800775e <_dtoa_r+0x4b6>
 8007756:	4639      	mov	r1, r7
 8007758:	4648      	mov	r0, r9
 800775a:	f000 fcb5 	bl	80080c8 <_Bfree>
 800775e:	4629      	mov	r1, r5
 8007760:	4648      	mov	r0, r9
 8007762:	f000 fcb1 	bl	80080c8 <_Bfree>
 8007766:	e0b0      	b.n	80078ca <_dtoa_r+0x622>
 8007768:	07e2      	lsls	r2, r4, #31
 800776a:	d505      	bpl.n	8007778 <_dtoa_r+0x4d0>
 800776c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007770:	f7f8 ff4a 	bl	8000608 <__aeabi_dmul>
 8007774:	3601      	adds	r6, #1
 8007776:	2301      	movs	r3, #1
 8007778:	1064      	asrs	r4, r4, #1
 800777a:	3508      	adds	r5, #8
 800777c:	e762      	b.n	8007644 <_dtoa_r+0x39c>
 800777e:	2602      	movs	r6, #2
 8007780:	e765      	b.n	800764e <_dtoa_r+0x3a6>
 8007782:	9c03      	ldr	r4, [sp, #12]
 8007784:	46b8      	mov	r8, r7
 8007786:	e784      	b.n	8007692 <_dtoa_r+0x3ea>
 8007788:	4b27      	ldr	r3, [pc, #156]	@ (8007828 <_dtoa_r+0x580>)
 800778a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800778c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007790:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007794:	4454      	add	r4, sl
 8007796:	2900      	cmp	r1, #0
 8007798:	d054      	beq.n	8007844 <_dtoa_r+0x59c>
 800779a:	4929      	ldr	r1, [pc, #164]	@ (8007840 <_dtoa_r+0x598>)
 800779c:	2000      	movs	r0, #0
 800779e:	f7f9 f85d 	bl	800085c <__aeabi_ddiv>
 80077a2:	4633      	mov	r3, r6
 80077a4:	462a      	mov	r2, r5
 80077a6:	f7f8 fd77 	bl	8000298 <__aeabi_dsub>
 80077aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80077ae:	4656      	mov	r6, sl
 80077b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077b4:	f7f9 f9d8 	bl	8000b68 <__aeabi_d2iz>
 80077b8:	4605      	mov	r5, r0
 80077ba:	f7f8 febb 	bl	8000534 <__aeabi_i2d>
 80077be:	4602      	mov	r2, r0
 80077c0:	460b      	mov	r3, r1
 80077c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077c6:	f7f8 fd67 	bl	8000298 <__aeabi_dsub>
 80077ca:	3530      	adds	r5, #48	@ 0x30
 80077cc:	4602      	mov	r2, r0
 80077ce:	460b      	mov	r3, r1
 80077d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077d4:	f806 5b01 	strb.w	r5, [r6], #1
 80077d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80077dc:	f7f9 f986 	bl	8000aec <__aeabi_dcmplt>
 80077e0:	2800      	cmp	r0, #0
 80077e2:	d172      	bne.n	80078ca <_dtoa_r+0x622>
 80077e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077e8:	4911      	ldr	r1, [pc, #68]	@ (8007830 <_dtoa_r+0x588>)
 80077ea:	2000      	movs	r0, #0
 80077ec:	f7f8 fd54 	bl	8000298 <__aeabi_dsub>
 80077f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80077f4:	f7f9 f97a 	bl	8000aec <__aeabi_dcmplt>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	f040 80b4 	bne.w	8007966 <_dtoa_r+0x6be>
 80077fe:	42a6      	cmp	r6, r4
 8007800:	f43f af70 	beq.w	80076e4 <_dtoa_r+0x43c>
 8007804:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007808:	4b0a      	ldr	r3, [pc, #40]	@ (8007834 <_dtoa_r+0x58c>)
 800780a:	2200      	movs	r2, #0
 800780c:	f7f8 fefc 	bl	8000608 <__aeabi_dmul>
 8007810:	4b08      	ldr	r3, [pc, #32]	@ (8007834 <_dtoa_r+0x58c>)
 8007812:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007816:	2200      	movs	r2, #0
 8007818:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800781c:	f7f8 fef4 	bl	8000608 <__aeabi_dmul>
 8007820:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007824:	e7c4      	b.n	80077b0 <_dtoa_r+0x508>
 8007826:	bf00      	nop
 8007828:	0800aad8 	.word	0x0800aad8
 800782c:	0800aab0 	.word	0x0800aab0
 8007830:	3ff00000 	.word	0x3ff00000
 8007834:	40240000 	.word	0x40240000
 8007838:	401c0000 	.word	0x401c0000
 800783c:	40140000 	.word	0x40140000
 8007840:	3fe00000 	.word	0x3fe00000
 8007844:	4631      	mov	r1, r6
 8007846:	4628      	mov	r0, r5
 8007848:	f7f8 fede 	bl	8000608 <__aeabi_dmul>
 800784c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007850:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007852:	4656      	mov	r6, sl
 8007854:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007858:	f7f9 f986 	bl	8000b68 <__aeabi_d2iz>
 800785c:	4605      	mov	r5, r0
 800785e:	f7f8 fe69 	bl	8000534 <__aeabi_i2d>
 8007862:	4602      	mov	r2, r0
 8007864:	460b      	mov	r3, r1
 8007866:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800786a:	f7f8 fd15 	bl	8000298 <__aeabi_dsub>
 800786e:	3530      	adds	r5, #48	@ 0x30
 8007870:	f806 5b01 	strb.w	r5, [r6], #1
 8007874:	4602      	mov	r2, r0
 8007876:	460b      	mov	r3, r1
 8007878:	42a6      	cmp	r6, r4
 800787a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800787e:	f04f 0200 	mov.w	r2, #0
 8007882:	d124      	bne.n	80078ce <_dtoa_r+0x626>
 8007884:	4baf      	ldr	r3, [pc, #700]	@ (8007b44 <_dtoa_r+0x89c>)
 8007886:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800788a:	f7f8 fd07 	bl	800029c <__adddf3>
 800788e:	4602      	mov	r2, r0
 8007890:	460b      	mov	r3, r1
 8007892:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007896:	f7f9 f947 	bl	8000b28 <__aeabi_dcmpgt>
 800789a:	2800      	cmp	r0, #0
 800789c:	d163      	bne.n	8007966 <_dtoa_r+0x6be>
 800789e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80078a2:	49a8      	ldr	r1, [pc, #672]	@ (8007b44 <_dtoa_r+0x89c>)
 80078a4:	2000      	movs	r0, #0
 80078a6:	f7f8 fcf7 	bl	8000298 <__aeabi_dsub>
 80078aa:	4602      	mov	r2, r0
 80078ac:	460b      	mov	r3, r1
 80078ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078b2:	f7f9 f91b 	bl	8000aec <__aeabi_dcmplt>
 80078b6:	2800      	cmp	r0, #0
 80078b8:	f43f af14 	beq.w	80076e4 <_dtoa_r+0x43c>
 80078bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80078be:	1e73      	subs	r3, r6, #1
 80078c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80078c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80078c6:	2b30      	cmp	r3, #48	@ 0x30
 80078c8:	d0f8      	beq.n	80078bc <_dtoa_r+0x614>
 80078ca:	4647      	mov	r7, r8
 80078cc:	e03b      	b.n	8007946 <_dtoa_r+0x69e>
 80078ce:	4b9e      	ldr	r3, [pc, #632]	@ (8007b48 <_dtoa_r+0x8a0>)
 80078d0:	f7f8 fe9a 	bl	8000608 <__aeabi_dmul>
 80078d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078d8:	e7bc      	b.n	8007854 <_dtoa_r+0x5ac>
 80078da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80078de:	4656      	mov	r6, sl
 80078e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078e4:	4620      	mov	r0, r4
 80078e6:	4629      	mov	r1, r5
 80078e8:	f7f8 ffb8 	bl	800085c <__aeabi_ddiv>
 80078ec:	f7f9 f93c 	bl	8000b68 <__aeabi_d2iz>
 80078f0:	4680      	mov	r8, r0
 80078f2:	f7f8 fe1f 	bl	8000534 <__aeabi_i2d>
 80078f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078fa:	f7f8 fe85 	bl	8000608 <__aeabi_dmul>
 80078fe:	4602      	mov	r2, r0
 8007900:	460b      	mov	r3, r1
 8007902:	4620      	mov	r0, r4
 8007904:	4629      	mov	r1, r5
 8007906:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800790a:	f7f8 fcc5 	bl	8000298 <__aeabi_dsub>
 800790e:	f806 4b01 	strb.w	r4, [r6], #1
 8007912:	9d03      	ldr	r5, [sp, #12]
 8007914:	eba6 040a 	sub.w	r4, r6, sl
 8007918:	42a5      	cmp	r5, r4
 800791a:	4602      	mov	r2, r0
 800791c:	460b      	mov	r3, r1
 800791e:	d133      	bne.n	8007988 <_dtoa_r+0x6e0>
 8007920:	f7f8 fcbc 	bl	800029c <__adddf3>
 8007924:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007928:	4604      	mov	r4, r0
 800792a:	460d      	mov	r5, r1
 800792c:	f7f9 f8fc 	bl	8000b28 <__aeabi_dcmpgt>
 8007930:	b9c0      	cbnz	r0, 8007964 <_dtoa_r+0x6bc>
 8007932:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007936:	4620      	mov	r0, r4
 8007938:	4629      	mov	r1, r5
 800793a:	f7f9 f8cd 	bl	8000ad8 <__aeabi_dcmpeq>
 800793e:	b110      	cbz	r0, 8007946 <_dtoa_r+0x69e>
 8007940:	f018 0f01 	tst.w	r8, #1
 8007944:	d10e      	bne.n	8007964 <_dtoa_r+0x6bc>
 8007946:	9902      	ldr	r1, [sp, #8]
 8007948:	4648      	mov	r0, r9
 800794a:	f000 fbbd 	bl	80080c8 <_Bfree>
 800794e:	2300      	movs	r3, #0
 8007950:	7033      	strb	r3, [r6, #0]
 8007952:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007954:	3701      	adds	r7, #1
 8007956:	601f      	str	r7, [r3, #0]
 8007958:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800795a:	2b00      	cmp	r3, #0
 800795c:	f000 824b 	beq.w	8007df6 <_dtoa_r+0xb4e>
 8007960:	601e      	str	r6, [r3, #0]
 8007962:	e248      	b.n	8007df6 <_dtoa_r+0xb4e>
 8007964:	46b8      	mov	r8, r7
 8007966:	4633      	mov	r3, r6
 8007968:	461e      	mov	r6, r3
 800796a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800796e:	2a39      	cmp	r2, #57	@ 0x39
 8007970:	d106      	bne.n	8007980 <_dtoa_r+0x6d8>
 8007972:	459a      	cmp	sl, r3
 8007974:	d1f8      	bne.n	8007968 <_dtoa_r+0x6c0>
 8007976:	2230      	movs	r2, #48	@ 0x30
 8007978:	f108 0801 	add.w	r8, r8, #1
 800797c:	f88a 2000 	strb.w	r2, [sl]
 8007980:	781a      	ldrb	r2, [r3, #0]
 8007982:	3201      	adds	r2, #1
 8007984:	701a      	strb	r2, [r3, #0]
 8007986:	e7a0      	b.n	80078ca <_dtoa_r+0x622>
 8007988:	4b6f      	ldr	r3, [pc, #444]	@ (8007b48 <_dtoa_r+0x8a0>)
 800798a:	2200      	movs	r2, #0
 800798c:	f7f8 fe3c 	bl	8000608 <__aeabi_dmul>
 8007990:	2200      	movs	r2, #0
 8007992:	2300      	movs	r3, #0
 8007994:	4604      	mov	r4, r0
 8007996:	460d      	mov	r5, r1
 8007998:	f7f9 f89e 	bl	8000ad8 <__aeabi_dcmpeq>
 800799c:	2800      	cmp	r0, #0
 800799e:	d09f      	beq.n	80078e0 <_dtoa_r+0x638>
 80079a0:	e7d1      	b.n	8007946 <_dtoa_r+0x69e>
 80079a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079a4:	2a00      	cmp	r2, #0
 80079a6:	f000 80ea 	beq.w	8007b7e <_dtoa_r+0x8d6>
 80079aa:	9a07      	ldr	r2, [sp, #28]
 80079ac:	2a01      	cmp	r2, #1
 80079ae:	f300 80cd 	bgt.w	8007b4c <_dtoa_r+0x8a4>
 80079b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80079b4:	2a00      	cmp	r2, #0
 80079b6:	f000 80c1 	beq.w	8007b3c <_dtoa_r+0x894>
 80079ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80079be:	9c08      	ldr	r4, [sp, #32]
 80079c0:	9e00      	ldr	r6, [sp, #0]
 80079c2:	9a00      	ldr	r2, [sp, #0]
 80079c4:	441a      	add	r2, r3
 80079c6:	9200      	str	r2, [sp, #0]
 80079c8:	9a06      	ldr	r2, [sp, #24]
 80079ca:	2101      	movs	r1, #1
 80079cc:	441a      	add	r2, r3
 80079ce:	4648      	mov	r0, r9
 80079d0:	9206      	str	r2, [sp, #24]
 80079d2:	f000 fc77 	bl	80082c4 <__i2b>
 80079d6:	4605      	mov	r5, r0
 80079d8:	b166      	cbz	r6, 80079f4 <_dtoa_r+0x74c>
 80079da:	9b06      	ldr	r3, [sp, #24]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	dd09      	ble.n	80079f4 <_dtoa_r+0x74c>
 80079e0:	42b3      	cmp	r3, r6
 80079e2:	9a00      	ldr	r2, [sp, #0]
 80079e4:	bfa8      	it	ge
 80079e6:	4633      	movge	r3, r6
 80079e8:	1ad2      	subs	r2, r2, r3
 80079ea:	9200      	str	r2, [sp, #0]
 80079ec:	9a06      	ldr	r2, [sp, #24]
 80079ee:	1af6      	subs	r6, r6, r3
 80079f0:	1ad3      	subs	r3, r2, r3
 80079f2:	9306      	str	r3, [sp, #24]
 80079f4:	9b08      	ldr	r3, [sp, #32]
 80079f6:	b30b      	cbz	r3, 8007a3c <_dtoa_r+0x794>
 80079f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	f000 80c6 	beq.w	8007b8c <_dtoa_r+0x8e4>
 8007a00:	2c00      	cmp	r4, #0
 8007a02:	f000 80c0 	beq.w	8007b86 <_dtoa_r+0x8de>
 8007a06:	4629      	mov	r1, r5
 8007a08:	4622      	mov	r2, r4
 8007a0a:	4648      	mov	r0, r9
 8007a0c:	f000 fd12 	bl	8008434 <__pow5mult>
 8007a10:	9a02      	ldr	r2, [sp, #8]
 8007a12:	4601      	mov	r1, r0
 8007a14:	4605      	mov	r5, r0
 8007a16:	4648      	mov	r0, r9
 8007a18:	f000 fc6a 	bl	80082f0 <__multiply>
 8007a1c:	9902      	ldr	r1, [sp, #8]
 8007a1e:	4680      	mov	r8, r0
 8007a20:	4648      	mov	r0, r9
 8007a22:	f000 fb51 	bl	80080c8 <_Bfree>
 8007a26:	9b08      	ldr	r3, [sp, #32]
 8007a28:	1b1b      	subs	r3, r3, r4
 8007a2a:	9308      	str	r3, [sp, #32]
 8007a2c:	f000 80b1 	beq.w	8007b92 <_dtoa_r+0x8ea>
 8007a30:	9a08      	ldr	r2, [sp, #32]
 8007a32:	4641      	mov	r1, r8
 8007a34:	4648      	mov	r0, r9
 8007a36:	f000 fcfd 	bl	8008434 <__pow5mult>
 8007a3a:	9002      	str	r0, [sp, #8]
 8007a3c:	2101      	movs	r1, #1
 8007a3e:	4648      	mov	r0, r9
 8007a40:	f000 fc40 	bl	80082c4 <__i2b>
 8007a44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a46:	4604      	mov	r4, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	f000 81d8 	beq.w	8007dfe <_dtoa_r+0xb56>
 8007a4e:	461a      	mov	r2, r3
 8007a50:	4601      	mov	r1, r0
 8007a52:	4648      	mov	r0, r9
 8007a54:	f000 fcee 	bl	8008434 <__pow5mult>
 8007a58:	9b07      	ldr	r3, [sp, #28]
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	4604      	mov	r4, r0
 8007a5e:	f300 809f 	bgt.w	8007ba0 <_dtoa_r+0x8f8>
 8007a62:	9b04      	ldr	r3, [sp, #16]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	f040 8097 	bne.w	8007b98 <_dtoa_r+0x8f0>
 8007a6a:	9b05      	ldr	r3, [sp, #20]
 8007a6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f040 8093 	bne.w	8007b9c <_dtoa_r+0x8f4>
 8007a76:	9b05      	ldr	r3, [sp, #20]
 8007a78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a7c:	0d1b      	lsrs	r3, r3, #20
 8007a7e:	051b      	lsls	r3, r3, #20
 8007a80:	b133      	cbz	r3, 8007a90 <_dtoa_r+0x7e8>
 8007a82:	9b00      	ldr	r3, [sp, #0]
 8007a84:	3301      	adds	r3, #1
 8007a86:	9300      	str	r3, [sp, #0]
 8007a88:	9b06      	ldr	r3, [sp, #24]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	9306      	str	r3, [sp, #24]
 8007a8e:	2301      	movs	r3, #1
 8007a90:	9308      	str	r3, [sp, #32]
 8007a92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	f000 81b8 	beq.w	8007e0a <_dtoa_r+0xb62>
 8007a9a:	6923      	ldr	r3, [r4, #16]
 8007a9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007aa0:	6918      	ldr	r0, [r3, #16]
 8007aa2:	f000 fbc3 	bl	800822c <__hi0bits>
 8007aa6:	f1c0 0020 	rsb	r0, r0, #32
 8007aaa:	9b06      	ldr	r3, [sp, #24]
 8007aac:	4418      	add	r0, r3
 8007aae:	f010 001f 	ands.w	r0, r0, #31
 8007ab2:	f000 8082 	beq.w	8007bba <_dtoa_r+0x912>
 8007ab6:	f1c0 0320 	rsb	r3, r0, #32
 8007aba:	2b04      	cmp	r3, #4
 8007abc:	dd73      	ble.n	8007ba6 <_dtoa_r+0x8fe>
 8007abe:	9b00      	ldr	r3, [sp, #0]
 8007ac0:	f1c0 001c 	rsb	r0, r0, #28
 8007ac4:	4403      	add	r3, r0
 8007ac6:	9300      	str	r3, [sp, #0]
 8007ac8:	9b06      	ldr	r3, [sp, #24]
 8007aca:	4403      	add	r3, r0
 8007acc:	4406      	add	r6, r0
 8007ace:	9306      	str	r3, [sp, #24]
 8007ad0:	9b00      	ldr	r3, [sp, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	dd05      	ble.n	8007ae2 <_dtoa_r+0x83a>
 8007ad6:	9902      	ldr	r1, [sp, #8]
 8007ad8:	461a      	mov	r2, r3
 8007ada:	4648      	mov	r0, r9
 8007adc:	f000 fd04 	bl	80084e8 <__lshift>
 8007ae0:	9002      	str	r0, [sp, #8]
 8007ae2:	9b06      	ldr	r3, [sp, #24]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	dd05      	ble.n	8007af4 <_dtoa_r+0x84c>
 8007ae8:	4621      	mov	r1, r4
 8007aea:	461a      	mov	r2, r3
 8007aec:	4648      	mov	r0, r9
 8007aee:	f000 fcfb 	bl	80084e8 <__lshift>
 8007af2:	4604      	mov	r4, r0
 8007af4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d061      	beq.n	8007bbe <_dtoa_r+0x916>
 8007afa:	9802      	ldr	r0, [sp, #8]
 8007afc:	4621      	mov	r1, r4
 8007afe:	f000 fd5f 	bl	80085c0 <__mcmp>
 8007b02:	2800      	cmp	r0, #0
 8007b04:	da5b      	bge.n	8007bbe <_dtoa_r+0x916>
 8007b06:	2300      	movs	r3, #0
 8007b08:	9902      	ldr	r1, [sp, #8]
 8007b0a:	220a      	movs	r2, #10
 8007b0c:	4648      	mov	r0, r9
 8007b0e:	f000 fafd 	bl	800810c <__multadd>
 8007b12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b14:	9002      	str	r0, [sp, #8]
 8007b16:	f107 38ff 	add.w	r8, r7, #4294967295
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	f000 8177 	beq.w	8007e0e <_dtoa_r+0xb66>
 8007b20:	4629      	mov	r1, r5
 8007b22:	2300      	movs	r3, #0
 8007b24:	220a      	movs	r2, #10
 8007b26:	4648      	mov	r0, r9
 8007b28:	f000 faf0 	bl	800810c <__multadd>
 8007b2c:	f1bb 0f00 	cmp.w	fp, #0
 8007b30:	4605      	mov	r5, r0
 8007b32:	dc6f      	bgt.n	8007c14 <_dtoa_r+0x96c>
 8007b34:	9b07      	ldr	r3, [sp, #28]
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	dc49      	bgt.n	8007bce <_dtoa_r+0x926>
 8007b3a:	e06b      	b.n	8007c14 <_dtoa_r+0x96c>
 8007b3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007b42:	e73c      	b.n	80079be <_dtoa_r+0x716>
 8007b44:	3fe00000 	.word	0x3fe00000
 8007b48:	40240000 	.word	0x40240000
 8007b4c:	9b03      	ldr	r3, [sp, #12]
 8007b4e:	1e5c      	subs	r4, r3, #1
 8007b50:	9b08      	ldr	r3, [sp, #32]
 8007b52:	42a3      	cmp	r3, r4
 8007b54:	db09      	blt.n	8007b6a <_dtoa_r+0x8c2>
 8007b56:	1b1c      	subs	r4, r3, r4
 8007b58:	9b03      	ldr	r3, [sp, #12]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f6bf af30 	bge.w	80079c0 <_dtoa_r+0x718>
 8007b60:	9b00      	ldr	r3, [sp, #0]
 8007b62:	9a03      	ldr	r2, [sp, #12]
 8007b64:	1a9e      	subs	r6, r3, r2
 8007b66:	2300      	movs	r3, #0
 8007b68:	e72b      	b.n	80079c2 <_dtoa_r+0x71a>
 8007b6a:	9b08      	ldr	r3, [sp, #32]
 8007b6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b6e:	9408      	str	r4, [sp, #32]
 8007b70:	1ae3      	subs	r3, r4, r3
 8007b72:	441a      	add	r2, r3
 8007b74:	9e00      	ldr	r6, [sp, #0]
 8007b76:	9b03      	ldr	r3, [sp, #12]
 8007b78:	920d      	str	r2, [sp, #52]	@ 0x34
 8007b7a:	2400      	movs	r4, #0
 8007b7c:	e721      	b.n	80079c2 <_dtoa_r+0x71a>
 8007b7e:	9c08      	ldr	r4, [sp, #32]
 8007b80:	9e00      	ldr	r6, [sp, #0]
 8007b82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007b84:	e728      	b.n	80079d8 <_dtoa_r+0x730>
 8007b86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007b8a:	e751      	b.n	8007a30 <_dtoa_r+0x788>
 8007b8c:	9a08      	ldr	r2, [sp, #32]
 8007b8e:	9902      	ldr	r1, [sp, #8]
 8007b90:	e750      	b.n	8007a34 <_dtoa_r+0x78c>
 8007b92:	f8cd 8008 	str.w	r8, [sp, #8]
 8007b96:	e751      	b.n	8007a3c <_dtoa_r+0x794>
 8007b98:	2300      	movs	r3, #0
 8007b9a:	e779      	b.n	8007a90 <_dtoa_r+0x7e8>
 8007b9c:	9b04      	ldr	r3, [sp, #16]
 8007b9e:	e777      	b.n	8007a90 <_dtoa_r+0x7e8>
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	9308      	str	r3, [sp, #32]
 8007ba4:	e779      	b.n	8007a9a <_dtoa_r+0x7f2>
 8007ba6:	d093      	beq.n	8007ad0 <_dtoa_r+0x828>
 8007ba8:	9a00      	ldr	r2, [sp, #0]
 8007baa:	331c      	adds	r3, #28
 8007bac:	441a      	add	r2, r3
 8007bae:	9200      	str	r2, [sp, #0]
 8007bb0:	9a06      	ldr	r2, [sp, #24]
 8007bb2:	441a      	add	r2, r3
 8007bb4:	441e      	add	r6, r3
 8007bb6:	9206      	str	r2, [sp, #24]
 8007bb8:	e78a      	b.n	8007ad0 <_dtoa_r+0x828>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	e7f4      	b.n	8007ba8 <_dtoa_r+0x900>
 8007bbe:	9b03      	ldr	r3, [sp, #12]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	46b8      	mov	r8, r7
 8007bc4:	dc20      	bgt.n	8007c08 <_dtoa_r+0x960>
 8007bc6:	469b      	mov	fp, r3
 8007bc8:	9b07      	ldr	r3, [sp, #28]
 8007bca:	2b02      	cmp	r3, #2
 8007bcc:	dd1e      	ble.n	8007c0c <_dtoa_r+0x964>
 8007bce:	f1bb 0f00 	cmp.w	fp, #0
 8007bd2:	f47f adb1 	bne.w	8007738 <_dtoa_r+0x490>
 8007bd6:	4621      	mov	r1, r4
 8007bd8:	465b      	mov	r3, fp
 8007bda:	2205      	movs	r2, #5
 8007bdc:	4648      	mov	r0, r9
 8007bde:	f000 fa95 	bl	800810c <__multadd>
 8007be2:	4601      	mov	r1, r0
 8007be4:	4604      	mov	r4, r0
 8007be6:	9802      	ldr	r0, [sp, #8]
 8007be8:	f000 fcea 	bl	80085c0 <__mcmp>
 8007bec:	2800      	cmp	r0, #0
 8007bee:	f77f ada3 	ble.w	8007738 <_dtoa_r+0x490>
 8007bf2:	4656      	mov	r6, sl
 8007bf4:	2331      	movs	r3, #49	@ 0x31
 8007bf6:	f806 3b01 	strb.w	r3, [r6], #1
 8007bfa:	f108 0801 	add.w	r8, r8, #1
 8007bfe:	e59f      	b.n	8007740 <_dtoa_r+0x498>
 8007c00:	9c03      	ldr	r4, [sp, #12]
 8007c02:	46b8      	mov	r8, r7
 8007c04:	4625      	mov	r5, r4
 8007c06:	e7f4      	b.n	8007bf2 <_dtoa_r+0x94a>
 8007c08:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007c0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f000 8101 	beq.w	8007e16 <_dtoa_r+0xb6e>
 8007c14:	2e00      	cmp	r6, #0
 8007c16:	dd05      	ble.n	8007c24 <_dtoa_r+0x97c>
 8007c18:	4629      	mov	r1, r5
 8007c1a:	4632      	mov	r2, r6
 8007c1c:	4648      	mov	r0, r9
 8007c1e:	f000 fc63 	bl	80084e8 <__lshift>
 8007c22:	4605      	mov	r5, r0
 8007c24:	9b08      	ldr	r3, [sp, #32]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d05c      	beq.n	8007ce4 <_dtoa_r+0xa3c>
 8007c2a:	6869      	ldr	r1, [r5, #4]
 8007c2c:	4648      	mov	r0, r9
 8007c2e:	f000 fa0b 	bl	8008048 <_Balloc>
 8007c32:	4606      	mov	r6, r0
 8007c34:	b928      	cbnz	r0, 8007c42 <_dtoa_r+0x99a>
 8007c36:	4b82      	ldr	r3, [pc, #520]	@ (8007e40 <_dtoa_r+0xb98>)
 8007c38:	4602      	mov	r2, r0
 8007c3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007c3e:	f7ff bb4a 	b.w	80072d6 <_dtoa_r+0x2e>
 8007c42:	692a      	ldr	r2, [r5, #16]
 8007c44:	3202      	adds	r2, #2
 8007c46:	0092      	lsls	r2, r2, #2
 8007c48:	f105 010c 	add.w	r1, r5, #12
 8007c4c:	300c      	adds	r0, #12
 8007c4e:	f001 ff69 	bl	8009b24 <memcpy>
 8007c52:	2201      	movs	r2, #1
 8007c54:	4631      	mov	r1, r6
 8007c56:	4648      	mov	r0, r9
 8007c58:	f000 fc46 	bl	80084e8 <__lshift>
 8007c5c:	f10a 0301 	add.w	r3, sl, #1
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	eb0a 030b 	add.w	r3, sl, fp
 8007c66:	9308      	str	r3, [sp, #32]
 8007c68:	9b04      	ldr	r3, [sp, #16]
 8007c6a:	f003 0301 	and.w	r3, r3, #1
 8007c6e:	462f      	mov	r7, r5
 8007c70:	9306      	str	r3, [sp, #24]
 8007c72:	4605      	mov	r5, r0
 8007c74:	9b00      	ldr	r3, [sp, #0]
 8007c76:	9802      	ldr	r0, [sp, #8]
 8007c78:	4621      	mov	r1, r4
 8007c7a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007c7e:	f7ff fa8b 	bl	8007198 <quorem>
 8007c82:	4603      	mov	r3, r0
 8007c84:	3330      	adds	r3, #48	@ 0x30
 8007c86:	9003      	str	r0, [sp, #12]
 8007c88:	4639      	mov	r1, r7
 8007c8a:	9802      	ldr	r0, [sp, #8]
 8007c8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c8e:	f000 fc97 	bl	80085c0 <__mcmp>
 8007c92:	462a      	mov	r2, r5
 8007c94:	9004      	str	r0, [sp, #16]
 8007c96:	4621      	mov	r1, r4
 8007c98:	4648      	mov	r0, r9
 8007c9a:	f000 fcad 	bl	80085f8 <__mdiff>
 8007c9e:	68c2      	ldr	r2, [r0, #12]
 8007ca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ca2:	4606      	mov	r6, r0
 8007ca4:	bb02      	cbnz	r2, 8007ce8 <_dtoa_r+0xa40>
 8007ca6:	4601      	mov	r1, r0
 8007ca8:	9802      	ldr	r0, [sp, #8]
 8007caa:	f000 fc89 	bl	80085c0 <__mcmp>
 8007cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	4631      	mov	r1, r6
 8007cb4:	4648      	mov	r0, r9
 8007cb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007cb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cba:	f000 fa05 	bl	80080c8 <_Bfree>
 8007cbe:	9b07      	ldr	r3, [sp, #28]
 8007cc0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007cc2:	9e00      	ldr	r6, [sp, #0]
 8007cc4:	ea42 0103 	orr.w	r1, r2, r3
 8007cc8:	9b06      	ldr	r3, [sp, #24]
 8007cca:	4319      	orrs	r1, r3
 8007ccc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cce:	d10d      	bne.n	8007cec <_dtoa_r+0xa44>
 8007cd0:	2b39      	cmp	r3, #57	@ 0x39
 8007cd2:	d027      	beq.n	8007d24 <_dtoa_r+0xa7c>
 8007cd4:	9a04      	ldr	r2, [sp, #16]
 8007cd6:	2a00      	cmp	r2, #0
 8007cd8:	dd01      	ble.n	8007cde <_dtoa_r+0xa36>
 8007cda:	9b03      	ldr	r3, [sp, #12]
 8007cdc:	3331      	adds	r3, #49	@ 0x31
 8007cde:	f88b 3000 	strb.w	r3, [fp]
 8007ce2:	e52e      	b.n	8007742 <_dtoa_r+0x49a>
 8007ce4:	4628      	mov	r0, r5
 8007ce6:	e7b9      	b.n	8007c5c <_dtoa_r+0x9b4>
 8007ce8:	2201      	movs	r2, #1
 8007cea:	e7e2      	b.n	8007cb2 <_dtoa_r+0xa0a>
 8007cec:	9904      	ldr	r1, [sp, #16]
 8007cee:	2900      	cmp	r1, #0
 8007cf0:	db04      	blt.n	8007cfc <_dtoa_r+0xa54>
 8007cf2:	9807      	ldr	r0, [sp, #28]
 8007cf4:	4301      	orrs	r1, r0
 8007cf6:	9806      	ldr	r0, [sp, #24]
 8007cf8:	4301      	orrs	r1, r0
 8007cfa:	d120      	bne.n	8007d3e <_dtoa_r+0xa96>
 8007cfc:	2a00      	cmp	r2, #0
 8007cfe:	ddee      	ble.n	8007cde <_dtoa_r+0xa36>
 8007d00:	9902      	ldr	r1, [sp, #8]
 8007d02:	9300      	str	r3, [sp, #0]
 8007d04:	2201      	movs	r2, #1
 8007d06:	4648      	mov	r0, r9
 8007d08:	f000 fbee 	bl	80084e8 <__lshift>
 8007d0c:	4621      	mov	r1, r4
 8007d0e:	9002      	str	r0, [sp, #8]
 8007d10:	f000 fc56 	bl	80085c0 <__mcmp>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	9b00      	ldr	r3, [sp, #0]
 8007d18:	dc02      	bgt.n	8007d20 <_dtoa_r+0xa78>
 8007d1a:	d1e0      	bne.n	8007cde <_dtoa_r+0xa36>
 8007d1c:	07da      	lsls	r2, r3, #31
 8007d1e:	d5de      	bpl.n	8007cde <_dtoa_r+0xa36>
 8007d20:	2b39      	cmp	r3, #57	@ 0x39
 8007d22:	d1da      	bne.n	8007cda <_dtoa_r+0xa32>
 8007d24:	2339      	movs	r3, #57	@ 0x39
 8007d26:	f88b 3000 	strb.w	r3, [fp]
 8007d2a:	4633      	mov	r3, r6
 8007d2c:	461e      	mov	r6, r3
 8007d2e:	3b01      	subs	r3, #1
 8007d30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007d34:	2a39      	cmp	r2, #57	@ 0x39
 8007d36:	d04e      	beq.n	8007dd6 <_dtoa_r+0xb2e>
 8007d38:	3201      	adds	r2, #1
 8007d3a:	701a      	strb	r2, [r3, #0]
 8007d3c:	e501      	b.n	8007742 <_dtoa_r+0x49a>
 8007d3e:	2a00      	cmp	r2, #0
 8007d40:	dd03      	ble.n	8007d4a <_dtoa_r+0xaa2>
 8007d42:	2b39      	cmp	r3, #57	@ 0x39
 8007d44:	d0ee      	beq.n	8007d24 <_dtoa_r+0xa7c>
 8007d46:	3301      	adds	r3, #1
 8007d48:	e7c9      	b.n	8007cde <_dtoa_r+0xa36>
 8007d4a:	9a00      	ldr	r2, [sp, #0]
 8007d4c:	9908      	ldr	r1, [sp, #32]
 8007d4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007d52:	428a      	cmp	r2, r1
 8007d54:	d028      	beq.n	8007da8 <_dtoa_r+0xb00>
 8007d56:	9902      	ldr	r1, [sp, #8]
 8007d58:	2300      	movs	r3, #0
 8007d5a:	220a      	movs	r2, #10
 8007d5c:	4648      	mov	r0, r9
 8007d5e:	f000 f9d5 	bl	800810c <__multadd>
 8007d62:	42af      	cmp	r7, r5
 8007d64:	9002      	str	r0, [sp, #8]
 8007d66:	f04f 0300 	mov.w	r3, #0
 8007d6a:	f04f 020a 	mov.w	r2, #10
 8007d6e:	4639      	mov	r1, r7
 8007d70:	4648      	mov	r0, r9
 8007d72:	d107      	bne.n	8007d84 <_dtoa_r+0xadc>
 8007d74:	f000 f9ca 	bl	800810c <__multadd>
 8007d78:	4607      	mov	r7, r0
 8007d7a:	4605      	mov	r5, r0
 8007d7c:	9b00      	ldr	r3, [sp, #0]
 8007d7e:	3301      	adds	r3, #1
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	e777      	b.n	8007c74 <_dtoa_r+0x9cc>
 8007d84:	f000 f9c2 	bl	800810c <__multadd>
 8007d88:	4629      	mov	r1, r5
 8007d8a:	4607      	mov	r7, r0
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	220a      	movs	r2, #10
 8007d90:	4648      	mov	r0, r9
 8007d92:	f000 f9bb 	bl	800810c <__multadd>
 8007d96:	4605      	mov	r5, r0
 8007d98:	e7f0      	b.n	8007d7c <_dtoa_r+0xad4>
 8007d9a:	f1bb 0f00 	cmp.w	fp, #0
 8007d9e:	bfcc      	ite	gt
 8007da0:	465e      	movgt	r6, fp
 8007da2:	2601      	movle	r6, #1
 8007da4:	4456      	add	r6, sl
 8007da6:	2700      	movs	r7, #0
 8007da8:	9902      	ldr	r1, [sp, #8]
 8007daa:	9300      	str	r3, [sp, #0]
 8007dac:	2201      	movs	r2, #1
 8007dae:	4648      	mov	r0, r9
 8007db0:	f000 fb9a 	bl	80084e8 <__lshift>
 8007db4:	4621      	mov	r1, r4
 8007db6:	9002      	str	r0, [sp, #8]
 8007db8:	f000 fc02 	bl	80085c0 <__mcmp>
 8007dbc:	2800      	cmp	r0, #0
 8007dbe:	dcb4      	bgt.n	8007d2a <_dtoa_r+0xa82>
 8007dc0:	d102      	bne.n	8007dc8 <_dtoa_r+0xb20>
 8007dc2:	9b00      	ldr	r3, [sp, #0]
 8007dc4:	07db      	lsls	r3, r3, #31
 8007dc6:	d4b0      	bmi.n	8007d2a <_dtoa_r+0xa82>
 8007dc8:	4633      	mov	r3, r6
 8007dca:	461e      	mov	r6, r3
 8007dcc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007dd0:	2a30      	cmp	r2, #48	@ 0x30
 8007dd2:	d0fa      	beq.n	8007dca <_dtoa_r+0xb22>
 8007dd4:	e4b5      	b.n	8007742 <_dtoa_r+0x49a>
 8007dd6:	459a      	cmp	sl, r3
 8007dd8:	d1a8      	bne.n	8007d2c <_dtoa_r+0xa84>
 8007dda:	2331      	movs	r3, #49	@ 0x31
 8007ddc:	f108 0801 	add.w	r8, r8, #1
 8007de0:	f88a 3000 	strb.w	r3, [sl]
 8007de4:	e4ad      	b.n	8007742 <_dtoa_r+0x49a>
 8007de6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007de8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007e44 <_dtoa_r+0xb9c>
 8007dec:	b11b      	cbz	r3, 8007df6 <_dtoa_r+0xb4e>
 8007dee:	f10a 0308 	add.w	r3, sl, #8
 8007df2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007df4:	6013      	str	r3, [r2, #0]
 8007df6:	4650      	mov	r0, sl
 8007df8:	b017      	add	sp, #92	@ 0x5c
 8007dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dfe:	9b07      	ldr	r3, [sp, #28]
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	f77f ae2e 	ble.w	8007a62 <_dtoa_r+0x7ba>
 8007e06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e08:	9308      	str	r3, [sp, #32]
 8007e0a:	2001      	movs	r0, #1
 8007e0c:	e64d      	b.n	8007aaa <_dtoa_r+0x802>
 8007e0e:	f1bb 0f00 	cmp.w	fp, #0
 8007e12:	f77f aed9 	ble.w	8007bc8 <_dtoa_r+0x920>
 8007e16:	4656      	mov	r6, sl
 8007e18:	9802      	ldr	r0, [sp, #8]
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	f7ff f9bc 	bl	8007198 <quorem>
 8007e20:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007e24:	f806 3b01 	strb.w	r3, [r6], #1
 8007e28:	eba6 020a 	sub.w	r2, r6, sl
 8007e2c:	4593      	cmp	fp, r2
 8007e2e:	ddb4      	ble.n	8007d9a <_dtoa_r+0xaf2>
 8007e30:	9902      	ldr	r1, [sp, #8]
 8007e32:	2300      	movs	r3, #0
 8007e34:	220a      	movs	r2, #10
 8007e36:	4648      	mov	r0, r9
 8007e38:	f000 f968 	bl	800810c <__multadd>
 8007e3c:	9002      	str	r0, [sp, #8]
 8007e3e:	e7eb      	b.n	8007e18 <_dtoa_r+0xb70>
 8007e40:	0800a981 	.word	0x0800a981
 8007e44:	0800a905 	.word	0x0800a905

08007e48 <_free_r>:
 8007e48:	b538      	push	{r3, r4, r5, lr}
 8007e4a:	4605      	mov	r5, r0
 8007e4c:	2900      	cmp	r1, #0
 8007e4e:	d041      	beq.n	8007ed4 <_free_r+0x8c>
 8007e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e54:	1f0c      	subs	r4, r1, #4
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	bfb8      	it	lt
 8007e5a:	18e4      	addlt	r4, r4, r3
 8007e5c:	f000 f8e8 	bl	8008030 <__malloc_lock>
 8007e60:	4a1d      	ldr	r2, [pc, #116]	@ (8007ed8 <_free_r+0x90>)
 8007e62:	6813      	ldr	r3, [r2, #0]
 8007e64:	b933      	cbnz	r3, 8007e74 <_free_r+0x2c>
 8007e66:	6063      	str	r3, [r4, #4]
 8007e68:	6014      	str	r4, [r2, #0]
 8007e6a:	4628      	mov	r0, r5
 8007e6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e70:	f000 b8e4 	b.w	800803c <__malloc_unlock>
 8007e74:	42a3      	cmp	r3, r4
 8007e76:	d908      	bls.n	8007e8a <_free_r+0x42>
 8007e78:	6820      	ldr	r0, [r4, #0]
 8007e7a:	1821      	adds	r1, r4, r0
 8007e7c:	428b      	cmp	r3, r1
 8007e7e:	bf01      	itttt	eq
 8007e80:	6819      	ldreq	r1, [r3, #0]
 8007e82:	685b      	ldreq	r3, [r3, #4]
 8007e84:	1809      	addeq	r1, r1, r0
 8007e86:	6021      	streq	r1, [r4, #0]
 8007e88:	e7ed      	b.n	8007e66 <_free_r+0x1e>
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	b10b      	cbz	r3, 8007e94 <_free_r+0x4c>
 8007e90:	42a3      	cmp	r3, r4
 8007e92:	d9fa      	bls.n	8007e8a <_free_r+0x42>
 8007e94:	6811      	ldr	r1, [r2, #0]
 8007e96:	1850      	adds	r0, r2, r1
 8007e98:	42a0      	cmp	r0, r4
 8007e9a:	d10b      	bne.n	8007eb4 <_free_r+0x6c>
 8007e9c:	6820      	ldr	r0, [r4, #0]
 8007e9e:	4401      	add	r1, r0
 8007ea0:	1850      	adds	r0, r2, r1
 8007ea2:	4283      	cmp	r3, r0
 8007ea4:	6011      	str	r1, [r2, #0]
 8007ea6:	d1e0      	bne.n	8007e6a <_free_r+0x22>
 8007ea8:	6818      	ldr	r0, [r3, #0]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	6053      	str	r3, [r2, #4]
 8007eae:	4408      	add	r0, r1
 8007eb0:	6010      	str	r0, [r2, #0]
 8007eb2:	e7da      	b.n	8007e6a <_free_r+0x22>
 8007eb4:	d902      	bls.n	8007ebc <_free_r+0x74>
 8007eb6:	230c      	movs	r3, #12
 8007eb8:	602b      	str	r3, [r5, #0]
 8007eba:	e7d6      	b.n	8007e6a <_free_r+0x22>
 8007ebc:	6820      	ldr	r0, [r4, #0]
 8007ebe:	1821      	adds	r1, r4, r0
 8007ec0:	428b      	cmp	r3, r1
 8007ec2:	bf04      	itt	eq
 8007ec4:	6819      	ldreq	r1, [r3, #0]
 8007ec6:	685b      	ldreq	r3, [r3, #4]
 8007ec8:	6063      	str	r3, [r4, #4]
 8007eca:	bf04      	itt	eq
 8007ecc:	1809      	addeq	r1, r1, r0
 8007ece:	6021      	streq	r1, [r4, #0]
 8007ed0:	6054      	str	r4, [r2, #4]
 8007ed2:	e7ca      	b.n	8007e6a <_free_r+0x22>
 8007ed4:	bd38      	pop	{r3, r4, r5, pc}
 8007ed6:	bf00      	nop
 8007ed8:	200005d0 	.word	0x200005d0

08007edc <malloc>:
 8007edc:	4b02      	ldr	r3, [pc, #8]	@ (8007ee8 <malloc+0xc>)
 8007ede:	4601      	mov	r1, r0
 8007ee0:	6818      	ldr	r0, [r3, #0]
 8007ee2:	f000 b825 	b.w	8007f30 <_malloc_r>
 8007ee6:	bf00      	nop
 8007ee8:	20000024 	.word	0x20000024

08007eec <sbrk_aligned>:
 8007eec:	b570      	push	{r4, r5, r6, lr}
 8007eee:	4e0f      	ldr	r6, [pc, #60]	@ (8007f2c <sbrk_aligned+0x40>)
 8007ef0:	460c      	mov	r4, r1
 8007ef2:	6831      	ldr	r1, [r6, #0]
 8007ef4:	4605      	mov	r5, r0
 8007ef6:	b911      	cbnz	r1, 8007efe <sbrk_aligned+0x12>
 8007ef8:	f001 fe04 	bl	8009b04 <_sbrk_r>
 8007efc:	6030      	str	r0, [r6, #0]
 8007efe:	4621      	mov	r1, r4
 8007f00:	4628      	mov	r0, r5
 8007f02:	f001 fdff 	bl	8009b04 <_sbrk_r>
 8007f06:	1c43      	adds	r3, r0, #1
 8007f08:	d103      	bne.n	8007f12 <sbrk_aligned+0x26>
 8007f0a:	f04f 34ff 	mov.w	r4, #4294967295
 8007f0e:	4620      	mov	r0, r4
 8007f10:	bd70      	pop	{r4, r5, r6, pc}
 8007f12:	1cc4      	adds	r4, r0, #3
 8007f14:	f024 0403 	bic.w	r4, r4, #3
 8007f18:	42a0      	cmp	r0, r4
 8007f1a:	d0f8      	beq.n	8007f0e <sbrk_aligned+0x22>
 8007f1c:	1a21      	subs	r1, r4, r0
 8007f1e:	4628      	mov	r0, r5
 8007f20:	f001 fdf0 	bl	8009b04 <_sbrk_r>
 8007f24:	3001      	adds	r0, #1
 8007f26:	d1f2      	bne.n	8007f0e <sbrk_aligned+0x22>
 8007f28:	e7ef      	b.n	8007f0a <sbrk_aligned+0x1e>
 8007f2a:	bf00      	nop
 8007f2c:	200005cc 	.word	0x200005cc

08007f30 <_malloc_r>:
 8007f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f34:	1ccd      	adds	r5, r1, #3
 8007f36:	f025 0503 	bic.w	r5, r5, #3
 8007f3a:	3508      	adds	r5, #8
 8007f3c:	2d0c      	cmp	r5, #12
 8007f3e:	bf38      	it	cc
 8007f40:	250c      	movcc	r5, #12
 8007f42:	2d00      	cmp	r5, #0
 8007f44:	4606      	mov	r6, r0
 8007f46:	db01      	blt.n	8007f4c <_malloc_r+0x1c>
 8007f48:	42a9      	cmp	r1, r5
 8007f4a:	d904      	bls.n	8007f56 <_malloc_r+0x26>
 8007f4c:	230c      	movs	r3, #12
 8007f4e:	6033      	str	r3, [r6, #0]
 8007f50:	2000      	movs	r0, #0
 8007f52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800802c <_malloc_r+0xfc>
 8007f5a:	f000 f869 	bl	8008030 <__malloc_lock>
 8007f5e:	f8d8 3000 	ldr.w	r3, [r8]
 8007f62:	461c      	mov	r4, r3
 8007f64:	bb44      	cbnz	r4, 8007fb8 <_malloc_r+0x88>
 8007f66:	4629      	mov	r1, r5
 8007f68:	4630      	mov	r0, r6
 8007f6a:	f7ff ffbf 	bl	8007eec <sbrk_aligned>
 8007f6e:	1c43      	adds	r3, r0, #1
 8007f70:	4604      	mov	r4, r0
 8007f72:	d158      	bne.n	8008026 <_malloc_r+0xf6>
 8007f74:	f8d8 4000 	ldr.w	r4, [r8]
 8007f78:	4627      	mov	r7, r4
 8007f7a:	2f00      	cmp	r7, #0
 8007f7c:	d143      	bne.n	8008006 <_malloc_r+0xd6>
 8007f7e:	2c00      	cmp	r4, #0
 8007f80:	d04b      	beq.n	800801a <_malloc_r+0xea>
 8007f82:	6823      	ldr	r3, [r4, #0]
 8007f84:	4639      	mov	r1, r7
 8007f86:	4630      	mov	r0, r6
 8007f88:	eb04 0903 	add.w	r9, r4, r3
 8007f8c:	f001 fdba 	bl	8009b04 <_sbrk_r>
 8007f90:	4581      	cmp	r9, r0
 8007f92:	d142      	bne.n	800801a <_malloc_r+0xea>
 8007f94:	6821      	ldr	r1, [r4, #0]
 8007f96:	1a6d      	subs	r5, r5, r1
 8007f98:	4629      	mov	r1, r5
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	f7ff ffa6 	bl	8007eec <sbrk_aligned>
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	d03a      	beq.n	800801a <_malloc_r+0xea>
 8007fa4:	6823      	ldr	r3, [r4, #0]
 8007fa6:	442b      	add	r3, r5
 8007fa8:	6023      	str	r3, [r4, #0]
 8007faa:	f8d8 3000 	ldr.w	r3, [r8]
 8007fae:	685a      	ldr	r2, [r3, #4]
 8007fb0:	bb62      	cbnz	r2, 800800c <_malloc_r+0xdc>
 8007fb2:	f8c8 7000 	str.w	r7, [r8]
 8007fb6:	e00f      	b.n	8007fd8 <_malloc_r+0xa8>
 8007fb8:	6822      	ldr	r2, [r4, #0]
 8007fba:	1b52      	subs	r2, r2, r5
 8007fbc:	d420      	bmi.n	8008000 <_malloc_r+0xd0>
 8007fbe:	2a0b      	cmp	r2, #11
 8007fc0:	d917      	bls.n	8007ff2 <_malloc_r+0xc2>
 8007fc2:	1961      	adds	r1, r4, r5
 8007fc4:	42a3      	cmp	r3, r4
 8007fc6:	6025      	str	r5, [r4, #0]
 8007fc8:	bf18      	it	ne
 8007fca:	6059      	strne	r1, [r3, #4]
 8007fcc:	6863      	ldr	r3, [r4, #4]
 8007fce:	bf08      	it	eq
 8007fd0:	f8c8 1000 	streq.w	r1, [r8]
 8007fd4:	5162      	str	r2, [r4, r5]
 8007fd6:	604b      	str	r3, [r1, #4]
 8007fd8:	4630      	mov	r0, r6
 8007fda:	f000 f82f 	bl	800803c <__malloc_unlock>
 8007fde:	f104 000b 	add.w	r0, r4, #11
 8007fe2:	1d23      	adds	r3, r4, #4
 8007fe4:	f020 0007 	bic.w	r0, r0, #7
 8007fe8:	1ac2      	subs	r2, r0, r3
 8007fea:	bf1c      	itt	ne
 8007fec:	1a1b      	subne	r3, r3, r0
 8007fee:	50a3      	strne	r3, [r4, r2]
 8007ff0:	e7af      	b.n	8007f52 <_malloc_r+0x22>
 8007ff2:	6862      	ldr	r2, [r4, #4]
 8007ff4:	42a3      	cmp	r3, r4
 8007ff6:	bf0c      	ite	eq
 8007ff8:	f8c8 2000 	streq.w	r2, [r8]
 8007ffc:	605a      	strne	r2, [r3, #4]
 8007ffe:	e7eb      	b.n	8007fd8 <_malloc_r+0xa8>
 8008000:	4623      	mov	r3, r4
 8008002:	6864      	ldr	r4, [r4, #4]
 8008004:	e7ae      	b.n	8007f64 <_malloc_r+0x34>
 8008006:	463c      	mov	r4, r7
 8008008:	687f      	ldr	r7, [r7, #4]
 800800a:	e7b6      	b.n	8007f7a <_malloc_r+0x4a>
 800800c:	461a      	mov	r2, r3
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	42a3      	cmp	r3, r4
 8008012:	d1fb      	bne.n	800800c <_malloc_r+0xdc>
 8008014:	2300      	movs	r3, #0
 8008016:	6053      	str	r3, [r2, #4]
 8008018:	e7de      	b.n	8007fd8 <_malloc_r+0xa8>
 800801a:	230c      	movs	r3, #12
 800801c:	6033      	str	r3, [r6, #0]
 800801e:	4630      	mov	r0, r6
 8008020:	f000 f80c 	bl	800803c <__malloc_unlock>
 8008024:	e794      	b.n	8007f50 <_malloc_r+0x20>
 8008026:	6005      	str	r5, [r0, #0]
 8008028:	e7d6      	b.n	8007fd8 <_malloc_r+0xa8>
 800802a:	bf00      	nop
 800802c:	200005d0 	.word	0x200005d0

08008030 <__malloc_lock>:
 8008030:	4801      	ldr	r0, [pc, #4]	@ (8008038 <__malloc_lock+0x8>)
 8008032:	f7ff b8a8 	b.w	8007186 <__retarget_lock_acquire_recursive>
 8008036:	bf00      	nop
 8008038:	200005c8 	.word	0x200005c8

0800803c <__malloc_unlock>:
 800803c:	4801      	ldr	r0, [pc, #4]	@ (8008044 <__malloc_unlock+0x8>)
 800803e:	f7ff b8a3 	b.w	8007188 <__retarget_lock_release_recursive>
 8008042:	bf00      	nop
 8008044:	200005c8 	.word	0x200005c8

08008048 <_Balloc>:
 8008048:	b570      	push	{r4, r5, r6, lr}
 800804a:	69c6      	ldr	r6, [r0, #28]
 800804c:	4604      	mov	r4, r0
 800804e:	460d      	mov	r5, r1
 8008050:	b976      	cbnz	r6, 8008070 <_Balloc+0x28>
 8008052:	2010      	movs	r0, #16
 8008054:	f7ff ff42 	bl	8007edc <malloc>
 8008058:	4602      	mov	r2, r0
 800805a:	61e0      	str	r0, [r4, #28]
 800805c:	b920      	cbnz	r0, 8008068 <_Balloc+0x20>
 800805e:	4b18      	ldr	r3, [pc, #96]	@ (80080c0 <_Balloc+0x78>)
 8008060:	4818      	ldr	r0, [pc, #96]	@ (80080c4 <_Balloc+0x7c>)
 8008062:	216b      	movs	r1, #107	@ 0x6b
 8008064:	f001 fd74 	bl	8009b50 <__assert_func>
 8008068:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800806c:	6006      	str	r6, [r0, #0]
 800806e:	60c6      	str	r6, [r0, #12]
 8008070:	69e6      	ldr	r6, [r4, #28]
 8008072:	68f3      	ldr	r3, [r6, #12]
 8008074:	b183      	cbz	r3, 8008098 <_Balloc+0x50>
 8008076:	69e3      	ldr	r3, [r4, #28]
 8008078:	68db      	ldr	r3, [r3, #12]
 800807a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800807e:	b9b8      	cbnz	r0, 80080b0 <_Balloc+0x68>
 8008080:	2101      	movs	r1, #1
 8008082:	fa01 f605 	lsl.w	r6, r1, r5
 8008086:	1d72      	adds	r2, r6, #5
 8008088:	0092      	lsls	r2, r2, #2
 800808a:	4620      	mov	r0, r4
 800808c:	f001 fd7e 	bl	8009b8c <_calloc_r>
 8008090:	b160      	cbz	r0, 80080ac <_Balloc+0x64>
 8008092:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008096:	e00e      	b.n	80080b6 <_Balloc+0x6e>
 8008098:	2221      	movs	r2, #33	@ 0x21
 800809a:	2104      	movs	r1, #4
 800809c:	4620      	mov	r0, r4
 800809e:	f001 fd75 	bl	8009b8c <_calloc_r>
 80080a2:	69e3      	ldr	r3, [r4, #28]
 80080a4:	60f0      	str	r0, [r6, #12]
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1e4      	bne.n	8008076 <_Balloc+0x2e>
 80080ac:	2000      	movs	r0, #0
 80080ae:	bd70      	pop	{r4, r5, r6, pc}
 80080b0:	6802      	ldr	r2, [r0, #0]
 80080b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80080b6:	2300      	movs	r3, #0
 80080b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80080bc:	e7f7      	b.n	80080ae <_Balloc+0x66>
 80080be:	bf00      	nop
 80080c0:	0800a912 	.word	0x0800a912
 80080c4:	0800a992 	.word	0x0800a992

080080c8 <_Bfree>:
 80080c8:	b570      	push	{r4, r5, r6, lr}
 80080ca:	69c6      	ldr	r6, [r0, #28]
 80080cc:	4605      	mov	r5, r0
 80080ce:	460c      	mov	r4, r1
 80080d0:	b976      	cbnz	r6, 80080f0 <_Bfree+0x28>
 80080d2:	2010      	movs	r0, #16
 80080d4:	f7ff ff02 	bl	8007edc <malloc>
 80080d8:	4602      	mov	r2, r0
 80080da:	61e8      	str	r0, [r5, #28]
 80080dc:	b920      	cbnz	r0, 80080e8 <_Bfree+0x20>
 80080de:	4b09      	ldr	r3, [pc, #36]	@ (8008104 <_Bfree+0x3c>)
 80080e0:	4809      	ldr	r0, [pc, #36]	@ (8008108 <_Bfree+0x40>)
 80080e2:	218f      	movs	r1, #143	@ 0x8f
 80080e4:	f001 fd34 	bl	8009b50 <__assert_func>
 80080e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080ec:	6006      	str	r6, [r0, #0]
 80080ee:	60c6      	str	r6, [r0, #12]
 80080f0:	b13c      	cbz	r4, 8008102 <_Bfree+0x3a>
 80080f2:	69eb      	ldr	r3, [r5, #28]
 80080f4:	6862      	ldr	r2, [r4, #4]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80080fc:	6021      	str	r1, [r4, #0]
 80080fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008102:	bd70      	pop	{r4, r5, r6, pc}
 8008104:	0800a912 	.word	0x0800a912
 8008108:	0800a992 	.word	0x0800a992

0800810c <__multadd>:
 800810c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008110:	690d      	ldr	r5, [r1, #16]
 8008112:	4607      	mov	r7, r0
 8008114:	460c      	mov	r4, r1
 8008116:	461e      	mov	r6, r3
 8008118:	f101 0c14 	add.w	ip, r1, #20
 800811c:	2000      	movs	r0, #0
 800811e:	f8dc 3000 	ldr.w	r3, [ip]
 8008122:	b299      	uxth	r1, r3
 8008124:	fb02 6101 	mla	r1, r2, r1, r6
 8008128:	0c1e      	lsrs	r6, r3, #16
 800812a:	0c0b      	lsrs	r3, r1, #16
 800812c:	fb02 3306 	mla	r3, r2, r6, r3
 8008130:	b289      	uxth	r1, r1
 8008132:	3001      	adds	r0, #1
 8008134:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008138:	4285      	cmp	r5, r0
 800813a:	f84c 1b04 	str.w	r1, [ip], #4
 800813e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008142:	dcec      	bgt.n	800811e <__multadd+0x12>
 8008144:	b30e      	cbz	r6, 800818a <__multadd+0x7e>
 8008146:	68a3      	ldr	r3, [r4, #8]
 8008148:	42ab      	cmp	r3, r5
 800814a:	dc19      	bgt.n	8008180 <__multadd+0x74>
 800814c:	6861      	ldr	r1, [r4, #4]
 800814e:	4638      	mov	r0, r7
 8008150:	3101      	adds	r1, #1
 8008152:	f7ff ff79 	bl	8008048 <_Balloc>
 8008156:	4680      	mov	r8, r0
 8008158:	b928      	cbnz	r0, 8008166 <__multadd+0x5a>
 800815a:	4602      	mov	r2, r0
 800815c:	4b0c      	ldr	r3, [pc, #48]	@ (8008190 <__multadd+0x84>)
 800815e:	480d      	ldr	r0, [pc, #52]	@ (8008194 <__multadd+0x88>)
 8008160:	21ba      	movs	r1, #186	@ 0xba
 8008162:	f001 fcf5 	bl	8009b50 <__assert_func>
 8008166:	6922      	ldr	r2, [r4, #16]
 8008168:	3202      	adds	r2, #2
 800816a:	f104 010c 	add.w	r1, r4, #12
 800816e:	0092      	lsls	r2, r2, #2
 8008170:	300c      	adds	r0, #12
 8008172:	f001 fcd7 	bl	8009b24 <memcpy>
 8008176:	4621      	mov	r1, r4
 8008178:	4638      	mov	r0, r7
 800817a:	f7ff ffa5 	bl	80080c8 <_Bfree>
 800817e:	4644      	mov	r4, r8
 8008180:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008184:	3501      	adds	r5, #1
 8008186:	615e      	str	r6, [r3, #20]
 8008188:	6125      	str	r5, [r4, #16]
 800818a:	4620      	mov	r0, r4
 800818c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008190:	0800a981 	.word	0x0800a981
 8008194:	0800a992 	.word	0x0800a992

08008198 <__s2b>:
 8008198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800819c:	460c      	mov	r4, r1
 800819e:	4615      	mov	r5, r2
 80081a0:	461f      	mov	r7, r3
 80081a2:	2209      	movs	r2, #9
 80081a4:	3308      	adds	r3, #8
 80081a6:	4606      	mov	r6, r0
 80081a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80081ac:	2100      	movs	r1, #0
 80081ae:	2201      	movs	r2, #1
 80081b0:	429a      	cmp	r2, r3
 80081b2:	db09      	blt.n	80081c8 <__s2b+0x30>
 80081b4:	4630      	mov	r0, r6
 80081b6:	f7ff ff47 	bl	8008048 <_Balloc>
 80081ba:	b940      	cbnz	r0, 80081ce <__s2b+0x36>
 80081bc:	4602      	mov	r2, r0
 80081be:	4b19      	ldr	r3, [pc, #100]	@ (8008224 <__s2b+0x8c>)
 80081c0:	4819      	ldr	r0, [pc, #100]	@ (8008228 <__s2b+0x90>)
 80081c2:	21d3      	movs	r1, #211	@ 0xd3
 80081c4:	f001 fcc4 	bl	8009b50 <__assert_func>
 80081c8:	0052      	lsls	r2, r2, #1
 80081ca:	3101      	adds	r1, #1
 80081cc:	e7f0      	b.n	80081b0 <__s2b+0x18>
 80081ce:	9b08      	ldr	r3, [sp, #32]
 80081d0:	6143      	str	r3, [r0, #20]
 80081d2:	2d09      	cmp	r5, #9
 80081d4:	f04f 0301 	mov.w	r3, #1
 80081d8:	6103      	str	r3, [r0, #16]
 80081da:	dd16      	ble.n	800820a <__s2b+0x72>
 80081dc:	f104 0909 	add.w	r9, r4, #9
 80081e0:	46c8      	mov	r8, r9
 80081e2:	442c      	add	r4, r5
 80081e4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80081e8:	4601      	mov	r1, r0
 80081ea:	3b30      	subs	r3, #48	@ 0x30
 80081ec:	220a      	movs	r2, #10
 80081ee:	4630      	mov	r0, r6
 80081f0:	f7ff ff8c 	bl	800810c <__multadd>
 80081f4:	45a0      	cmp	r8, r4
 80081f6:	d1f5      	bne.n	80081e4 <__s2b+0x4c>
 80081f8:	f1a5 0408 	sub.w	r4, r5, #8
 80081fc:	444c      	add	r4, r9
 80081fe:	1b2d      	subs	r5, r5, r4
 8008200:	1963      	adds	r3, r4, r5
 8008202:	42bb      	cmp	r3, r7
 8008204:	db04      	blt.n	8008210 <__s2b+0x78>
 8008206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800820a:	340a      	adds	r4, #10
 800820c:	2509      	movs	r5, #9
 800820e:	e7f6      	b.n	80081fe <__s2b+0x66>
 8008210:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008214:	4601      	mov	r1, r0
 8008216:	3b30      	subs	r3, #48	@ 0x30
 8008218:	220a      	movs	r2, #10
 800821a:	4630      	mov	r0, r6
 800821c:	f7ff ff76 	bl	800810c <__multadd>
 8008220:	e7ee      	b.n	8008200 <__s2b+0x68>
 8008222:	bf00      	nop
 8008224:	0800a981 	.word	0x0800a981
 8008228:	0800a992 	.word	0x0800a992

0800822c <__hi0bits>:
 800822c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008230:	4603      	mov	r3, r0
 8008232:	bf36      	itet	cc
 8008234:	0403      	lslcc	r3, r0, #16
 8008236:	2000      	movcs	r0, #0
 8008238:	2010      	movcc	r0, #16
 800823a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800823e:	bf3c      	itt	cc
 8008240:	021b      	lslcc	r3, r3, #8
 8008242:	3008      	addcc	r0, #8
 8008244:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008248:	bf3c      	itt	cc
 800824a:	011b      	lslcc	r3, r3, #4
 800824c:	3004      	addcc	r0, #4
 800824e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008252:	bf3c      	itt	cc
 8008254:	009b      	lslcc	r3, r3, #2
 8008256:	3002      	addcc	r0, #2
 8008258:	2b00      	cmp	r3, #0
 800825a:	db05      	blt.n	8008268 <__hi0bits+0x3c>
 800825c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008260:	f100 0001 	add.w	r0, r0, #1
 8008264:	bf08      	it	eq
 8008266:	2020      	moveq	r0, #32
 8008268:	4770      	bx	lr

0800826a <__lo0bits>:
 800826a:	6803      	ldr	r3, [r0, #0]
 800826c:	4602      	mov	r2, r0
 800826e:	f013 0007 	ands.w	r0, r3, #7
 8008272:	d00b      	beq.n	800828c <__lo0bits+0x22>
 8008274:	07d9      	lsls	r1, r3, #31
 8008276:	d421      	bmi.n	80082bc <__lo0bits+0x52>
 8008278:	0798      	lsls	r0, r3, #30
 800827a:	bf49      	itett	mi
 800827c:	085b      	lsrmi	r3, r3, #1
 800827e:	089b      	lsrpl	r3, r3, #2
 8008280:	2001      	movmi	r0, #1
 8008282:	6013      	strmi	r3, [r2, #0]
 8008284:	bf5c      	itt	pl
 8008286:	6013      	strpl	r3, [r2, #0]
 8008288:	2002      	movpl	r0, #2
 800828a:	4770      	bx	lr
 800828c:	b299      	uxth	r1, r3
 800828e:	b909      	cbnz	r1, 8008294 <__lo0bits+0x2a>
 8008290:	0c1b      	lsrs	r3, r3, #16
 8008292:	2010      	movs	r0, #16
 8008294:	b2d9      	uxtb	r1, r3
 8008296:	b909      	cbnz	r1, 800829c <__lo0bits+0x32>
 8008298:	3008      	adds	r0, #8
 800829a:	0a1b      	lsrs	r3, r3, #8
 800829c:	0719      	lsls	r1, r3, #28
 800829e:	bf04      	itt	eq
 80082a0:	091b      	lsreq	r3, r3, #4
 80082a2:	3004      	addeq	r0, #4
 80082a4:	0799      	lsls	r1, r3, #30
 80082a6:	bf04      	itt	eq
 80082a8:	089b      	lsreq	r3, r3, #2
 80082aa:	3002      	addeq	r0, #2
 80082ac:	07d9      	lsls	r1, r3, #31
 80082ae:	d403      	bmi.n	80082b8 <__lo0bits+0x4e>
 80082b0:	085b      	lsrs	r3, r3, #1
 80082b2:	f100 0001 	add.w	r0, r0, #1
 80082b6:	d003      	beq.n	80082c0 <__lo0bits+0x56>
 80082b8:	6013      	str	r3, [r2, #0]
 80082ba:	4770      	bx	lr
 80082bc:	2000      	movs	r0, #0
 80082be:	4770      	bx	lr
 80082c0:	2020      	movs	r0, #32
 80082c2:	4770      	bx	lr

080082c4 <__i2b>:
 80082c4:	b510      	push	{r4, lr}
 80082c6:	460c      	mov	r4, r1
 80082c8:	2101      	movs	r1, #1
 80082ca:	f7ff febd 	bl	8008048 <_Balloc>
 80082ce:	4602      	mov	r2, r0
 80082d0:	b928      	cbnz	r0, 80082de <__i2b+0x1a>
 80082d2:	4b05      	ldr	r3, [pc, #20]	@ (80082e8 <__i2b+0x24>)
 80082d4:	4805      	ldr	r0, [pc, #20]	@ (80082ec <__i2b+0x28>)
 80082d6:	f240 1145 	movw	r1, #325	@ 0x145
 80082da:	f001 fc39 	bl	8009b50 <__assert_func>
 80082de:	2301      	movs	r3, #1
 80082e0:	6144      	str	r4, [r0, #20]
 80082e2:	6103      	str	r3, [r0, #16]
 80082e4:	bd10      	pop	{r4, pc}
 80082e6:	bf00      	nop
 80082e8:	0800a981 	.word	0x0800a981
 80082ec:	0800a992 	.word	0x0800a992

080082f0 <__multiply>:
 80082f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f4:	4617      	mov	r7, r2
 80082f6:	690a      	ldr	r2, [r1, #16]
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	bfa8      	it	ge
 80082fe:	463b      	movge	r3, r7
 8008300:	4689      	mov	r9, r1
 8008302:	bfa4      	itt	ge
 8008304:	460f      	movge	r7, r1
 8008306:	4699      	movge	r9, r3
 8008308:	693d      	ldr	r5, [r7, #16]
 800830a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	6879      	ldr	r1, [r7, #4]
 8008312:	eb05 060a 	add.w	r6, r5, sl
 8008316:	42b3      	cmp	r3, r6
 8008318:	b085      	sub	sp, #20
 800831a:	bfb8      	it	lt
 800831c:	3101      	addlt	r1, #1
 800831e:	f7ff fe93 	bl	8008048 <_Balloc>
 8008322:	b930      	cbnz	r0, 8008332 <__multiply+0x42>
 8008324:	4602      	mov	r2, r0
 8008326:	4b41      	ldr	r3, [pc, #260]	@ (800842c <__multiply+0x13c>)
 8008328:	4841      	ldr	r0, [pc, #260]	@ (8008430 <__multiply+0x140>)
 800832a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800832e:	f001 fc0f 	bl	8009b50 <__assert_func>
 8008332:	f100 0414 	add.w	r4, r0, #20
 8008336:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800833a:	4623      	mov	r3, r4
 800833c:	2200      	movs	r2, #0
 800833e:	4573      	cmp	r3, lr
 8008340:	d320      	bcc.n	8008384 <__multiply+0x94>
 8008342:	f107 0814 	add.w	r8, r7, #20
 8008346:	f109 0114 	add.w	r1, r9, #20
 800834a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800834e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008352:	9302      	str	r3, [sp, #8]
 8008354:	1beb      	subs	r3, r5, r7
 8008356:	3b15      	subs	r3, #21
 8008358:	f023 0303 	bic.w	r3, r3, #3
 800835c:	3304      	adds	r3, #4
 800835e:	3715      	adds	r7, #21
 8008360:	42bd      	cmp	r5, r7
 8008362:	bf38      	it	cc
 8008364:	2304      	movcc	r3, #4
 8008366:	9301      	str	r3, [sp, #4]
 8008368:	9b02      	ldr	r3, [sp, #8]
 800836a:	9103      	str	r1, [sp, #12]
 800836c:	428b      	cmp	r3, r1
 800836e:	d80c      	bhi.n	800838a <__multiply+0x9a>
 8008370:	2e00      	cmp	r6, #0
 8008372:	dd03      	ble.n	800837c <__multiply+0x8c>
 8008374:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008378:	2b00      	cmp	r3, #0
 800837a:	d055      	beq.n	8008428 <__multiply+0x138>
 800837c:	6106      	str	r6, [r0, #16]
 800837e:	b005      	add	sp, #20
 8008380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008384:	f843 2b04 	str.w	r2, [r3], #4
 8008388:	e7d9      	b.n	800833e <__multiply+0x4e>
 800838a:	f8b1 a000 	ldrh.w	sl, [r1]
 800838e:	f1ba 0f00 	cmp.w	sl, #0
 8008392:	d01f      	beq.n	80083d4 <__multiply+0xe4>
 8008394:	46c4      	mov	ip, r8
 8008396:	46a1      	mov	r9, r4
 8008398:	2700      	movs	r7, #0
 800839a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800839e:	f8d9 3000 	ldr.w	r3, [r9]
 80083a2:	fa1f fb82 	uxth.w	fp, r2
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	fb0a 330b 	mla	r3, sl, fp, r3
 80083ac:	443b      	add	r3, r7
 80083ae:	f8d9 7000 	ldr.w	r7, [r9]
 80083b2:	0c12      	lsrs	r2, r2, #16
 80083b4:	0c3f      	lsrs	r7, r7, #16
 80083b6:	fb0a 7202 	mla	r2, sl, r2, r7
 80083ba:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80083be:	b29b      	uxth	r3, r3
 80083c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083c4:	4565      	cmp	r5, ip
 80083c6:	f849 3b04 	str.w	r3, [r9], #4
 80083ca:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80083ce:	d8e4      	bhi.n	800839a <__multiply+0xaa>
 80083d0:	9b01      	ldr	r3, [sp, #4]
 80083d2:	50e7      	str	r7, [r4, r3]
 80083d4:	9b03      	ldr	r3, [sp, #12]
 80083d6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80083da:	3104      	adds	r1, #4
 80083dc:	f1b9 0f00 	cmp.w	r9, #0
 80083e0:	d020      	beq.n	8008424 <__multiply+0x134>
 80083e2:	6823      	ldr	r3, [r4, #0]
 80083e4:	4647      	mov	r7, r8
 80083e6:	46a4      	mov	ip, r4
 80083e8:	f04f 0a00 	mov.w	sl, #0
 80083ec:	f8b7 b000 	ldrh.w	fp, [r7]
 80083f0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80083f4:	fb09 220b 	mla	r2, r9, fp, r2
 80083f8:	4452      	add	r2, sl
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008400:	f84c 3b04 	str.w	r3, [ip], #4
 8008404:	f857 3b04 	ldr.w	r3, [r7], #4
 8008408:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800840c:	f8bc 3000 	ldrh.w	r3, [ip]
 8008410:	fb09 330a 	mla	r3, r9, sl, r3
 8008414:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008418:	42bd      	cmp	r5, r7
 800841a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800841e:	d8e5      	bhi.n	80083ec <__multiply+0xfc>
 8008420:	9a01      	ldr	r2, [sp, #4]
 8008422:	50a3      	str	r3, [r4, r2]
 8008424:	3404      	adds	r4, #4
 8008426:	e79f      	b.n	8008368 <__multiply+0x78>
 8008428:	3e01      	subs	r6, #1
 800842a:	e7a1      	b.n	8008370 <__multiply+0x80>
 800842c:	0800a981 	.word	0x0800a981
 8008430:	0800a992 	.word	0x0800a992

08008434 <__pow5mult>:
 8008434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008438:	4615      	mov	r5, r2
 800843a:	f012 0203 	ands.w	r2, r2, #3
 800843e:	4607      	mov	r7, r0
 8008440:	460e      	mov	r6, r1
 8008442:	d007      	beq.n	8008454 <__pow5mult+0x20>
 8008444:	4c25      	ldr	r4, [pc, #148]	@ (80084dc <__pow5mult+0xa8>)
 8008446:	3a01      	subs	r2, #1
 8008448:	2300      	movs	r3, #0
 800844a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800844e:	f7ff fe5d 	bl	800810c <__multadd>
 8008452:	4606      	mov	r6, r0
 8008454:	10ad      	asrs	r5, r5, #2
 8008456:	d03d      	beq.n	80084d4 <__pow5mult+0xa0>
 8008458:	69fc      	ldr	r4, [r7, #28]
 800845a:	b97c      	cbnz	r4, 800847c <__pow5mult+0x48>
 800845c:	2010      	movs	r0, #16
 800845e:	f7ff fd3d 	bl	8007edc <malloc>
 8008462:	4602      	mov	r2, r0
 8008464:	61f8      	str	r0, [r7, #28]
 8008466:	b928      	cbnz	r0, 8008474 <__pow5mult+0x40>
 8008468:	4b1d      	ldr	r3, [pc, #116]	@ (80084e0 <__pow5mult+0xac>)
 800846a:	481e      	ldr	r0, [pc, #120]	@ (80084e4 <__pow5mult+0xb0>)
 800846c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008470:	f001 fb6e 	bl	8009b50 <__assert_func>
 8008474:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008478:	6004      	str	r4, [r0, #0]
 800847a:	60c4      	str	r4, [r0, #12]
 800847c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008480:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008484:	b94c      	cbnz	r4, 800849a <__pow5mult+0x66>
 8008486:	f240 2171 	movw	r1, #625	@ 0x271
 800848a:	4638      	mov	r0, r7
 800848c:	f7ff ff1a 	bl	80082c4 <__i2b>
 8008490:	2300      	movs	r3, #0
 8008492:	f8c8 0008 	str.w	r0, [r8, #8]
 8008496:	4604      	mov	r4, r0
 8008498:	6003      	str	r3, [r0, #0]
 800849a:	f04f 0900 	mov.w	r9, #0
 800849e:	07eb      	lsls	r3, r5, #31
 80084a0:	d50a      	bpl.n	80084b8 <__pow5mult+0x84>
 80084a2:	4631      	mov	r1, r6
 80084a4:	4622      	mov	r2, r4
 80084a6:	4638      	mov	r0, r7
 80084a8:	f7ff ff22 	bl	80082f0 <__multiply>
 80084ac:	4631      	mov	r1, r6
 80084ae:	4680      	mov	r8, r0
 80084b0:	4638      	mov	r0, r7
 80084b2:	f7ff fe09 	bl	80080c8 <_Bfree>
 80084b6:	4646      	mov	r6, r8
 80084b8:	106d      	asrs	r5, r5, #1
 80084ba:	d00b      	beq.n	80084d4 <__pow5mult+0xa0>
 80084bc:	6820      	ldr	r0, [r4, #0]
 80084be:	b938      	cbnz	r0, 80084d0 <__pow5mult+0x9c>
 80084c0:	4622      	mov	r2, r4
 80084c2:	4621      	mov	r1, r4
 80084c4:	4638      	mov	r0, r7
 80084c6:	f7ff ff13 	bl	80082f0 <__multiply>
 80084ca:	6020      	str	r0, [r4, #0]
 80084cc:	f8c0 9000 	str.w	r9, [r0]
 80084d0:	4604      	mov	r4, r0
 80084d2:	e7e4      	b.n	800849e <__pow5mult+0x6a>
 80084d4:	4630      	mov	r0, r6
 80084d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084da:	bf00      	nop
 80084dc:	0800aaa4 	.word	0x0800aaa4
 80084e0:	0800a912 	.word	0x0800a912
 80084e4:	0800a992 	.word	0x0800a992

080084e8 <__lshift>:
 80084e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084ec:	460c      	mov	r4, r1
 80084ee:	6849      	ldr	r1, [r1, #4]
 80084f0:	6923      	ldr	r3, [r4, #16]
 80084f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80084f6:	68a3      	ldr	r3, [r4, #8]
 80084f8:	4607      	mov	r7, r0
 80084fa:	4691      	mov	r9, r2
 80084fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008500:	f108 0601 	add.w	r6, r8, #1
 8008504:	42b3      	cmp	r3, r6
 8008506:	db0b      	blt.n	8008520 <__lshift+0x38>
 8008508:	4638      	mov	r0, r7
 800850a:	f7ff fd9d 	bl	8008048 <_Balloc>
 800850e:	4605      	mov	r5, r0
 8008510:	b948      	cbnz	r0, 8008526 <__lshift+0x3e>
 8008512:	4602      	mov	r2, r0
 8008514:	4b28      	ldr	r3, [pc, #160]	@ (80085b8 <__lshift+0xd0>)
 8008516:	4829      	ldr	r0, [pc, #164]	@ (80085bc <__lshift+0xd4>)
 8008518:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800851c:	f001 fb18 	bl	8009b50 <__assert_func>
 8008520:	3101      	adds	r1, #1
 8008522:	005b      	lsls	r3, r3, #1
 8008524:	e7ee      	b.n	8008504 <__lshift+0x1c>
 8008526:	2300      	movs	r3, #0
 8008528:	f100 0114 	add.w	r1, r0, #20
 800852c:	f100 0210 	add.w	r2, r0, #16
 8008530:	4618      	mov	r0, r3
 8008532:	4553      	cmp	r3, sl
 8008534:	db33      	blt.n	800859e <__lshift+0xb6>
 8008536:	6920      	ldr	r0, [r4, #16]
 8008538:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800853c:	f104 0314 	add.w	r3, r4, #20
 8008540:	f019 091f 	ands.w	r9, r9, #31
 8008544:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008548:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800854c:	d02b      	beq.n	80085a6 <__lshift+0xbe>
 800854e:	f1c9 0e20 	rsb	lr, r9, #32
 8008552:	468a      	mov	sl, r1
 8008554:	2200      	movs	r2, #0
 8008556:	6818      	ldr	r0, [r3, #0]
 8008558:	fa00 f009 	lsl.w	r0, r0, r9
 800855c:	4310      	orrs	r0, r2
 800855e:	f84a 0b04 	str.w	r0, [sl], #4
 8008562:	f853 2b04 	ldr.w	r2, [r3], #4
 8008566:	459c      	cmp	ip, r3
 8008568:	fa22 f20e 	lsr.w	r2, r2, lr
 800856c:	d8f3      	bhi.n	8008556 <__lshift+0x6e>
 800856e:	ebac 0304 	sub.w	r3, ip, r4
 8008572:	3b15      	subs	r3, #21
 8008574:	f023 0303 	bic.w	r3, r3, #3
 8008578:	3304      	adds	r3, #4
 800857a:	f104 0015 	add.w	r0, r4, #21
 800857e:	4560      	cmp	r0, ip
 8008580:	bf88      	it	hi
 8008582:	2304      	movhi	r3, #4
 8008584:	50ca      	str	r2, [r1, r3]
 8008586:	b10a      	cbz	r2, 800858c <__lshift+0xa4>
 8008588:	f108 0602 	add.w	r6, r8, #2
 800858c:	3e01      	subs	r6, #1
 800858e:	4638      	mov	r0, r7
 8008590:	612e      	str	r6, [r5, #16]
 8008592:	4621      	mov	r1, r4
 8008594:	f7ff fd98 	bl	80080c8 <_Bfree>
 8008598:	4628      	mov	r0, r5
 800859a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800859e:	f842 0f04 	str.w	r0, [r2, #4]!
 80085a2:	3301      	adds	r3, #1
 80085a4:	e7c5      	b.n	8008532 <__lshift+0x4a>
 80085a6:	3904      	subs	r1, #4
 80085a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80085ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80085b0:	459c      	cmp	ip, r3
 80085b2:	d8f9      	bhi.n	80085a8 <__lshift+0xc0>
 80085b4:	e7ea      	b.n	800858c <__lshift+0xa4>
 80085b6:	bf00      	nop
 80085b8:	0800a981 	.word	0x0800a981
 80085bc:	0800a992 	.word	0x0800a992

080085c0 <__mcmp>:
 80085c0:	690a      	ldr	r2, [r1, #16]
 80085c2:	4603      	mov	r3, r0
 80085c4:	6900      	ldr	r0, [r0, #16]
 80085c6:	1a80      	subs	r0, r0, r2
 80085c8:	b530      	push	{r4, r5, lr}
 80085ca:	d10e      	bne.n	80085ea <__mcmp+0x2a>
 80085cc:	3314      	adds	r3, #20
 80085ce:	3114      	adds	r1, #20
 80085d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80085d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80085d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80085dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80085e0:	4295      	cmp	r5, r2
 80085e2:	d003      	beq.n	80085ec <__mcmp+0x2c>
 80085e4:	d205      	bcs.n	80085f2 <__mcmp+0x32>
 80085e6:	f04f 30ff 	mov.w	r0, #4294967295
 80085ea:	bd30      	pop	{r4, r5, pc}
 80085ec:	42a3      	cmp	r3, r4
 80085ee:	d3f3      	bcc.n	80085d8 <__mcmp+0x18>
 80085f0:	e7fb      	b.n	80085ea <__mcmp+0x2a>
 80085f2:	2001      	movs	r0, #1
 80085f4:	e7f9      	b.n	80085ea <__mcmp+0x2a>
	...

080085f8 <__mdiff>:
 80085f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085fc:	4689      	mov	r9, r1
 80085fe:	4606      	mov	r6, r0
 8008600:	4611      	mov	r1, r2
 8008602:	4648      	mov	r0, r9
 8008604:	4614      	mov	r4, r2
 8008606:	f7ff ffdb 	bl	80085c0 <__mcmp>
 800860a:	1e05      	subs	r5, r0, #0
 800860c:	d112      	bne.n	8008634 <__mdiff+0x3c>
 800860e:	4629      	mov	r1, r5
 8008610:	4630      	mov	r0, r6
 8008612:	f7ff fd19 	bl	8008048 <_Balloc>
 8008616:	4602      	mov	r2, r0
 8008618:	b928      	cbnz	r0, 8008626 <__mdiff+0x2e>
 800861a:	4b3f      	ldr	r3, [pc, #252]	@ (8008718 <__mdiff+0x120>)
 800861c:	f240 2137 	movw	r1, #567	@ 0x237
 8008620:	483e      	ldr	r0, [pc, #248]	@ (800871c <__mdiff+0x124>)
 8008622:	f001 fa95 	bl	8009b50 <__assert_func>
 8008626:	2301      	movs	r3, #1
 8008628:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800862c:	4610      	mov	r0, r2
 800862e:	b003      	add	sp, #12
 8008630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008634:	bfbc      	itt	lt
 8008636:	464b      	movlt	r3, r9
 8008638:	46a1      	movlt	r9, r4
 800863a:	4630      	mov	r0, r6
 800863c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008640:	bfba      	itte	lt
 8008642:	461c      	movlt	r4, r3
 8008644:	2501      	movlt	r5, #1
 8008646:	2500      	movge	r5, #0
 8008648:	f7ff fcfe 	bl	8008048 <_Balloc>
 800864c:	4602      	mov	r2, r0
 800864e:	b918      	cbnz	r0, 8008658 <__mdiff+0x60>
 8008650:	4b31      	ldr	r3, [pc, #196]	@ (8008718 <__mdiff+0x120>)
 8008652:	f240 2145 	movw	r1, #581	@ 0x245
 8008656:	e7e3      	b.n	8008620 <__mdiff+0x28>
 8008658:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800865c:	6926      	ldr	r6, [r4, #16]
 800865e:	60c5      	str	r5, [r0, #12]
 8008660:	f109 0310 	add.w	r3, r9, #16
 8008664:	f109 0514 	add.w	r5, r9, #20
 8008668:	f104 0e14 	add.w	lr, r4, #20
 800866c:	f100 0b14 	add.w	fp, r0, #20
 8008670:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008674:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008678:	9301      	str	r3, [sp, #4]
 800867a:	46d9      	mov	r9, fp
 800867c:	f04f 0c00 	mov.w	ip, #0
 8008680:	9b01      	ldr	r3, [sp, #4]
 8008682:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008686:	f853 af04 	ldr.w	sl, [r3, #4]!
 800868a:	9301      	str	r3, [sp, #4]
 800868c:	fa1f f38a 	uxth.w	r3, sl
 8008690:	4619      	mov	r1, r3
 8008692:	b283      	uxth	r3, r0
 8008694:	1acb      	subs	r3, r1, r3
 8008696:	0c00      	lsrs	r0, r0, #16
 8008698:	4463      	add	r3, ip
 800869a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800869e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80086a2:	b29b      	uxth	r3, r3
 80086a4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80086a8:	4576      	cmp	r6, lr
 80086aa:	f849 3b04 	str.w	r3, [r9], #4
 80086ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80086b2:	d8e5      	bhi.n	8008680 <__mdiff+0x88>
 80086b4:	1b33      	subs	r3, r6, r4
 80086b6:	3b15      	subs	r3, #21
 80086b8:	f023 0303 	bic.w	r3, r3, #3
 80086bc:	3415      	adds	r4, #21
 80086be:	3304      	adds	r3, #4
 80086c0:	42a6      	cmp	r6, r4
 80086c2:	bf38      	it	cc
 80086c4:	2304      	movcc	r3, #4
 80086c6:	441d      	add	r5, r3
 80086c8:	445b      	add	r3, fp
 80086ca:	461e      	mov	r6, r3
 80086cc:	462c      	mov	r4, r5
 80086ce:	4544      	cmp	r4, r8
 80086d0:	d30e      	bcc.n	80086f0 <__mdiff+0xf8>
 80086d2:	f108 0103 	add.w	r1, r8, #3
 80086d6:	1b49      	subs	r1, r1, r5
 80086d8:	f021 0103 	bic.w	r1, r1, #3
 80086dc:	3d03      	subs	r5, #3
 80086de:	45a8      	cmp	r8, r5
 80086e0:	bf38      	it	cc
 80086e2:	2100      	movcc	r1, #0
 80086e4:	440b      	add	r3, r1
 80086e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80086ea:	b191      	cbz	r1, 8008712 <__mdiff+0x11a>
 80086ec:	6117      	str	r7, [r2, #16]
 80086ee:	e79d      	b.n	800862c <__mdiff+0x34>
 80086f0:	f854 1b04 	ldr.w	r1, [r4], #4
 80086f4:	46e6      	mov	lr, ip
 80086f6:	0c08      	lsrs	r0, r1, #16
 80086f8:	fa1c fc81 	uxtah	ip, ip, r1
 80086fc:	4471      	add	r1, lr
 80086fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008702:	b289      	uxth	r1, r1
 8008704:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008708:	f846 1b04 	str.w	r1, [r6], #4
 800870c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008710:	e7dd      	b.n	80086ce <__mdiff+0xd6>
 8008712:	3f01      	subs	r7, #1
 8008714:	e7e7      	b.n	80086e6 <__mdiff+0xee>
 8008716:	bf00      	nop
 8008718:	0800a981 	.word	0x0800a981
 800871c:	0800a992 	.word	0x0800a992

08008720 <__ulp>:
 8008720:	b082      	sub	sp, #8
 8008722:	ed8d 0b00 	vstr	d0, [sp]
 8008726:	9a01      	ldr	r2, [sp, #4]
 8008728:	4b0f      	ldr	r3, [pc, #60]	@ (8008768 <__ulp+0x48>)
 800872a:	4013      	ands	r3, r2
 800872c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008730:	2b00      	cmp	r3, #0
 8008732:	dc08      	bgt.n	8008746 <__ulp+0x26>
 8008734:	425b      	negs	r3, r3
 8008736:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800873a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800873e:	da04      	bge.n	800874a <__ulp+0x2a>
 8008740:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008744:	4113      	asrs	r3, r2
 8008746:	2200      	movs	r2, #0
 8008748:	e008      	b.n	800875c <__ulp+0x3c>
 800874a:	f1a2 0314 	sub.w	r3, r2, #20
 800874e:	2b1e      	cmp	r3, #30
 8008750:	bfda      	itte	le
 8008752:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008756:	40da      	lsrle	r2, r3
 8008758:	2201      	movgt	r2, #1
 800875a:	2300      	movs	r3, #0
 800875c:	4619      	mov	r1, r3
 800875e:	4610      	mov	r0, r2
 8008760:	ec41 0b10 	vmov	d0, r0, r1
 8008764:	b002      	add	sp, #8
 8008766:	4770      	bx	lr
 8008768:	7ff00000 	.word	0x7ff00000

0800876c <__b2d>:
 800876c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008770:	6906      	ldr	r6, [r0, #16]
 8008772:	f100 0814 	add.w	r8, r0, #20
 8008776:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800877a:	1f37      	subs	r7, r6, #4
 800877c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008780:	4610      	mov	r0, r2
 8008782:	f7ff fd53 	bl	800822c <__hi0bits>
 8008786:	f1c0 0320 	rsb	r3, r0, #32
 800878a:	280a      	cmp	r0, #10
 800878c:	600b      	str	r3, [r1, #0]
 800878e:	491b      	ldr	r1, [pc, #108]	@ (80087fc <__b2d+0x90>)
 8008790:	dc15      	bgt.n	80087be <__b2d+0x52>
 8008792:	f1c0 0c0b 	rsb	ip, r0, #11
 8008796:	fa22 f30c 	lsr.w	r3, r2, ip
 800879a:	45b8      	cmp	r8, r7
 800879c:	ea43 0501 	orr.w	r5, r3, r1
 80087a0:	bf34      	ite	cc
 80087a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80087a6:	2300      	movcs	r3, #0
 80087a8:	3015      	adds	r0, #21
 80087aa:	fa02 f000 	lsl.w	r0, r2, r0
 80087ae:	fa23 f30c 	lsr.w	r3, r3, ip
 80087b2:	4303      	orrs	r3, r0
 80087b4:	461c      	mov	r4, r3
 80087b6:	ec45 4b10 	vmov	d0, r4, r5
 80087ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087be:	45b8      	cmp	r8, r7
 80087c0:	bf3a      	itte	cc
 80087c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80087c6:	f1a6 0708 	subcc.w	r7, r6, #8
 80087ca:	2300      	movcs	r3, #0
 80087cc:	380b      	subs	r0, #11
 80087ce:	d012      	beq.n	80087f6 <__b2d+0x8a>
 80087d0:	f1c0 0120 	rsb	r1, r0, #32
 80087d4:	fa23 f401 	lsr.w	r4, r3, r1
 80087d8:	4082      	lsls	r2, r0
 80087da:	4322      	orrs	r2, r4
 80087dc:	4547      	cmp	r7, r8
 80087de:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80087e2:	bf8c      	ite	hi
 80087e4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80087e8:	2200      	movls	r2, #0
 80087ea:	4083      	lsls	r3, r0
 80087ec:	40ca      	lsrs	r2, r1
 80087ee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80087f2:	4313      	orrs	r3, r2
 80087f4:	e7de      	b.n	80087b4 <__b2d+0x48>
 80087f6:	ea42 0501 	orr.w	r5, r2, r1
 80087fa:	e7db      	b.n	80087b4 <__b2d+0x48>
 80087fc:	3ff00000 	.word	0x3ff00000

08008800 <__d2b>:
 8008800:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008804:	460f      	mov	r7, r1
 8008806:	2101      	movs	r1, #1
 8008808:	ec59 8b10 	vmov	r8, r9, d0
 800880c:	4616      	mov	r6, r2
 800880e:	f7ff fc1b 	bl	8008048 <_Balloc>
 8008812:	4604      	mov	r4, r0
 8008814:	b930      	cbnz	r0, 8008824 <__d2b+0x24>
 8008816:	4602      	mov	r2, r0
 8008818:	4b23      	ldr	r3, [pc, #140]	@ (80088a8 <__d2b+0xa8>)
 800881a:	4824      	ldr	r0, [pc, #144]	@ (80088ac <__d2b+0xac>)
 800881c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008820:	f001 f996 	bl	8009b50 <__assert_func>
 8008824:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008828:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800882c:	b10d      	cbz	r5, 8008832 <__d2b+0x32>
 800882e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008832:	9301      	str	r3, [sp, #4]
 8008834:	f1b8 0300 	subs.w	r3, r8, #0
 8008838:	d023      	beq.n	8008882 <__d2b+0x82>
 800883a:	4668      	mov	r0, sp
 800883c:	9300      	str	r3, [sp, #0]
 800883e:	f7ff fd14 	bl	800826a <__lo0bits>
 8008842:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008846:	b1d0      	cbz	r0, 800887e <__d2b+0x7e>
 8008848:	f1c0 0320 	rsb	r3, r0, #32
 800884c:	fa02 f303 	lsl.w	r3, r2, r3
 8008850:	430b      	orrs	r3, r1
 8008852:	40c2      	lsrs	r2, r0
 8008854:	6163      	str	r3, [r4, #20]
 8008856:	9201      	str	r2, [sp, #4]
 8008858:	9b01      	ldr	r3, [sp, #4]
 800885a:	61a3      	str	r3, [r4, #24]
 800885c:	2b00      	cmp	r3, #0
 800885e:	bf0c      	ite	eq
 8008860:	2201      	moveq	r2, #1
 8008862:	2202      	movne	r2, #2
 8008864:	6122      	str	r2, [r4, #16]
 8008866:	b1a5      	cbz	r5, 8008892 <__d2b+0x92>
 8008868:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800886c:	4405      	add	r5, r0
 800886e:	603d      	str	r5, [r7, #0]
 8008870:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008874:	6030      	str	r0, [r6, #0]
 8008876:	4620      	mov	r0, r4
 8008878:	b003      	add	sp, #12
 800887a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800887e:	6161      	str	r1, [r4, #20]
 8008880:	e7ea      	b.n	8008858 <__d2b+0x58>
 8008882:	a801      	add	r0, sp, #4
 8008884:	f7ff fcf1 	bl	800826a <__lo0bits>
 8008888:	9b01      	ldr	r3, [sp, #4]
 800888a:	6163      	str	r3, [r4, #20]
 800888c:	3020      	adds	r0, #32
 800888e:	2201      	movs	r2, #1
 8008890:	e7e8      	b.n	8008864 <__d2b+0x64>
 8008892:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008896:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800889a:	6038      	str	r0, [r7, #0]
 800889c:	6918      	ldr	r0, [r3, #16]
 800889e:	f7ff fcc5 	bl	800822c <__hi0bits>
 80088a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088a6:	e7e5      	b.n	8008874 <__d2b+0x74>
 80088a8:	0800a981 	.word	0x0800a981
 80088ac:	0800a992 	.word	0x0800a992

080088b0 <__ratio>:
 80088b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b4:	b085      	sub	sp, #20
 80088b6:	e9cd 1000 	strd	r1, r0, [sp]
 80088ba:	a902      	add	r1, sp, #8
 80088bc:	f7ff ff56 	bl	800876c <__b2d>
 80088c0:	9800      	ldr	r0, [sp, #0]
 80088c2:	a903      	add	r1, sp, #12
 80088c4:	ec55 4b10 	vmov	r4, r5, d0
 80088c8:	f7ff ff50 	bl	800876c <__b2d>
 80088cc:	9b01      	ldr	r3, [sp, #4]
 80088ce:	6919      	ldr	r1, [r3, #16]
 80088d0:	9b00      	ldr	r3, [sp, #0]
 80088d2:	691b      	ldr	r3, [r3, #16]
 80088d4:	1ac9      	subs	r1, r1, r3
 80088d6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80088da:	1a9b      	subs	r3, r3, r2
 80088dc:	ec5b ab10 	vmov	sl, fp, d0
 80088e0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	bfce      	itee	gt
 80088e8:	462a      	movgt	r2, r5
 80088ea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80088ee:	465a      	movle	r2, fp
 80088f0:	462f      	mov	r7, r5
 80088f2:	46d9      	mov	r9, fp
 80088f4:	bfcc      	ite	gt
 80088f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80088fa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80088fe:	464b      	mov	r3, r9
 8008900:	4652      	mov	r2, sl
 8008902:	4620      	mov	r0, r4
 8008904:	4639      	mov	r1, r7
 8008906:	f7f7 ffa9 	bl	800085c <__aeabi_ddiv>
 800890a:	ec41 0b10 	vmov	d0, r0, r1
 800890e:	b005      	add	sp, #20
 8008910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008914 <__copybits>:
 8008914:	3901      	subs	r1, #1
 8008916:	b570      	push	{r4, r5, r6, lr}
 8008918:	1149      	asrs	r1, r1, #5
 800891a:	6914      	ldr	r4, [r2, #16]
 800891c:	3101      	adds	r1, #1
 800891e:	f102 0314 	add.w	r3, r2, #20
 8008922:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008926:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800892a:	1f05      	subs	r5, r0, #4
 800892c:	42a3      	cmp	r3, r4
 800892e:	d30c      	bcc.n	800894a <__copybits+0x36>
 8008930:	1aa3      	subs	r3, r4, r2
 8008932:	3b11      	subs	r3, #17
 8008934:	f023 0303 	bic.w	r3, r3, #3
 8008938:	3211      	adds	r2, #17
 800893a:	42a2      	cmp	r2, r4
 800893c:	bf88      	it	hi
 800893e:	2300      	movhi	r3, #0
 8008940:	4418      	add	r0, r3
 8008942:	2300      	movs	r3, #0
 8008944:	4288      	cmp	r0, r1
 8008946:	d305      	bcc.n	8008954 <__copybits+0x40>
 8008948:	bd70      	pop	{r4, r5, r6, pc}
 800894a:	f853 6b04 	ldr.w	r6, [r3], #4
 800894e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008952:	e7eb      	b.n	800892c <__copybits+0x18>
 8008954:	f840 3b04 	str.w	r3, [r0], #4
 8008958:	e7f4      	b.n	8008944 <__copybits+0x30>

0800895a <__any_on>:
 800895a:	f100 0214 	add.w	r2, r0, #20
 800895e:	6900      	ldr	r0, [r0, #16]
 8008960:	114b      	asrs	r3, r1, #5
 8008962:	4298      	cmp	r0, r3
 8008964:	b510      	push	{r4, lr}
 8008966:	db11      	blt.n	800898c <__any_on+0x32>
 8008968:	dd0a      	ble.n	8008980 <__any_on+0x26>
 800896a:	f011 011f 	ands.w	r1, r1, #31
 800896e:	d007      	beq.n	8008980 <__any_on+0x26>
 8008970:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008974:	fa24 f001 	lsr.w	r0, r4, r1
 8008978:	fa00 f101 	lsl.w	r1, r0, r1
 800897c:	428c      	cmp	r4, r1
 800897e:	d10b      	bne.n	8008998 <__any_on+0x3e>
 8008980:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008984:	4293      	cmp	r3, r2
 8008986:	d803      	bhi.n	8008990 <__any_on+0x36>
 8008988:	2000      	movs	r0, #0
 800898a:	bd10      	pop	{r4, pc}
 800898c:	4603      	mov	r3, r0
 800898e:	e7f7      	b.n	8008980 <__any_on+0x26>
 8008990:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008994:	2900      	cmp	r1, #0
 8008996:	d0f5      	beq.n	8008984 <__any_on+0x2a>
 8008998:	2001      	movs	r0, #1
 800899a:	e7f6      	b.n	800898a <__any_on+0x30>

0800899c <sulp>:
 800899c:	b570      	push	{r4, r5, r6, lr}
 800899e:	4604      	mov	r4, r0
 80089a0:	460d      	mov	r5, r1
 80089a2:	ec45 4b10 	vmov	d0, r4, r5
 80089a6:	4616      	mov	r6, r2
 80089a8:	f7ff feba 	bl	8008720 <__ulp>
 80089ac:	ec51 0b10 	vmov	r0, r1, d0
 80089b0:	b17e      	cbz	r6, 80089d2 <sulp+0x36>
 80089b2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80089b6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	dd09      	ble.n	80089d2 <sulp+0x36>
 80089be:	051b      	lsls	r3, r3, #20
 80089c0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80089c4:	2400      	movs	r4, #0
 80089c6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80089ca:	4622      	mov	r2, r4
 80089cc:	462b      	mov	r3, r5
 80089ce:	f7f7 fe1b 	bl	8000608 <__aeabi_dmul>
 80089d2:	ec41 0b10 	vmov	d0, r0, r1
 80089d6:	bd70      	pop	{r4, r5, r6, pc}

080089d8 <_strtod_l>:
 80089d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089dc:	b09f      	sub	sp, #124	@ 0x7c
 80089de:	460c      	mov	r4, r1
 80089e0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80089e2:	2200      	movs	r2, #0
 80089e4:	921a      	str	r2, [sp, #104]	@ 0x68
 80089e6:	9005      	str	r0, [sp, #20]
 80089e8:	f04f 0a00 	mov.w	sl, #0
 80089ec:	f04f 0b00 	mov.w	fp, #0
 80089f0:	460a      	mov	r2, r1
 80089f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80089f4:	7811      	ldrb	r1, [r2, #0]
 80089f6:	292b      	cmp	r1, #43	@ 0x2b
 80089f8:	d04a      	beq.n	8008a90 <_strtod_l+0xb8>
 80089fa:	d838      	bhi.n	8008a6e <_strtod_l+0x96>
 80089fc:	290d      	cmp	r1, #13
 80089fe:	d832      	bhi.n	8008a66 <_strtod_l+0x8e>
 8008a00:	2908      	cmp	r1, #8
 8008a02:	d832      	bhi.n	8008a6a <_strtod_l+0x92>
 8008a04:	2900      	cmp	r1, #0
 8008a06:	d03b      	beq.n	8008a80 <_strtod_l+0xa8>
 8008a08:	2200      	movs	r2, #0
 8008a0a:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a0c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008a0e:	782a      	ldrb	r2, [r5, #0]
 8008a10:	2a30      	cmp	r2, #48	@ 0x30
 8008a12:	f040 80b2 	bne.w	8008b7a <_strtod_l+0x1a2>
 8008a16:	786a      	ldrb	r2, [r5, #1]
 8008a18:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008a1c:	2a58      	cmp	r2, #88	@ 0x58
 8008a1e:	d16e      	bne.n	8008afe <_strtod_l+0x126>
 8008a20:	9302      	str	r3, [sp, #8]
 8008a22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a24:	9301      	str	r3, [sp, #4]
 8008a26:	ab1a      	add	r3, sp, #104	@ 0x68
 8008a28:	9300      	str	r3, [sp, #0]
 8008a2a:	4a8f      	ldr	r2, [pc, #572]	@ (8008c68 <_strtod_l+0x290>)
 8008a2c:	9805      	ldr	r0, [sp, #20]
 8008a2e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008a30:	a919      	add	r1, sp, #100	@ 0x64
 8008a32:	f001 f927 	bl	8009c84 <__gethex>
 8008a36:	f010 060f 	ands.w	r6, r0, #15
 8008a3a:	4604      	mov	r4, r0
 8008a3c:	d005      	beq.n	8008a4a <_strtod_l+0x72>
 8008a3e:	2e06      	cmp	r6, #6
 8008a40:	d128      	bne.n	8008a94 <_strtod_l+0xbc>
 8008a42:	3501      	adds	r5, #1
 8008a44:	2300      	movs	r3, #0
 8008a46:	9519      	str	r5, [sp, #100]	@ 0x64
 8008a48:	930e      	str	r3, [sp, #56]	@ 0x38
 8008a4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	f040 858e 	bne.w	800956e <_strtod_l+0xb96>
 8008a52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a54:	b1cb      	cbz	r3, 8008a8a <_strtod_l+0xb2>
 8008a56:	4652      	mov	r2, sl
 8008a58:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008a5c:	ec43 2b10 	vmov	d0, r2, r3
 8008a60:	b01f      	add	sp, #124	@ 0x7c
 8008a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a66:	2920      	cmp	r1, #32
 8008a68:	d1ce      	bne.n	8008a08 <_strtod_l+0x30>
 8008a6a:	3201      	adds	r2, #1
 8008a6c:	e7c1      	b.n	80089f2 <_strtod_l+0x1a>
 8008a6e:	292d      	cmp	r1, #45	@ 0x2d
 8008a70:	d1ca      	bne.n	8008a08 <_strtod_l+0x30>
 8008a72:	2101      	movs	r1, #1
 8008a74:	910e      	str	r1, [sp, #56]	@ 0x38
 8008a76:	1c51      	adds	r1, r2, #1
 8008a78:	9119      	str	r1, [sp, #100]	@ 0x64
 8008a7a:	7852      	ldrb	r2, [r2, #1]
 8008a7c:	2a00      	cmp	r2, #0
 8008a7e:	d1c5      	bne.n	8008a0c <_strtod_l+0x34>
 8008a80:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008a82:	9419      	str	r4, [sp, #100]	@ 0x64
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	f040 8570 	bne.w	800956a <_strtod_l+0xb92>
 8008a8a:	4652      	mov	r2, sl
 8008a8c:	465b      	mov	r3, fp
 8008a8e:	e7e5      	b.n	8008a5c <_strtod_l+0x84>
 8008a90:	2100      	movs	r1, #0
 8008a92:	e7ef      	b.n	8008a74 <_strtod_l+0x9c>
 8008a94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008a96:	b13a      	cbz	r2, 8008aa8 <_strtod_l+0xd0>
 8008a98:	2135      	movs	r1, #53	@ 0x35
 8008a9a:	a81c      	add	r0, sp, #112	@ 0x70
 8008a9c:	f7ff ff3a 	bl	8008914 <__copybits>
 8008aa0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008aa2:	9805      	ldr	r0, [sp, #20]
 8008aa4:	f7ff fb10 	bl	80080c8 <_Bfree>
 8008aa8:	3e01      	subs	r6, #1
 8008aaa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008aac:	2e04      	cmp	r6, #4
 8008aae:	d806      	bhi.n	8008abe <_strtod_l+0xe6>
 8008ab0:	e8df f006 	tbb	[pc, r6]
 8008ab4:	201d0314 	.word	0x201d0314
 8008ab8:	14          	.byte	0x14
 8008ab9:	00          	.byte	0x00
 8008aba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008abe:	05e1      	lsls	r1, r4, #23
 8008ac0:	bf48      	it	mi
 8008ac2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008ac6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008aca:	0d1b      	lsrs	r3, r3, #20
 8008acc:	051b      	lsls	r3, r3, #20
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d1bb      	bne.n	8008a4a <_strtod_l+0x72>
 8008ad2:	f7fe fb2d 	bl	8007130 <__errno>
 8008ad6:	2322      	movs	r3, #34	@ 0x22
 8008ad8:	6003      	str	r3, [r0, #0]
 8008ada:	e7b6      	b.n	8008a4a <_strtod_l+0x72>
 8008adc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008ae0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008ae4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008ae8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008aec:	e7e7      	b.n	8008abe <_strtod_l+0xe6>
 8008aee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008c70 <_strtod_l+0x298>
 8008af2:	e7e4      	b.n	8008abe <_strtod_l+0xe6>
 8008af4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008af8:	f04f 3aff 	mov.w	sl, #4294967295
 8008afc:	e7df      	b.n	8008abe <_strtod_l+0xe6>
 8008afe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b00:	1c5a      	adds	r2, r3, #1
 8008b02:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b04:	785b      	ldrb	r3, [r3, #1]
 8008b06:	2b30      	cmp	r3, #48	@ 0x30
 8008b08:	d0f9      	beq.n	8008afe <_strtod_l+0x126>
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d09d      	beq.n	8008a4a <_strtod_l+0x72>
 8008b0e:	2301      	movs	r3, #1
 8008b10:	2700      	movs	r7, #0
 8008b12:	9308      	str	r3, [sp, #32]
 8008b14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b16:	930c      	str	r3, [sp, #48]	@ 0x30
 8008b18:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008b1a:	46b9      	mov	r9, r7
 8008b1c:	220a      	movs	r2, #10
 8008b1e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008b20:	7805      	ldrb	r5, [r0, #0]
 8008b22:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008b26:	b2d9      	uxtb	r1, r3
 8008b28:	2909      	cmp	r1, #9
 8008b2a:	d928      	bls.n	8008b7e <_strtod_l+0x1a6>
 8008b2c:	494f      	ldr	r1, [pc, #316]	@ (8008c6c <_strtod_l+0x294>)
 8008b2e:	2201      	movs	r2, #1
 8008b30:	f000 ffd6 	bl	8009ae0 <strncmp>
 8008b34:	2800      	cmp	r0, #0
 8008b36:	d032      	beq.n	8008b9e <_strtod_l+0x1c6>
 8008b38:	2000      	movs	r0, #0
 8008b3a:	462a      	mov	r2, r5
 8008b3c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b3e:	464d      	mov	r5, r9
 8008b40:	4603      	mov	r3, r0
 8008b42:	2a65      	cmp	r2, #101	@ 0x65
 8008b44:	d001      	beq.n	8008b4a <_strtod_l+0x172>
 8008b46:	2a45      	cmp	r2, #69	@ 0x45
 8008b48:	d114      	bne.n	8008b74 <_strtod_l+0x19c>
 8008b4a:	b91d      	cbnz	r5, 8008b54 <_strtod_l+0x17c>
 8008b4c:	9a08      	ldr	r2, [sp, #32]
 8008b4e:	4302      	orrs	r2, r0
 8008b50:	d096      	beq.n	8008a80 <_strtod_l+0xa8>
 8008b52:	2500      	movs	r5, #0
 8008b54:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008b56:	1c62      	adds	r2, r4, #1
 8008b58:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b5a:	7862      	ldrb	r2, [r4, #1]
 8008b5c:	2a2b      	cmp	r2, #43	@ 0x2b
 8008b5e:	d07a      	beq.n	8008c56 <_strtod_l+0x27e>
 8008b60:	2a2d      	cmp	r2, #45	@ 0x2d
 8008b62:	d07e      	beq.n	8008c62 <_strtod_l+0x28a>
 8008b64:	f04f 0c00 	mov.w	ip, #0
 8008b68:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008b6c:	2909      	cmp	r1, #9
 8008b6e:	f240 8085 	bls.w	8008c7c <_strtod_l+0x2a4>
 8008b72:	9419      	str	r4, [sp, #100]	@ 0x64
 8008b74:	f04f 0800 	mov.w	r8, #0
 8008b78:	e0a5      	b.n	8008cc6 <_strtod_l+0x2ee>
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	e7c8      	b.n	8008b10 <_strtod_l+0x138>
 8008b7e:	f1b9 0f08 	cmp.w	r9, #8
 8008b82:	bfd8      	it	le
 8008b84:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008b86:	f100 0001 	add.w	r0, r0, #1
 8008b8a:	bfda      	itte	le
 8008b8c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008b90:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008b92:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008b96:	f109 0901 	add.w	r9, r9, #1
 8008b9a:	9019      	str	r0, [sp, #100]	@ 0x64
 8008b9c:	e7bf      	b.n	8008b1e <_strtod_l+0x146>
 8008b9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ba0:	1c5a      	adds	r2, r3, #1
 8008ba2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ba4:	785a      	ldrb	r2, [r3, #1]
 8008ba6:	f1b9 0f00 	cmp.w	r9, #0
 8008baa:	d03b      	beq.n	8008c24 <_strtod_l+0x24c>
 8008bac:	900a      	str	r0, [sp, #40]	@ 0x28
 8008bae:	464d      	mov	r5, r9
 8008bb0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008bb4:	2b09      	cmp	r3, #9
 8008bb6:	d912      	bls.n	8008bde <_strtod_l+0x206>
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e7c2      	b.n	8008b42 <_strtod_l+0x16a>
 8008bbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bbe:	1c5a      	adds	r2, r3, #1
 8008bc0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008bc2:	785a      	ldrb	r2, [r3, #1]
 8008bc4:	3001      	adds	r0, #1
 8008bc6:	2a30      	cmp	r2, #48	@ 0x30
 8008bc8:	d0f8      	beq.n	8008bbc <_strtod_l+0x1e4>
 8008bca:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008bce:	2b08      	cmp	r3, #8
 8008bd0:	f200 84d2 	bhi.w	8009578 <_strtod_l+0xba0>
 8008bd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bd6:	900a      	str	r0, [sp, #40]	@ 0x28
 8008bd8:	2000      	movs	r0, #0
 8008bda:	930c      	str	r3, [sp, #48]	@ 0x30
 8008bdc:	4605      	mov	r5, r0
 8008bde:	3a30      	subs	r2, #48	@ 0x30
 8008be0:	f100 0301 	add.w	r3, r0, #1
 8008be4:	d018      	beq.n	8008c18 <_strtod_l+0x240>
 8008be6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008be8:	4419      	add	r1, r3
 8008bea:	910a      	str	r1, [sp, #40]	@ 0x28
 8008bec:	462e      	mov	r6, r5
 8008bee:	f04f 0e0a 	mov.w	lr, #10
 8008bf2:	1c71      	adds	r1, r6, #1
 8008bf4:	eba1 0c05 	sub.w	ip, r1, r5
 8008bf8:	4563      	cmp	r3, ip
 8008bfa:	dc15      	bgt.n	8008c28 <_strtod_l+0x250>
 8008bfc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008c00:	182b      	adds	r3, r5, r0
 8008c02:	2b08      	cmp	r3, #8
 8008c04:	f105 0501 	add.w	r5, r5, #1
 8008c08:	4405      	add	r5, r0
 8008c0a:	dc1a      	bgt.n	8008c42 <_strtod_l+0x26a>
 8008c0c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008c0e:	230a      	movs	r3, #10
 8008c10:	fb03 2301 	mla	r3, r3, r1, r2
 8008c14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c16:	2300      	movs	r3, #0
 8008c18:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c1a:	1c51      	adds	r1, r2, #1
 8008c1c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008c1e:	7852      	ldrb	r2, [r2, #1]
 8008c20:	4618      	mov	r0, r3
 8008c22:	e7c5      	b.n	8008bb0 <_strtod_l+0x1d8>
 8008c24:	4648      	mov	r0, r9
 8008c26:	e7ce      	b.n	8008bc6 <_strtod_l+0x1ee>
 8008c28:	2e08      	cmp	r6, #8
 8008c2a:	dc05      	bgt.n	8008c38 <_strtod_l+0x260>
 8008c2c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008c2e:	fb0e f606 	mul.w	r6, lr, r6
 8008c32:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008c34:	460e      	mov	r6, r1
 8008c36:	e7dc      	b.n	8008bf2 <_strtod_l+0x21a>
 8008c38:	2910      	cmp	r1, #16
 8008c3a:	bfd8      	it	le
 8008c3c:	fb0e f707 	mulle.w	r7, lr, r7
 8008c40:	e7f8      	b.n	8008c34 <_strtod_l+0x25c>
 8008c42:	2b0f      	cmp	r3, #15
 8008c44:	bfdc      	itt	le
 8008c46:	230a      	movle	r3, #10
 8008c48:	fb03 2707 	mlale	r7, r3, r7, r2
 8008c4c:	e7e3      	b.n	8008c16 <_strtod_l+0x23e>
 8008c4e:	2300      	movs	r3, #0
 8008c50:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c52:	2301      	movs	r3, #1
 8008c54:	e77a      	b.n	8008b4c <_strtod_l+0x174>
 8008c56:	f04f 0c00 	mov.w	ip, #0
 8008c5a:	1ca2      	adds	r2, r4, #2
 8008c5c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c5e:	78a2      	ldrb	r2, [r4, #2]
 8008c60:	e782      	b.n	8008b68 <_strtod_l+0x190>
 8008c62:	f04f 0c01 	mov.w	ip, #1
 8008c66:	e7f8      	b.n	8008c5a <_strtod_l+0x282>
 8008c68:	0800abb4 	.word	0x0800abb4
 8008c6c:	0800a9eb 	.word	0x0800a9eb
 8008c70:	7ff00000 	.word	0x7ff00000
 8008c74:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c76:	1c51      	adds	r1, r2, #1
 8008c78:	9119      	str	r1, [sp, #100]	@ 0x64
 8008c7a:	7852      	ldrb	r2, [r2, #1]
 8008c7c:	2a30      	cmp	r2, #48	@ 0x30
 8008c7e:	d0f9      	beq.n	8008c74 <_strtod_l+0x29c>
 8008c80:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008c84:	2908      	cmp	r1, #8
 8008c86:	f63f af75 	bhi.w	8008b74 <_strtod_l+0x19c>
 8008c8a:	3a30      	subs	r2, #48	@ 0x30
 8008c8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c8e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c90:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008c92:	f04f 080a 	mov.w	r8, #10
 8008c96:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c98:	1c56      	adds	r6, r2, #1
 8008c9a:	9619      	str	r6, [sp, #100]	@ 0x64
 8008c9c:	7852      	ldrb	r2, [r2, #1]
 8008c9e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008ca2:	f1be 0f09 	cmp.w	lr, #9
 8008ca6:	d939      	bls.n	8008d1c <_strtod_l+0x344>
 8008ca8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008caa:	1a76      	subs	r6, r6, r1
 8008cac:	2e08      	cmp	r6, #8
 8008cae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008cb2:	dc03      	bgt.n	8008cbc <_strtod_l+0x2e4>
 8008cb4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008cb6:	4588      	cmp	r8, r1
 8008cb8:	bfa8      	it	ge
 8008cba:	4688      	movge	r8, r1
 8008cbc:	f1bc 0f00 	cmp.w	ip, #0
 8008cc0:	d001      	beq.n	8008cc6 <_strtod_l+0x2ee>
 8008cc2:	f1c8 0800 	rsb	r8, r8, #0
 8008cc6:	2d00      	cmp	r5, #0
 8008cc8:	d14e      	bne.n	8008d68 <_strtod_l+0x390>
 8008cca:	9908      	ldr	r1, [sp, #32]
 8008ccc:	4308      	orrs	r0, r1
 8008cce:	f47f aebc 	bne.w	8008a4a <_strtod_l+0x72>
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	f47f aed4 	bne.w	8008a80 <_strtod_l+0xa8>
 8008cd8:	2a69      	cmp	r2, #105	@ 0x69
 8008cda:	d028      	beq.n	8008d2e <_strtod_l+0x356>
 8008cdc:	dc25      	bgt.n	8008d2a <_strtod_l+0x352>
 8008cde:	2a49      	cmp	r2, #73	@ 0x49
 8008ce0:	d025      	beq.n	8008d2e <_strtod_l+0x356>
 8008ce2:	2a4e      	cmp	r2, #78	@ 0x4e
 8008ce4:	f47f aecc 	bne.w	8008a80 <_strtod_l+0xa8>
 8008ce8:	499a      	ldr	r1, [pc, #616]	@ (8008f54 <_strtod_l+0x57c>)
 8008cea:	a819      	add	r0, sp, #100	@ 0x64
 8008cec:	f001 f9ec 	bl	800a0c8 <__match>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	f43f aec5 	beq.w	8008a80 <_strtod_l+0xa8>
 8008cf6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	2b28      	cmp	r3, #40	@ 0x28
 8008cfc:	d12e      	bne.n	8008d5c <_strtod_l+0x384>
 8008cfe:	4996      	ldr	r1, [pc, #600]	@ (8008f58 <_strtod_l+0x580>)
 8008d00:	aa1c      	add	r2, sp, #112	@ 0x70
 8008d02:	a819      	add	r0, sp, #100	@ 0x64
 8008d04:	f001 f9f4 	bl	800a0f0 <__hexnan>
 8008d08:	2805      	cmp	r0, #5
 8008d0a:	d127      	bne.n	8008d5c <_strtod_l+0x384>
 8008d0c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008d0e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008d12:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008d16:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008d1a:	e696      	b.n	8008a4a <_strtod_l+0x72>
 8008d1c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d1e:	fb08 2101 	mla	r1, r8, r1, r2
 8008d22:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008d26:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d28:	e7b5      	b.n	8008c96 <_strtod_l+0x2be>
 8008d2a:	2a6e      	cmp	r2, #110	@ 0x6e
 8008d2c:	e7da      	b.n	8008ce4 <_strtod_l+0x30c>
 8008d2e:	498b      	ldr	r1, [pc, #556]	@ (8008f5c <_strtod_l+0x584>)
 8008d30:	a819      	add	r0, sp, #100	@ 0x64
 8008d32:	f001 f9c9 	bl	800a0c8 <__match>
 8008d36:	2800      	cmp	r0, #0
 8008d38:	f43f aea2 	beq.w	8008a80 <_strtod_l+0xa8>
 8008d3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d3e:	4988      	ldr	r1, [pc, #544]	@ (8008f60 <_strtod_l+0x588>)
 8008d40:	3b01      	subs	r3, #1
 8008d42:	a819      	add	r0, sp, #100	@ 0x64
 8008d44:	9319      	str	r3, [sp, #100]	@ 0x64
 8008d46:	f001 f9bf 	bl	800a0c8 <__match>
 8008d4a:	b910      	cbnz	r0, 8008d52 <_strtod_l+0x37a>
 8008d4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d4e:	3301      	adds	r3, #1
 8008d50:	9319      	str	r3, [sp, #100]	@ 0x64
 8008d52:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008f70 <_strtod_l+0x598>
 8008d56:	f04f 0a00 	mov.w	sl, #0
 8008d5a:	e676      	b.n	8008a4a <_strtod_l+0x72>
 8008d5c:	4881      	ldr	r0, [pc, #516]	@ (8008f64 <_strtod_l+0x58c>)
 8008d5e:	f000 feef 	bl	8009b40 <nan>
 8008d62:	ec5b ab10 	vmov	sl, fp, d0
 8008d66:	e670      	b.n	8008a4a <_strtod_l+0x72>
 8008d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d6a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008d6c:	eba8 0303 	sub.w	r3, r8, r3
 8008d70:	f1b9 0f00 	cmp.w	r9, #0
 8008d74:	bf08      	it	eq
 8008d76:	46a9      	moveq	r9, r5
 8008d78:	2d10      	cmp	r5, #16
 8008d7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d7c:	462c      	mov	r4, r5
 8008d7e:	bfa8      	it	ge
 8008d80:	2410      	movge	r4, #16
 8008d82:	f7f7 fbc7 	bl	8000514 <__aeabi_ui2d>
 8008d86:	2d09      	cmp	r5, #9
 8008d88:	4682      	mov	sl, r0
 8008d8a:	468b      	mov	fp, r1
 8008d8c:	dc13      	bgt.n	8008db6 <_strtod_l+0x3de>
 8008d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	f43f ae5a 	beq.w	8008a4a <_strtod_l+0x72>
 8008d96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d98:	dd78      	ble.n	8008e8c <_strtod_l+0x4b4>
 8008d9a:	2b16      	cmp	r3, #22
 8008d9c:	dc5f      	bgt.n	8008e5e <_strtod_l+0x486>
 8008d9e:	4972      	ldr	r1, [pc, #456]	@ (8008f68 <_strtod_l+0x590>)
 8008da0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008da4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008da8:	4652      	mov	r2, sl
 8008daa:	465b      	mov	r3, fp
 8008dac:	f7f7 fc2c 	bl	8000608 <__aeabi_dmul>
 8008db0:	4682      	mov	sl, r0
 8008db2:	468b      	mov	fp, r1
 8008db4:	e649      	b.n	8008a4a <_strtod_l+0x72>
 8008db6:	4b6c      	ldr	r3, [pc, #432]	@ (8008f68 <_strtod_l+0x590>)
 8008db8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008dbc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008dc0:	f7f7 fc22 	bl	8000608 <__aeabi_dmul>
 8008dc4:	4682      	mov	sl, r0
 8008dc6:	4638      	mov	r0, r7
 8008dc8:	468b      	mov	fp, r1
 8008dca:	f7f7 fba3 	bl	8000514 <__aeabi_ui2d>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	460b      	mov	r3, r1
 8008dd2:	4650      	mov	r0, sl
 8008dd4:	4659      	mov	r1, fp
 8008dd6:	f7f7 fa61 	bl	800029c <__adddf3>
 8008dda:	2d0f      	cmp	r5, #15
 8008ddc:	4682      	mov	sl, r0
 8008dde:	468b      	mov	fp, r1
 8008de0:	ddd5      	ble.n	8008d8e <_strtod_l+0x3b6>
 8008de2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008de4:	1b2c      	subs	r4, r5, r4
 8008de6:	441c      	add	r4, r3
 8008de8:	2c00      	cmp	r4, #0
 8008dea:	f340 8093 	ble.w	8008f14 <_strtod_l+0x53c>
 8008dee:	f014 030f 	ands.w	r3, r4, #15
 8008df2:	d00a      	beq.n	8008e0a <_strtod_l+0x432>
 8008df4:	495c      	ldr	r1, [pc, #368]	@ (8008f68 <_strtod_l+0x590>)
 8008df6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008dfa:	4652      	mov	r2, sl
 8008dfc:	465b      	mov	r3, fp
 8008dfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e02:	f7f7 fc01 	bl	8000608 <__aeabi_dmul>
 8008e06:	4682      	mov	sl, r0
 8008e08:	468b      	mov	fp, r1
 8008e0a:	f034 040f 	bics.w	r4, r4, #15
 8008e0e:	d073      	beq.n	8008ef8 <_strtod_l+0x520>
 8008e10:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008e14:	dd49      	ble.n	8008eaa <_strtod_l+0x4d2>
 8008e16:	2400      	movs	r4, #0
 8008e18:	46a0      	mov	r8, r4
 8008e1a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008e1c:	46a1      	mov	r9, r4
 8008e1e:	9a05      	ldr	r2, [sp, #20]
 8008e20:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008f70 <_strtod_l+0x598>
 8008e24:	2322      	movs	r3, #34	@ 0x22
 8008e26:	6013      	str	r3, [r2, #0]
 8008e28:	f04f 0a00 	mov.w	sl, #0
 8008e2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	f43f ae0b 	beq.w	8008a4a <_strtod_l+0x72>
 8008e34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e36:	9805      	ldr	r0, [sp, #20]
 8008e38:	f7ff f946 	bl	80080c8 <_Bfree>
 8008e3c:	9805      	ldr	r0, [sp, #20]
 8008e3e:	4649      	mov	r1, r9
 8008e40:	f7ff f942 	bl	80080c8 <_Bfree>
 8008e44:	9805      	ldr	r0, [sp, #20]
 8008e46:	4641      	mov	r1, r8
 8008e48:	f7ff f93e 	bl	80080c8 <_Bfree>
 8008e4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008e4e:	9805      	ldr	r0, [sp, #20]
 8008e50:	f7ff f93a 	bl	80080c8 <_Bfree>
 8008e54:	9805      	ldr	r0, [sp, #20]
 8008e56:	4621      	mov	r1, r4
 8008e58:	f7ff f936 	bl	80080c8 <_Bfree>
 8008e5c:	e5f5      	b.n	8008a4a <_strtod_l+0x72>
 8008e5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e60:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008e64:	4293      	cmp	r3, r2
 8008e66:	dbbc      	blt.n	8008de2 <_strtod_l+0x40a>
 8008e68:	4c3f      	ldr	r4, [pc, #252]	@ (8008f68 <_strtod_l+0x590>)
 8008e6a:	f1c5 050f 	rsb	r5, r5, #15
 8008e6e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008e72:	4652      	mov	r2, sl
 8008e74:	465b      	mov	r3, fp
 8008e76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e7a:	f7f7 fbc5 	bl	8000608 <__aeabi_dmul>
 8008e7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e80:	1b5d      	subs	r5, r3, r5
 8008e82:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008e86:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008e8a:	e78f      	b.n	8008dac <_strtod_l+0x3d4>
 8008e8c:	3316      	adds	r3, #22
 8008e8e:	dba8      	blt.n	8008de2 <_strtod_l+0x40a>
 8008e90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e92:	eba3 0808 	sub.w	r8, r3, r8
 8008e96:	4b34      	ldr	r3, [pc, #208]	@ (8008f68 <_strtod_l+0x590>)
 8008e98:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008e9c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008ea0:	4650      	mov	r0, sl
 8008ea2:	4659      	mov	r1, fp
 8008ea4:	f7f7 fcda 	bl	800085c <__aeabi_ddiv>
 8008ea8:	e782      	b.n	8008db0 <_strtod_l+0x3d8>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	4f2f      	ldr	r7, [pc, #188]	@ (8008f6c <_strtod_l+0x594>)
 8008eae:	1124      	asrs	r4, r4, #4
 8008eb0:	4650      	mov	r0, sl
 8008eb2:	4659      	mov	r1, fp
 8008eb4:	461e      	mov	r6, r3
 8008eb6:	2c01      	cmp	r4, #1
 8008eb8:	dc21      	bgt.n	8008efe <_strtod_l+0x526>
 8008eba:	b10b      	cbz	r3, 8008ec0 <_strtod_l+0x4e8>
 8008ebc:	4682      	mov	sl, r0
 8008ebe:	468b      	mov	fp, r1
 8008ec0:	492a      	ldr	r1, [pc, #168]	@ (8008f6c <_strtod_l+0x594>)
 8008ec2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008ec6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008eca:	4652      	mov	r2, sl
 8008ecc:	465b      	mov	r3, fp
 8008ece:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ed2:	f7f7 fb99 	bl	8000608 <__aeabi_dmul>
 8008ed6:	4b26      	ldr	r3, [pc, #152]	@ (8008f70 <_strtod_l+0x598>)
 8008ed8:	460a      	mov	r2, r1
 8008eda:	400b      	ands	r3, r1
 8008edc:	4925      	ldr	r1, [pc, #148]	@ (8008f74 <_strtod_l+0x59c>)
 8008ede:	428b      	cmp	r3, r1
 8008ee0:	4682      	mov	sl, r0
 8008ee2:	d898      	bhi.n	8008e16 <_strtod_l+0x43e>
 8008ee4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008ee8:	428b      	cmp	r3, r1
 8008eea:	bf86      	itte	hi
 8008eec:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008f78 <_strtod_l+0x5a0>
 8008ef0:	f04f 3aff 	movhi.w	sl, #4294967295
 8008ef4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008ef8:	2300      	movs	r3, #0
 8008efa:	9308      	str	r3, [sp, #32]
 8008efc:	e076      	b.n	8008fec <_strtod_l+0x614>
 8008efe:	07e2      	lsls	r2, r4, #31
 8008f00:	d504      	bpl.n	8008f0c <_strtod_l+0x534>
 8008f02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f06:	f7f7 fb7f 	bl	8000608 <__aeabi_dmul>
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	3601      	adds	r6, #1
 8008f0e:	1064      	asrs	r4, r4, #1
 8008f10:	3708      	adds	r7, #8
 8008f12:	e7d0      	b.n	8008eb6 <_strtod_l+0x4de>
 8008f14:	d0f0      	beq.n	8008ef8 <_strtod_l+0x520>
 8008f16:	4264      	negs	r4, r4
 8008f18:	f014 020f 	ands.w	r2, r4, #15
 8008f1c:	d00a      	beq.n	8008f34 <_strtod_l+0x55c>
 8008f1e:	4b12      	ldr	r3, [pc, #72]	@ (8008f68 <_strtod_l+0x590>)
 8008f20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f24:	4650      	mov	r0, sl
 8008f26:	4659      	mov	r1, fp
 8008f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2c:	f7f7 fc96 	bl	800085c <__aeabi_ddiv>
 8008f30:	4682      	mov	sl, r0
 8008f32:	468b      	mov	fp, r1
 8008f34:	1124      	asrs	r4, r4, #4
 8008f36:	d0df      	beq.n	8008ef8 <_strtod_l+0x520>
 8008f38:	2c1f      	cmp	r4, #31
 8008f3a:	dd1f      	ble.n	8008f7c <_strtod_l+0x5a4>
 8008f3c:	2400      	movs	r4, #0
 8008f3e:	46a0      	mov	r8, r4
 8008f40:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008f42:	46a1      	mov	r9, r4
 8008f44:	9a05      	ldr	r2, [sp, #20]
 8008f46:	2322      	movs	r3, #34	@ 0x22
 8008f48:	f04f 0a00 	mov.w	sl, #0
 8008f4c:	f04f 0b00 	mov.w	fp, #0
 8008f50:	6013      	str	r3, [r2, #0]
 8008f52:	e76b      	b.n	8008e2c <_strtod_l+0x454>
 8008f54:	0800a8d9 	.word	0x0800a8d9
 8008f58:	0800aba0 	.word	0x0800aba0
 8008f5c:	0800a8d1 	.word	0x0800a8d1
 8008f60:	0800a908 	.word	0x0800a908
 8008f64:	0800aa41 	.word	0x0800aa41
 8008f68:	0800aad8 	.word	0x0800aad8
 8008f6c:	0800aab0 	.word	0x0800aab0
 8008f70:	7ff00000 	.word	0x7ff00000
 8008f74:	7ca00000 	.word	0x7ca00000
 8008f78:	7fefffff 	.word	0x7fefffff
 8008f7c:	f014 0310 	ands.w	r3, r4, #16
 8008f80:	bf18      	it	ne
 8008f82:	236a      	movne	r3, #106	@ 0x6a
 8008f84:	4ea9      	ldr	r6, [pc, #676]	@ (800922c <_strtod_l+0x854>)
 8008f86:	9308      	str	r3, [sp, #32]
 8008f88:	4650      	mov	r0, sl
 8008f8a:	4659      	mov	r1, fp
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	07e7      	lsls	r7, r4, #31
 8008f90:	d504      	bpl.n	8008f9c <_strtod_l+0x5c4>
 8008f92:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008f96:	f7f7 fb37 	bl	8000608 <__aeabi_dmul>
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	1064      	asrs	r4, r4, #1
 8008f9e:	f106 0608 	add.w	r6, r6, #8
 8008fa2:	d1f4      	bne.n	8008f8e <_strtod_l+0x5b6>
 8008fa4:	b10b      	cbz	r3, 8008faa <_strtod_l+0x5d2>
 8008fa6:	4682      	mov	sl, r0
 8008fa8:	468b      	mov	fp, r1
 8008faa:	9b08      	ldr	r3, [sp, #32]
 8008fac:	b1b3      	cbz	r3, 8008fdc <_strtod_l+0x604>
 8008fae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008fb2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	4659      	mov	r1, fp
 8008fba:	dd0f      	ble.n	8008fdc <_strtod_l+0x604>
 8008fbc:	2b1f      	cmp	r3, #31
 8008fbe:	dd56      	ble.n	800906e <_strtod_l+0x696>
 8008fc0:	2b34      	cmp	r3, #52	@ 0x34
 8008fc2:	bfde      	ittt	le
 8008fc4:	f04f 33ff 	movle.w	r3, #4294967295
 8008fc8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008fcc:	4093      	lslle	r3, r2
 8008fce:	f04f 0a00 	mov.w	sl, #0
 8008fd2:	bfcc      	ite	gt
 8008fd4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008fd8:	ea03 0b01 	andle.w	fp, r3, r1
 8008fdc:	2200      	movs	r2, #0
 8008fde:	2300      	movs	r3, #0
 8008fe0:	4650      	mov	r0, sl
 8008fe2:	4659      	mov	r1, fp
 8008fe4:	f7f7 fd78 	bl	8000ad8 <__aeabi_dcmpeq>
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	d1a7      	bne.n	8008f3c <_strtod_l+0x564>
 8008fec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fee:	9300      	str	r3, [sp, #0]
 8008ff0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008ff2:	9805      	ldr	r0, [sp, #20]
 8008ff4:	462b      	mov	r3, r5
 8008ff6:	464a      	mov	r2, r9
 8008ff8:	f7ff f8ce 	bl	8008198 <__s2b>
 8008ffc:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008ffe:	2800      	cmp	r0, #0
 8009000:	f43f af09 	beq.w	8008e16 <_strtod_l+0x43e>
 8009004:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009006:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009008:	2a00      	cmp	r2, #0
 800900a:	eba3 0308 	sub.w	r3, r3, r8
 800900e:	bfa8      	it	ge
 8009010:	2300      	movge	r3, #0
 8009012:	9312      	str	r3, [sp, #72]	@ 0x48
 8009014:	2400      	movs	r4, #0
 8009016:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800901a:	9316      	str	r3, [sp, #88]	@ 0x58
 800901c:	46a0      	mov	r8, r4
 800901e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009020:	9805      	ldr	r0, [sp, #20]
 8009022:	6859      	ldr	r1, [r3, #4]
 8009024:	f7ff f810 	bl	8008048 <_Balloc>
 8009028:	4681      	mov	r9, r0
 800902a:	2800      	cmp	r0, #0
 800902c:	f43f aef7 	beq.w	8008e1e <_strtod_l+0x446>
 8009030:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009032:	691a      	ldr	r2, [r3, #16]
 8009034:	3202      	adds	r2, #2
 8009036:	f103 010c 	add.w	r1, r3, #12
 800903a:	0092      	lsls	r2, r2, #2
 800903c:	300c      	adds	r0, #12
 800903e:	f000 fd71 	bl	8009b24 <memcpy>
 8009042:	ec4b ab10 	vmov	d0, sl, fp
 8009046:	9805      	ldr	r0, [sp, #20]
 8009048:	aa1c      	add	r2, sp, #112	@ 0x70
 800904a:	a91b      	add	r1, sp, #108	@ 0x6c
 800904c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009050:	f7ff fbd6 	bl	8008800 <__d2b>
 8009054:	901a      	str	r0, [sp, #104]	@ 0x68
 8009056:	2800      	cmp	r0, #0
 8009058:	f43f aee1 	beq.w	8008e1e <_strtod_l+0x446>
 800905c:	9805      	ldr	r0, [sp, #20]
 800905e:	2101      	movs	r1, #1
 8009060:	f7ff f930 	bl	80082c4 <__i2b>
 8009064:	4680      	mov	r8, r0
 8009066:	b948      	cbnz	r0, 800907c <_strtod_l+0x6a4>
 8009068:	f04f 0800 	mov.w	r8, #0
 800906c:	e6d7      	b.n	8008e1e <_strtod_l+0x446>
 800906e:	f04f 32ff 	mov.w	r2, #4294967295
 8009072:	fa02 f303 	lsl.w	r3, r2, r3
 8009076:	ea03 0a0a 	and.w	sl, r3, sl
 800907a:	e7af      	b.n	8008fdc <_strtod_l+0x604>
 800907c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800907e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009080:	2d00      	cmp	r5, #0
 8009082:	bfab      	itete	ge
 8009084:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009086:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009088:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800908a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800908c:	bfac      	ite	ge
 800908e:	18ef      	addge	r7, r5, r3
 8009090:	1b5e      	sublt	r6, r3, r5
 8009092:	9b08      	ldr	r3, [sp, #32]
 8009094:	1aed      	subs	r5, r5, r3
 8009096:	4415      	add	r5, r2
 8009098:	4b65      	ldr	r3, [pc, #404]	@ (8009230 <_strtod_l+0x858>)
 800909a:	3d01      	subs	r5, #1
 800909c:	429d      	cmp	r5, r3
 800909e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80090a2:	da50      	bge.n	8009146 <_strtod_l+0x76e>
 80090a4:	1b5b      	subs	r3, r3, r5
 80090a6:	2b1f      	cmp	r3, #31
 80090a8:	eba2 0203 	sub.w	r2, r2, r3
 80090ac:	f04f 0101 	mov.w	r1, #1
 80090b0:	dc3d      	bgt.n	800912e <_strtod_l+0x756>
 80090b2:	fa01 f303 	lsl.w	r3, r1, r3
 80090b6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80090b8:	2300      	movs	r3, #0
 80090ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80090bc:	18bd      	adds	r5, r7, r2
 80090be:	9b08      	ldr	r3, [sp, #32]
 80090c0:	42af      	cmp	r7, r5
 80090c2:	4416      	add	r6, r2
 80090c4:	441e      	add	r6, r3
 80090c6:	463b      	mov	r3, r7
 80090c8:	bfa8      	it	ge
 80090ca:	462b      	movge	r3, r5
 80090cc:	42b3      	cmp	r3, r6
 80090ce:	bfa8      	it	ge
 80090d0:	4633      	movge	r3, r6
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	bfc2      	ittt	gt
 80090d6:	1aed      	subgt	r5, r5, r3
 80090d8:	1af6      	subgt	r6, r6, r3
 80090da:	1aff      	subgt	r7, r7, r3
 80090dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80090de:	2b00      	cmp	r3, #0
 80090e0:	dd16      	ble.n	8009110 <_strtod_l+0x738>
 80090e2:	4641      	mov	r1, r8
 80090e4:	9805      	ldr	r0, [sp, #20]
 80090e6:	461a      	mov	r2, r3
 80090e8:	f7ff f9a4 	bl	8008434 <__pow5mult>
 80090ec:	4680      	mov	r8, r0
 80090ee:	2800      	cmp	r0, #0
 80090f0:	d0ba      	beq.n	8009068 <_strtod_l+0x690>
 80090f2:	4601      	mov	r1, r0
 80090f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80090f6:	9805      	ldr	r0, [sp, #20]
 80090f8:	f7ff f8fa 	bl	80082f0 <__multiply>
 80090fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80090fe:	2800      	cmp	r0, #0
 8009100:	f43f ae8d 	beq.w	8008e1e <_strtod_l+0x446>
 8009104:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009106:	9805      	ldr	r0, [sp, #20]
 8009108:	f7fe ffde 	bl	80080c8 <_Bfree>
 800910c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800910e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009110:	2d00      	cmp	r5, #0
 8009112:	dc1d      	bgt.n	8009150 <_strtod_l+0x778>
 8009114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009116:	2b00      	cmp	r3, #0
 8009118:	dd23      	ble.n	8009162 <_strtod_l+0x78a>
 800911a:	4649      	mov	r1, r9
 800911c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800911e:	9805      	ldr	r0, [sp, #20]
 8009120:	f7ff f988 	bl	8008434 <__pow5mult>
 8009124:	4681      	mov	r9, r0
 8009126:	b9e0      	cbnz	r0, 8009162 <_strtod_l+0x78a>
 8009128:	f04f 0900 	mov.w	r9, #0
 800912c:	e677      	b.n	8008e1e <_strtod_l+0x446>
 800912e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009132:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009136:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800913a:	35e2      	adds	r5, #226	@ 0xe2
 800913c:	fa01 f305 	lsl.w	r3, r1, r5
 8009140:	9310      	str	r3, [sp, #64]	@ 0x40
 8009142:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009144:	e7ba      	b.n	80090bc <_strtod_l+0x6e4>
 8009146:	2300      	movs	r3, #0
 8009148:	9310      	str	r3, [sp, #64]	@ 0x40
 800914a:	2301      	movs	r3, #1
 800914c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800914e:	e7b5      	b.n	80090bc <_strtod_l+0x6e4>
 8009150:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009152:	9805      	ldr	r0, [sp, #20]
 8009154:	462a      	mov	r2, r5
 8009156:	f7ff f9c7 	bl	80084e8 <__lshift>
 800915a:	901a      	str	r0, [sp, #104]	@ 0x68
 800915c:	2800      	cmp	r0, #0
 800915e:	d1d9      	bne.n	8009114 <_strtod_l+0x73c>
 8009160:	e65d      	b.n	8008e1e <_strtod_l+0x446>
 8009162:	2e00      	cmp	r6, #0
 8009164:	dd07      	ble.n	8009176 <_strtod_l+0x79e>
 8009166:	4649      	mov	r1, r9
 8009168:	9805      	ldr	r0, [sp, #20]
 800916a:	4632      	mov	r2, r6
 800916c:	f7ff f9bc 	bl	80084e8 <__lshift>
 8009170:	4681      	mov	r9, r0
 8009172:	2800      	cmp	r0, #0
 8009174:	d0d8      	beq.n	8009128 <_strtod_l+0x750>
 8009176:	2f00      	cmp	r7, #0
 8009178:	dd08      	ble.n	800918c <_strtod_l+0x7b4>
 800917a:	4641      	mov	r1, r8
 800917c:	9805      	ldr	r0, [sp, #20]
 800917e:	463a      	mov	r2, r7
 8009180:	f7ff f9b2 	bl	80084e8 <__lshift>
 8009184:	4680      	mov	r8, r0
 8009186:	2800      	cmp	r0, #0
 8009188:	f43f ae49 	beq.w	8008e1e <_strtod_l+0x446>
 800918c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800918e:	9805      	ldr	r0, [sp, #20]
 8009190:	464a      	mov	r2, r9
 8009192:	f7ff fa31 	bl	80085f8 <__mdiff>
 8009196:	4604      	mov	r4, r0
 8009198:	2800      	cmp	r0, #0
 800919a:	f43f ae40 	beq.w	8008e1e <_strtod_l+0x446>
 800919e:	68c3      	ldr	r3, [r0, #12]
 80091a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80091a2:	2300      	movs	r3, #0
 80091a4:	60c3      	str	r3, [r0, #12]
 80091a6:	4641      	mov	r1, r8
 80091a8:	f7ff fa0a 	bl	80085c0 <__mcmp>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	da45      	bge.n	800923c <_strtod_l+0x864>
 80091b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091b2:	ea53 030a 	orrs.w	r3, r3, sl
 80091b6:	d16b      	bne.n	8009290 <_strtod_l+0x8b8>
 80091b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d167      	bne.n	8009290 <_strtod_l+0x8b8>
 80091c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80091c4:	0d1b      	lsrs	r3, r3, #20
 80091c6:	051b      	lsls	r3, r3, #20
 80091c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80091cc:	d960      	bls.n	8009290 <_strtod_l+0x8b8>
 80091ce:	6963      	ldr	r3, [r4, #20]
 80091d0:	b913      	cbnz	r3, 80091d8 <_strtod_l+0x800>
 80091d2:	6923      	ldr	r3, [r4, #16]
 80091d4:	2b01      	cmp	r3, #1
 80091d6:	dd5b      	ble.n	8009290 <_strtod_l+0x8b8>
 80091d8:	4621      	mov	r1, r4
 80091da:	2201      	movs	r2, #1
 80091dc:	9805      	ldr	r0, [sp, #20]
 80091de:	f7ff f983 	bl	80084e8 <__lshift>
 80091e2:	4641      	mov	r1, r8
 80091e4:	4604      	mov	r4, r0
 80091e6:	f7ff f9eb 	bl	80085c0 <__mcmp>
 80091ea:	2800      	cmp	r0, #0
 80091ec:	dd50      	ble.n	8009290 <_strtod_l+0x8b8>
 80091ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80091f2:	9a08      	ldr	r2, [sp, #32]
 80091f4:	0d1b      	lsrs	r3, r3, #20
 80091f6:	051b      	lsls	r3, r3, #20
 80091f8:	2a00      	cmp	r2, #0
 80091fa:	d06a      	beq.n	80092d2 <_strtod_l+0x8fa>
 80091fc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009200:	d867      	bhi.n	80092d2 <_strtod_l+0x8fa>
 8009202:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009206:	f67f ae9d 	bls.w	8008f44 <_strtod_l+0x56c>
 800920a:	4b0a      	ldr	r3, [pc, #40]	@ (8009234 <_strtod_l+0x85c>)
 800920c:	4650      	mov	r0, sl
 800920e:	4659      	mov	r1, fp
 8009210:	2200      	movs	r2, #0
 8009212:	f7f7 f9f9 	bl	8000608 <__aeabi_dmul>
 8009216:	4b08      	ldr	r3, [pc, #32]	@ (8009238 <_strtod_l+0x860>)
 8009218:	400b      	ands	r3, r1
 800921a:	4682      	mov	sl, r0
 800921c:	468b      	mov	fp, r1
 800921e:	2b00      	cmp	r3, #0
 8009220:	f47f ae08 	bne.w	8008e34 <_strtod_l+0x45c>
 8009224:	9a05      	ldr	r2, [sp, #20]
 8009226:	2322      	movs	r3, #34	@ 0x22
 8009228:	6013      	str	r3, [r2, #0]
 800922a:	e603      	b.n	8008e34 <_strtod_l+0x45c>
 800922c:	0800abc8 	.word	0x0800abc8
 8009230:	fffffc02 	.word	0xfffffc02
 8009234:	39500000 	.word	0x39500000
 8009238:	7ff00000 	.word	0x7ff00000
 800923c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009240:	d165      	bne.n	800930e <_strtod_l+0x936>
 8009242:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009244:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009248:	b35a      	cbz	r2, 80092a2 <_strtod_l+0x8ca>
 800924a:	4a9f      	ldr	r2, [pc, #636]	@ (80094c8 <_strtod_l+0xaf0>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d12b      	bne.n	80092a8 <_strtod_l+0x8d0>
 8009250:	9b08      	ldr	r3, [sp, #32]
 8009252:	4651      	mov	r1, sl
 8009254:	b303      	cbz	r3, 8009298 <_strtod_l+0x8c0>
 8009256:	4b9d      	ldr	r3, [pc, #628]	@ (80094cc <_strtod_l+0xaf4>)
 8009258:	465a      	mov	r2, fp
 800925a:	4013      	ands	r3, r2
 800925c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009260:	f04f 32ff 	mov.w	r2, #4294967295
 8009264:	d81b      	bhi.n	800929e <_strtod_l+0x8c6>
 8009266:	0d1b      	lsrs	r3, r3, #20
 8009268:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800926c:	fa02 f303 	lsl.w	r3, r2, r3
 8009270:	4299      	cmp	r1, r3
 8009272:	d119      	bne.n	80092a8 <_strtod_l+0x8d0>
 8009274:	4b96      	ldr	r3, [pc, #600]	@ (80094d0 <_strtod_l+0xaf8>)
 8009276:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009278:	429a      	cmp	r2, r3
 800927a:	d102      	bne.n	8009282 <_strtod_l+0x8aa>
 800927c:	3101      	adds	r1, #1
 800927e:	f43f adce 	beq.w	8008e1e <_strtod_l+0x446>
 8009282:	4b92      	ldr	r3, [pc, #584]	@ (80094cc <_strtod_l+0xaf4>)
 8009284:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009286:	401a      	ands	r2, r3
 8009288:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800928c:	f04f 0a00 	mov.w	sl, #0
 8009290:	9b08      	ldr	r3, [sp, #32]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d1b9      	bne.n	800920a <_strtod_l+0x832>
 8009296:	e5cd      	b.n	8008e34 <_strtod_l+0x45c>
 8009298:	f04f 33ff 	mov.w	r3, #4294967295
 800929c:	e7e8      	b.n	8009270 <_strtod_l+0x898>
 800929e:	4613      	mov	r3, r2
 80092a0:	e7e6      	b.n	8009270 <_strtod_l+0x898>
 80092a2:	ea53 030a 	orrs.w	r3, r3, sl
 80092a6:	d0a2      	beq.n	80091ee <_strtod_l+0x816>
 80092a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80092aa:	b1db      	cbz	r3, 80092e4 <_strtod_l+0x90c>
 80092ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80092ae:	4213      	tst	r3, r2
 80092b0:	d0ee      	beq.n	8009290 <_strtod_l+0x8b8>
 80092b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092b4:	9a08      	ldr	r2, [sp, #32]
 80092b6:	4650      	mov	r0, sl
 80092b8:	4659      	mov	r1, fp
 80092ba:	b1bb      	cbz	r3, 80092ec <_strtod_l+0x914>
 80092bc:	f7ff fb6e 	bl	800899c <sulp>
 80092c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092c4:	ec53 2b10 	vmov	r2, r3, d0
 80092c8:	f7f6 ffe8 	bl	800029c <__adddf3>
 80092cc:	4682      	mov	sl, r0
 80092ce:	468b      	mov	fp, r1
 80092d0:	e7de      	b.n	8009290 <_strtod_l+0x8b8>
 80092d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80092d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80092da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80092de:	f04f 3aff 	mov.w	sl, #4294967295
 80092e2:	e7d5      	b.n	8009290 <_strtod_l+0x8b8>
 80092e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80092e6:	ea13 0f0a 	tst.w	r3, sl
 80092ea:	e7e1      	b.n	80092b0 <_strtod_l+0x8d8>
 80092ec:	f7ff fb56 	bl	800899c <sulp>
 80092f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092f4:	ec53 2b10 	vmov	r2, r3, d0
 80092f8:	f7f6 ffce 	bl	8000298 <__aeabi_dsub>
 80092fc:	2200      	movs	r2, #0
 80092fe:	2300      	movs	r3, #0
 8009300:	4682      	mov	sl, r0
 8009302:	468b      	mov	fp, r1
 8009304:	f7f7 fbe8 	bl	8000ad8 <__aeabi_dcmpeq>
 8009308:	2800      	cmp	r0, #0
 800930a:	d0c1      	beq.n	8009290 <_strtod_l+0x8b8>
 800930c:	e61a      	b.n	8008f44 <_strtod_l+0x56c>
 800930e:	4641      	mov	r1, r8
 8009310:	4620      	mov	r0, r4
 8009312:	f7ff facd 	bl	80088b0 <__ratio>
 8009316:	ec57 6b10 	vmov	r6, r7, d0
 800931a:	2200      	movs	r2, #0
 800931c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009320:	4630      	mov	r0, r6
 8009322:	4639      	mov	r1, r7
 8009324:	f7f7 fbec 	bl	8000b00 <__aeabi_dcmple>
 8009328:	2800      	cmp	r0, #0
 800932a:	d06f      	beq.n	800940c <_strtod_l+0xa34>
 800932c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800932e:	2b00      	cmp	r3, #0
 8009330:	d17a      	bne.n	8009428 <_strtod_l+0xa50>
 8009332:	f1ba 0f00 	cmp.w	sl, #0
 8009336:	d158      	bne.n	80093ea <_strtod_l+0xa12>
 8009338:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800933a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800933e:	2b00      	cmp	r3, #0
 8009340:	d15a      	bne.n	80093f8 <_strtod_l+0xa20>
 8009342:	4b64      	ldr	r3, [pc, #400]	@ (80094d4 <_strtod_l+0xafc>)
 8009344:	2200      	movs	r2, #0
 8009346:	4630      	mov	r0, r6
 8009348:	4639      	mov	r1, r7
 800934a:	f7f7 fbcf 	bl	8000aec <__aeabi_dcmplt>
 800934e:	2800      	cmp	r0, #0
 8009350:	d159      	bne.n	8009406 <_strtod_l+0xa2e>
 8009352:	4630      	mov	r0, r6
 8009354:	4639      	mov	r1, r7
 8009356:	4b60      	ldr	r3, [pc, #384]	@ (80094d8 <_strtod_l+0xb00>)
 8009358:	2200      	movs	r2, #0
 800935a:	f7f7 f955 	bl	8000608 <__aeabi_dmul>
 800935e:	4606      	mov	r6, r0
 8009360:	460f      	mov	r7, r1
 8009362:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009366:	9606      	str	r6, [sp, #24]
 8009368:	9307      	str	r3, [sp, #28]
 800936a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800936e:	4d57      	ldr	r5, [pc, #348]	@ (80094cc <_strtod_l+0xaf4>)
 8009370:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009374:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009376:	401d      	ands	r5, r3
 8009378:	4b58      	ldr	r3, [pc, #352]	@ (80094dc <_strtod_l+0xb04>)
 800937a:	429d      	cmp	r5, r3
 800937c:	f040 80b2 	bne.w	80094e4 <_strtod_l+0xb0c>
 8009380:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009382:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009386:	ec4b ab10 	vmov	d0, sl, fp
 800938a:	f7ff f9c9 	bl	8008720 <__ulp>
 800938e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009392:	ec51 0b10 	vmov	r0, r1, d0
 8009396:	f7f7 f937 	bl	8000608 <__aeabi_dmul>
 800939a:	4652      	mov	r2, sl
 800939c:	465b      	mov	r3, fp
 800939e:	f7f6 ff7d 	bl	800029c <__adddf3>
 80093a2:	460b      	mov	r3, r1
 80093a4:	4949      	ldr	r1, [pc, #292]	@ (80094cc <_strtod_l+0xaf4>)
 80093a6:	4a4e      	ldr	r2, [pc, #312]	@ (80094e0 <_strtod_l+0xb08>)
 80093a8:	4019      	ands	r1, r3
 80093aa:	4291      	cmp	r1, r2
 80093ac:	4682      	mov	sl, r0
 80093ae:	d942      	bls.n	8009436 <_strtod_l+0xa5e>
 80093b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80093b2:	4b47      	ldr	r3, [pc, #284]	@ (80094d0 <_strtod_l+0xaf8>)
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d103      	bne.n	80093c0 <_strtod_l+0x9e8>
 80093b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093ba:	3301      	adds	r3, #1
 80093bc:	f43f ad2f 	beq.w	8008e1e <_strtod_l+0x446>
 80093c0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80094d0 <_strtod_l+0xaf8>
 80093c4:	f04f 3aff 	mov.w	sl, #4294967295
 80093c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80093ca:	9805      	ldr	r0, [sp, #20]
 80093cc:	f7fe fe7c 	bl	80080c8 <_Bfree>
 80093d0:	9805      	ldr	r0, [sp, #20]
 80093d2:	4649      	mov	r1, r9
 80093d4:	f7fe fe78 	bl	80080c8 <_Bfree>
 80093d8:	9805      	ldr	r0, [sp, #20]
 80093da:	4641      	mov	r1, r8
 80093dc:	f7fe fe74 	bl	80080c8 <_Bfree>
 80093e0:	9805      	ldr	r0, [sp, #20]
 80093e2:	4621      	mov	r1, r4
 80093e4:	f7fe fe70 	bl	80080c8 <_Bfree>
 80093e8:	e619      	b.n	800901e <_strtod_l+0x646>
 80093ea:	f1ba 0f01 	cmp.w	sl, #1
 80093ee:	d103      	bne.n	80093f8 <_strtod_l+0xa20>
 80093f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	f43f ada6 	beq.w	8008f44 <_strtod_l+0x56c>
 80093f8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80094a8 <_strtod_l+0xad0>
 80093fc:	4f35      	ldr	r7, [pc, #212]	@ (80094d4 <_strtod_l+0xafc>)
 80093fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009402:	2600      	movs	r6, #0
 8009404:	e7b1      	b.n	800936a <_strtod_l+0x992>
 8009406:	4f34      	ldr	r7, [pc, #208]	@ (80094d8 <_strtod_l+0xb00>)
 8009408:	2600      	movs	r6, #0
 800940a:	e7aa      	b.n	8009362 <_strtod_l+0x98a>
 800940c:	4b32      	ldr	r3, [pc, #200]	@ (80094d8 <_strtod_l+0xb00>)
 800940e:	4630      	mov	r0, r6
 8009410:	4639      	mov	r1, r7
 8009412:	2200      	movs	r2, #0
 8009414:	f7f7 f8f8 	bl	8000608 <__aeabi_dmul>
 8009418:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800941a:	4606      	mov	r6, r0
 800941c:	460f      	mov	r7, r1
 800941e:	2b00      	cmp	r3, #0
 8009420:	d09f      	beq.n	8009362 <_strtod_l+0x98a>
 8009422:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009426:	e7a0      	b.n	800936a <_strtod_l+0x992>
 8009428:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80094b0 <_strtod_l+0xad8>
 800942c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009430:	ec57 6b17 	vmov	r6, r7, d7
 8009434:	e799      	b.n	800936a <_strtod_l+0x992>
 8009436:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800943a:	9b08      	ldr	r3, [sp, #32]
 800943c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009440:	2b00      	cmp	r3, #0
 8009442:	d1c1      	bne.n	80093c8 <_strtod_l+0x9f0>
 8009444:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009448:	0d1b      	lsrs	r3, r3, #20
 800944a:	051b      	lsls	r3, r3, #20
 800944c:	429d      	cmp	r5, r3
 800944e:	d1bb      	bne.n	80093c8 <_strtod_l+0x9f0>
 8009450:	4630      	mov	r0, r6
 8009452:	4639      	mov	r1, r7
 8009454:	f7f7 fc38 	bl	8000cc8 <__aeabi_d2lz>
 8009458:	f7f7 f8a8 	bl	80005ac <__aeabi_l2d>
 800945c:	4602      	mov	r2, r0
 800945e:	460b      	mov	r3, r1
 8009460:	4630      	mov	r0, r6
 8009462:	4639      	mov	r1, r7
 8009464:	f7f6 ff18 	bl	8000298 <__aeabi_dsub>
 8009468:	460b      	mov	r3, r1
 800946a:	4602      	mov	r2, r0
 800946c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009470:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009474:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009476:	ea46 060a 	orr.w	r6, r6, sl
 800947a:	431e      	orrs	r6, r3
 800947c:	d06f      	beq.n	800955e <_strtod_l+0xb86>
 800947e:	a30e      	add	r3, pc, #56	@ (adr r3, 80094b8 <_strtod_l+0xae0>)
 8009480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009484:	f7f7 fb32 	bl	8000aec <__aeabi_dcmplt>
 8009488:	2800      	cmp	r0, #0
 800948a:	f47f acd3 	bne.w	8008e34 <_strtod_l+0x45c>
 800948e:	a30c      	add	r3, pc, #48	@ (adr r3, 80094c0 <_strtod_l+0xae8>)
 8009490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009494:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009498:	f7f7 fb46 	bl	8000b28 <__aeabi_dcmpgt>
 800949c:	2800      	cmp	r0, #0
 800949e:	d093      	beq.n	80093c8 <_strtod_l+0x9f0>
 80094a0:	e4c8      	b.n	8008e34 <_strtod_l+0x45c>
 80094a2:	bf00      	nop
 80094a4:	f3af 8000 	nop.w
 80094a8:	00000000 	.word	0x00000000
 80094ac:	bff00000 	.word	0xbff00000
 80094b0:	00000000 	.word	0x00000000
 80094b4:	3ff00000 	.word	0x3ff00000
 80094b8:	94a03595 	.word	0x94a03595
 80094bc:	3fdfffff 	.word	0x3fdfffff
 80094c0:	35afe535 	.word	0x35afe535
 80094c4:	3fe00000 	.word	0x3fe00000
 80094c8:	000fffff 	.word	0x000fffff
 80094cc:	7ff00000 	.word	0x7ff00000
 80094d0:	7fefffff 	.word	0x7fefffff
 80094d4:	3ff00000 	.word	0x3ff00000
 80094d8:	3fe00000 	.word	0x3fe00000
 80094dc:	7fe00000 	.word	0x7fe00000
 80094e0:	7c9fffff 	.word	0x7c9fffff
 80094e4:	9b08      	ldr	r3, [sp, #32]
 80094e6:	b323      	cbz	r3, 8009532 <_strtod_l+0xb5a>
 80094e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80094ec:	d821      	bhi.n	8009532 <_strtod_l+0xb5a>
 80094ee:	a328      	add	r3, pc, #160	@ (adr r3, 8009590 <_strtod_l+0xbb8>)
 80094f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f4:	4630      	mov	r0, r6
 80094f6:	4639      	mov	r1, r7
 80094f8:	f7f7 fb02 	bl	8000b00 <__aeabi_dcmple>
 80094fc:	b1a0      	cbz	r0, 8009528 <_strtod_l+0xb50>
 80094fe:	4639      	mov	r1, r7
 8009500:	4630      	mov	r0, r6
 8009502:	f7f7 fb59 	bl	8000bb8 <__aeabi_d2uiz>
 8009506:	2801      	cmp	r0, #1
 8009508:	bf38      	it	cc
 800950a:	2001      	movcc	r0, #1
 800950c:	f7f7 f802 	bl	8000514 <__aeabi_ui2d>
 8009510:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009512:	4606      	mov	r6, r0
 8009514:	460f      	mov	r7, r1
 8009516:	b9fb      	cbnz	r3, 8009558 <_strtod_l+0xb80>
 8009518:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800951c:	9014      	str	r0, [sp, #80]	@ 0x50
 800951e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009520:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009524:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009528:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800952a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800952e:	1b5b      	subs	r3, r3, r5
 8009530:	9311      	str	r3, [sp, #68]	@ 0x44
 8009532:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009536:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800953a:	f7ff f8f1 	bl	8008720 <__ulp>
 800953e:	4650      	mov	r0, sl
 8009540:	ec53 2b10 	vmov	r2, r3, d0
 8009544:	4659      	mov	r1, fp
 8009546:	f7f7 f85f 	bl	8000608 <__aeabi_dmul>
 800954a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800954e:	f7f6 fea5 	bl	800029c <__adddf3>
 8009552:	4682      	mov	sl, r0
 8009554:	468b      	mov	fp, r1
 8009556:	e770      	b.n	800943a <_strtod_l+0xa62>
 8009558:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800955c:	e7e0      	b.n	8009520 <_strtod_l+0xb48>
 800955e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009598 <_strtod_l+0xbc0>)
 8009560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009564:	f7f7 fac2 	bl	8000aec <__aeabi_dcmplt>
 8009568:	e798      	b.n	800949c <_strtod_l+0xac4>
 800956a:	2300      	movs	r3, #0
 800956c:	930e      	str	r3, [sp, #56]	@ 0x38
 800956e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009570:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009572:	6013      	str	r3, [r2, #0]
 8009574:	f7ff ba6d 	b.w	8008a52 <_strtod_l+0x7a>
 8009578:	2a65      	cmp	r2, #101	@ 0x65
 800957a:	f43f ab68 	beq.w	8008c4e <_strtod_l+0x276>
 800957e:	2a45      	cmp	r2, #69	@ 0x45
 8009580:	f43f ab65 	beq.w	8008c4e <_strtod_l+0x276>
 8009584:	2301      	movs	r3, #1
 8009586:	f7ff bba0 	b.w	8008cca <_strtod_l+0x2f2>
 800958a:	bf00      	nop
 800958c:	f3af 8000 	nop.w
 8009590:	ffc00000 	.word	0xffc00000
 8009594:	41dfffff 	.word	0x41dfffff
 8009598:	94a03595 	.word	0x94a03595
 800959c:	3fcfffff 	.word	0x3fcfffff

080095a0 <_strtod_r>:
 80095a0:	4b01      	ldr	r3, [pc, #4]	@ (80095a8 <_strtod_r+0x8>)
 80095a2:	f7ff ba19 	b.w	80089d8 <_strtod_l>
 80095a6:	bf00      	nop
 80095a8:	20000074 	.word	0x20000074

080095ac <_strtol_l.isra.0>:
 80095ac:	2b24      	cmp	r3, #36	@ 0x24
 80095ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095b2:	4686      	mov	lr, r0
 80095b4:	4690      	mov	r8, r2
 80095b6:	d801      	bhi.n	80095bc <_strtol_l.isra.0+0x10>
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d106      	bne.n	80095ca <_strtol_l.isra.0+0x1e>
 80095bc:	f7fd fdb8 	bl	8007130 <__errno>
 80095c0:	2316      	movs	r3, #22
 80095c2:	6003      	str	r3, [r0, #0]
 80095c4:	2000      	movs	r0, #0
 80095c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095ca:	4834      	ldr	r0, [pc, #208]	@ (800969c <_strtol_l.isra.0+0xf0>)
 80095cc:	460d      	mov	r5, r1
 80095ce:	462a      	mov	r2, r5
 80095d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095d4:	5d06      	ldrb	r6, [r0, r4]
 80095d6:	f016 0608 	ands.w	r6, r6, #8
 80095da:	d1f8      	bne.n	80095ce <_strtol_l.isra.0+0x22>
 80095dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80095de:	d110      	bne.n	8009602 <_strtol_l.isra.0+0x56>
 80095e0:	782c      	ldrb	r4, [r5, #0]
 80095e2:	2601      	movs	r6, #1
 80095e4:	1c95      	adds	r5, r2, #2
 80095e6:	f033 0210 	bics.w	r2, r3, #16
 80095ea:	d115      	bne.n	8009618 <_strtol_l.isra.0+0x6c>
 80095ec:	2c30      	cmp	r4, #48	@ 0x30
 80095ee:	d10d      	bne.n	800960c <_strtol_l.isra.0+0x60>
 80095f0:	782a      	ldrb	r2, [r5, #0]
 80095f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80095f6:	2a58      	cmp	r2, #88	@ 0x58
 80095f8:	d108      	bne.n	800960c <_strtol_l.isra.0+0x60>
 80095fa:	786c      	ldrb	r4, [r5, #1]
 80095fc:	3502      	adds	r5, #2
 80095fe:	2310      	movs	r3, #16
 8009600:	e00a      	b.n	8009618 <_strtol_l.isra.0+0x6c>
 8009602:	2c2b      	cmp	r4, #43	@ 0x2b
 8009604:	bf04      	itt	eq
 8009606:	782c      	ldrbeq	r4, [r5, #0]
 8009608:	1c95      	addeq	r5, r2, #2
 800960a:	e7ec      	b.n	80095e6 <_strtol_l.isra.0+0x3a>
 800960c:	2b00      	cmp	r3, #0
 800960e:	d1f6      	bne.n	80095fe <_strtol_l.isra.0+0x52>
 8009610:	2c30      	cmp	r4, #48	@ 0x30
 8009612:	bf14      	ite	ne
 8009614:	230a      	movne	r3, #10
 8009616:	2308      	moveq	r3, #8
 8009618:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800961c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009620:	2200      	movs	r2, #0
 8009622:	fbbc f9f3 	udiv	r9, ip, r3
 8009626:	4610      	mov	r0, r2
 8009628:	fb03 ca19 	mls	sl, r3, r9, ip
 800962c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009630:	2f09      	cmp	r7, #9
 8009632:	d80f      	bhi.n	8009654 <_strtol_l.isra.0+0xa8>
 8009634:	463c      	mov	r4, r7
 8009636:	42a3      	cmp	r3, r4
 8009638:	dd1b      	ble.n	8009672 <_strtol_l.isra.0+0xc6>
 800963a:	1c57      	adds	r7, r2, #1
 800963c:	d007      	beq.n	800964e <_strtol_l.isra.0+0xa2>
 800963e:	4581      	cmp	r9, r0
 8009640:	d314      	bcc.n	800966c <_strtol_l.isra.0+0xc0>
 8009642:	d101      	bne.n	8009648 <_strtol_l.isra.0+0x9c>
 8009644:	45a2      	cmp	sl, r4
 8009646:	db11      	blt.n	800966c <_strtol_l.isra.0+0xc0>
 8009648:	fb00 4003 	mla	r0, r0, r3, r4
 800964c:	2201      	movs	r2, #1
 800964e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009652:	e7eb      	b.n	800962c <_strtol_l.isra.0+0x80>
 8009654:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009658:	2f19      	cmp	r7, #25
 800965a:	d801      	bhi.n	8009660 <_strtol_l.isra.0+0xb4>
 800965c:	3c37      	subs	r4, #55	@ 0x37
 800965e:	e7ea      	b.n	8009636 <_strtol_l.isra.0+0x8a>
 8009660:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009664:	2f19      	cmp	r7, #25
 8009666:	d804      	bhi.n	8009672 <_strtol_l.isra.0+0xc6>
 8009668:	3c57      	subs	r4, #87	@ 0x57
 800966a:	e7e4      	b.n	8009636 <_strtol_l.isra.0+0x8a>
 800966c:	f04f 32ff 	mov.w	r2, #4294967295
 8009670:	e7ed      	b.n	800964e <_strtol_l.isra.0+0xa2>
 8009672:	1c53      	adds	r3, r2, #1
 8009674:	d108      	bne.n	8009688 <_strtol_l.isra.0+0xdc>
 8009676:	2322      	movs	r3, #34	@ 0x22
 8009678:	f8ce 3000 	str.w	r3, [lr]
 800967c:	4660      	mov	r0, ip
 800967e:	f1b8 0f00 	cmp.w	r8, #0
 8009682:	d0a0      	beq.n	80095c6 <_strtol_l.isra.0+0x1a>
 8009684:	1e69      	subs	r1, r5, #1
 8009686:	e006      	b.n	8009696 <_strtol_l.isra.0+0xea>
 8009688:	b106      	cbz	r6, 800968c <_strtol_l.isra.0+0xe0>
 800968a:	4240      	negs	r0, r0
 800968c:	f1b8 0f00 	cmp.w	r8, #0
 8009690:	d099      	beq.n	80095c6 <_strtol_l.isra.0+0x1a>
 8009692:	2a00      	cmp	r2, #0
 8009694:	d1f6      	bne.n	8009684 <_strtol_l.isra.0+0xd8>
 8009696:	f8c8 1000 	str.w	r1, [r8]
 800969a:	e794      	b.n	80095c6 <_strtol_l.isra.0+0x1a>
 800969c:	0800abf1 	.word	0x0800abf1

080096a0 <_strtol_r>:
 80096a0:	f7ff bf84 	b.w	80095ac <_strtol_l.isra.0>

080096a4 <__ssputs_r>:
 80096a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096a8:	688e      	ldr	r6, [r1, #8]
 80096aa:	461f      	mov	r7, r3
 80096ac:	42be      	cmp	r6, r7
 80096ae:	680b      	ldr	r3, [r1, #0]
 80096b0:	4682      	mov	sl, r0
 80096b2:	460c      	mov	r4, r1
 80096b4:	4690      	mov	r8, r2
 80096b6:	d82d      	bhi.n	8009714 <__ssputs_r+0x70>
 80096b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096c0:	d026      	beq.n	8009710 <__ssputs_r+0x6c>
 80096c2:	6965      	ldr	r5, [r4, #20]
 80096c4:	6909      	ldr	r1, [r1, #16]
 80096c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096ca:	eba3 0901 	sub.w	r9, r3, r1
 80096ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096d2:	1c7b      	adds	r3, r7, #1
 80096d4:	444b      	add	r3, r9
 80096d6:	106d      	asrs	r5, r5, #1
 80096d8:	429d      	cmp	r5, r3
 80096da:	bf38      	it	cc
 80096dc:	461d      	movcc	r5, r3
 80096de:	0553      	lsls	r3, r2, #21
 80096e0:	d527      	bpl.n	8009732 <__ssputs_r+0x8e>
 80096e2:	4629      	mov	r1, r5
 80096e4:	f7fe fc24 	bl	8007f30 <_malloc_r>
 80096e8:	4606      	mov	r6, r0
 80096ea:	b360      	cbz	r0, 8009746 <__ssputs_r+0xa2>
 80096ec:	6921      	ldr	r1, [r4, #16]
 80096ee:	464a      	mov	r2, r9
 80096f0:	f000 fa18 	bl	8009b24 <memcpy>
 80096f4:	89a3      	ldrh	r3, [r4, #12]
 80096f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80096fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096fe:	81a3      	strh	r3, [r4, #12]
 8009700:	6126      	str	r6, [r4, #16]
 8009702:	6165      	str	r5, [r4, #20]
 8009704:	444e      	add	r6, r9
 8009706:	eba5 0509 	sub.w	r5, r5, r9
 800970a:	6026      	str	r6, [r4, #0]
 800970c:	60a5      	str	r5, [r4, #8]
 800970e:	463e      	mov	r6, r7
 8009710:	42be      	cmp	r6, r7
 8009712:	d900      	bls.n	8009716 <__ssputs_r+0x72>
 8009714:	463e      	mov	r6, r7
 8009716:	6820      	ldr	r0, [r4, #0]
 8009718:	4632      	mov	r2, r6
 800971a:	4641      	mov	r1, r8
 800971c:	f000 f9c6 	bl	8009aac <memmove>
 8009720:	68a3      	ldr	r3, [r4, #8]
 8009722:	1b9b      	subs	r3, r3, r6
 8009724:	60a3      	str	r3, [r4, #8]
 8009726:	6823      	ldr	r3, [r4, #0]
 8009728:	4433      	add	r3, r6
 800972a:	6023      	str	r3, [r4, #0]
 800972c:	2000      	movs	r0, #0
 800972e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009732:	462a      	mov	r2, r5
 8009734:	f000 fd89 	bl	800a24a <_realloc_r>
 8009738:	4606      	mov	r6, r0
 800973a:	2800      	cmp	r0, #0
 800973c:	d1e0      	bne.n	8009700 <__ssputs_r+0x5c>
 800973e:	6921      	ldr	r1, [r4, #16]
 8009740:	4650      	mov	r0, sl
 8009742:	f7fe fb81 	bl	8007e48 <_free_r>
 8009746:	230c      	movs	r3, #12
 8009748:	f8ca 3000 	str.w	r3, [sl]
 800974c:	89a3      	ldrh	r3, [r4, #12]
 800974e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009752:	81a3      	strh	r3, [r4, #12]
 8009754:	f04f 30ff 	mov.w	r0, #4294967295
 8009758:	e7e9      	b.n	800972e <__ssputs_r+0x8a>
	...

0800975c <_svfiprintf_r>:
 800975c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009760:	4698      	mov	r8, r3
 8009762:	898b      	ldrh	r3, [r1, #12]
 8009764:	061b      	lsls	r3, r3, #24
 8009766:	b09d      	sub	sp, #116	@ 0x74
 8009768:	4607      	mov	r7, r0
 800976a:	460d      	mov	r5, r1
 800976c:	4614      	mov	r4, r2
 800976e:	d510      	bpl.n	8009792 <_svfiprintf_r+0x36>
 8009770:	690b      	ldr	r3, [r1, #16]
 8009772:	b973      	cbnz	r3, 8009792 <_svfiprintf_r+0x36>
 8009774:	2140      	movs	r1, #64	@ 0x40
 8009776:	f7fe fbdb 	bl	8007f30 <_malloc_r>
 800977a:	6028      	str	r0, [r5, #0]
 800977c:	6128      	str	r0, [r5, #16]
 800977e:	b930      	cbnz	r0, 800978e <_svfiprintf_r+0x32>
 8009780:	230c      	movs	r3, #12
 8009782:	603b      	str	r3, [r7, #0]
 8009784:	f04f 30ff 	mov.w	r0, #4294967295
 8009788:	b01d      	add	sp, #116	@ 0x74
 800978a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800978e:	2340      	movs	r3, #64	@ 0x40
 8009790:	616b      	str	r3, [r5, #20]
 8009792:	2300      	movs	r3, #0
 8009794:	9309      	str	r3, [sp, #36]	@ 0x24
 8009796:	2320      	movs	r3, #32
 8009798:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800979c:	f8cd 800c 	str.w	r8, [sp, #12]
 80097a0:	2330      	movs	r3, #48	@ 0x30
 80097a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009940 <_svfiprintf_r+0x1e4>
 80097a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097aa:	f04f 0901 	mov.w	r9, #1
 80097ae:	4623      	mov	r3, r4
 80097b0:	469a      	mov	sl, r3
 80097b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097b6:	b10a      	cbz	r2, 80097bc <_svfiprintf_r+0x60>
 80097b8:	2a25      	cmp	r2, #37	@ 0x25
 80097ba:	d1f9      	bne.n	80097b0 <_svfiprintf_r+0x54>
 80097bc:	ebba 0b04 	subs.w	fp, sl, r4
 80097c0:	d00b      	beq.n	80097da <_svfiprintf_r+0x7e>
 80097c2:	465b      	mov	r3, fp
 80097c4:	4622      	mov	r2, r4
 80097c6:	4629      	mov	r1, r5
 80097c8:	4638      	mov	r0, r7
 80097ca:	f7ff ff6b 	bl	80096a4 <__ssputs_r>
 80097ce:	3001      	adds	r0, #1
 80097d0:	f000 80a7 	beq.w	8009922 <_svfiprintf_r+0x1c6>
 80097d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097d6:	445a      	add	r2, fp
 80097d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80097da:	f89a 3000 	ldrb.w	r3, [sl]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	f000 809f 	beq.w	8009922 <_svfiprintf_r+0x1c6>
 80097e4:	2300      	movs	r3, #0
 80097e6:	f04f 32ff 	mov.w	r2, #4294967295
 80097ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097ee:	f10a 0a01 	add.w	sl, sl, #1
 80097f2:	9304      	str	r3, [sp, #16]
 80097f4:	9307      	str	r3, [sp, #28]
 80097f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80097fc:	4654      	mov	r4, sl
 80097fe:	2205      	movs	r2, #5
 8009800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009804:	484e      	ldr	r0, [pc, #312]	@ (8009940 <_svfiprintf_r+0x1e4>)
 8009806:	f7f6 fceb 	bl	80001e0 <memchr>
 800980a:	9a04      	ldr	r2, [sp, #16]
 800980c:	b9d8      	cbnz	r0, 8009846 <_svfiprintf_r+0xea>
 800980e:	06d0      	lsls	r0, r2, #27
 8009810:	bf44      	itt	mi
 8009812:	2320      	movmi	r3, #32
 8009814:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009818:	0711      	lsls	r1, r2, #28
 800981a:	bf44      	itt	mi
 800981c:	232b      	movmi	r3, #43	@ 0x2b
 800981e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009822:	f89a 3000 	ldrb.w	r3, [sl]
 8009826:	2b2a      	cmp	r3, #42	@ 0x2a
 8009828:	d015      	beq.n	8009856 <_svfiprintf_r+0xfa>
 800982a:	9a07      	ldr	r2, [sp, #28]
 800982c:	4654      	mov	r4, sl
 800982e:	2000      	movs	r0, #0
 8009830:	f04f 0c0a 	mov.w	ip, #10
 8009834:	4621      	mov	r1, r4
 8009836:	f811 3b01 	ldrb.w	r3, [r1], #1
 800983a:	3b30      	subs	r3, #48	@ 0x30
 800983c:	2b09      	cmp	r3, #9
 800983e:	d94b      	bls.n	80098d8 <_svfiprintf_r+0x17c>
 8009840:	b1b0      	cbz	r0, 8009870 <_svfiprintf_r+0x114>
 8009842:	9207      	str	r2, [sp, #28]
 8009844:	e014      	b.n	8009870 <_svfiprintf_r+0x114>
 8009846:	eba0 0308 	sub.w	r3, r0, r8
 800984a:	fa09 f303 	lsl.w	r3, r9, r3
 800984e:	4313      	orrs	r3, r2
 8009850:	9304      	str	r3, [sp, #16]
 8009852:	46a2      	mov	sl, r4
 8009854:	e7d2      	b.n	80097fc <_svfiprintf_r+0xa0>
 8009856:	9b03      	ldr	r3, [sp, #12]
 8009858:	1d19      	adds	r1, r3, #4
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	9103      	str	r1, [sp, #12]
 800985e:	2b00      	cmp	r3, #0
 8009860:	bfbb      	ittet	lt
 8009862:	425b      	neglt	r3, r3
 8009864:	f042 0202 	orrlt.w	r2, r2, #2
 8009868:	9307      	strge	r3, [sp, #28]
 800986a:	9307      	strlt	r3, [sp, #28]
 800986c:	bfb8      	it	lt
 800986e:	9204      	strlt	r2, [sp, #16]
 8009870:	7823      	ldrb	r3, [r4, #0]
 8009872:	2b2e      	cmp	r3, #46	@ 0x2e
 8009874:	d10a      	bne.n	800988c <_svfiprintf_r+0x130>
 8009876:	7863      	ldrb	r3, [r4, #1]
 8009878:	2b2a      	cmp	r3, #42	@ 0x2a
 800987a:	d132      	bne.n	80098e2 <_svfiprintf_r+0x186>
 800987c:	9b03      	ldr	r3, [sp, #12]
 800987e:	1d1a      	adds	r2, r3, #4
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	9203      	str	r2, [sp, #12]
 8009884:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009888:	3402      	adds	r4, #2
 800988a:	9305      	str	r3, [sp, #20]
 800988c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009950 <_svfiprintf_r+0x1f4>
 8009890:	7821      	ldrb	r1, [r4, #0]
 8009892:	2203      	movs	r2, #3
 8009894:	4650      	mov	r0, sl
 8009896:	f7f6 fca3 	bl	80001e0 <memchr>
 800989a:	b138      	cbz	r0, 80098ac <_svfiprintf_r+0x150>
 800989c:	9b04      	ldr	r3, [sp, #16]
 800989e:	eba0 000a 	sub.w	r0, r0, sl
 80098a2:	2240      	movs	r2, #64	@ 0x40
 80098a4:	4082      	lsls	r2, r0
 80098a6:	4313      	orrs	r3, r2
 80098a8:	3401      	adds	r4, #1
 80098aa:	9304      	str	r3, [sp, #16]
 80098ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098b0:	4824      	ldr	r0, [pc, #144]	@ (8009944 <_svfiprintf_r+0x1e8>)
 80098b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098b6:	2206      	movs	r2, #6
 80098b8:	f7f6 fc92 	bl	80001e0 <memchr>
 80098bc:	2800      	cmp	r0, #0
 80098be:	d036      	beq.n	800992e <_svfiprintf_r+0x1d2>
 80098c0:	4b21      	ldr	r3, [pc, #132]	@ (8009948 <_svfiprintf_r+0x1ec>)
 80098c2:	bb1b      	cbnz	r3, 800990c <_svfiprintf_r+0x1b0>
 80098c4:	9b03      	ldr	r3, [sp, #12]
 80098c6:	3307      	adds	r3, #7
 80098c8:	f023 0307 	bic.w	r3, r3, #7
 80098cc:	3308      	adds	r3, #8
 80098ce:	9303      	str	r3, [sp, #12]
 80098d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d2:	4433      	add	r3, r6
 80098d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80098d6:	e76a      	b.n	80097ae <_svfiprintf_r+0x52>
 80098d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80098dc:	460c      	mov	r4, r1
 80098de:	2001      	movs	r0, #1
 80098e0:	e7a8      	b.n	8009834 <_svfiprintf_r+0xd8>
 80098e2:	2300      	movs	r3, #0
 80098e4:	3401      	adds	r4, #1
 80098e6:	9305      	str	r3, [sp, #20]
 80098e8:	4619      	mov	r1, r3
 80098ea:	f04f 0c0a 	mov.w	ip, #10
 80098ee:	4620      	mov	r0, r4
 80098f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098f4:	3a30      	subs	r2, #48	@ 0x30
 80098f6:	2a09      	cmp	r2, #9
 80098f8:	d903      	bls.n	8009902 <_svfiprintf_r+0x1a6>
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d0c6      	beq.n	800988c <_svfiprintf_r+0x130>
 80098fe:	9105      	str	r1, [sp, #20]
 8009900:	e7c4      	b.n	800988c <_svfiprintf_r+0x130>
 8009902:	fb0c 2101 	mla	r1, ip, r1, r2
 8009906:	4604      	mov	r4, r0
 8009908:	2301      	movs	r3, #1
 800990a:	e7f0      	b.n	80098ee <_svfiprintf_r+0x192>
 800990c:	ab03      	add	r3, sp, #12
 800990e:	9300      	str	r3, [sp, #0]
 8009910:	462a      	mov	r2, r5
 8009912:	4b0e      	ldr	r3, [pc, #56]	@ (800994c <_svfiprintf_r+0x1f0>)
 8009914:	a904      	add	r1, sp, #16
 8009916:	4638      	mov	r0, r7
 8009918:	f7fc fc96 	bl	8006248 <_printf_float>
 800991c:	1c42      	adds	r2, r0, #1
 800991e:	4606      	mov	r6, r0
 8009920:	d1d6      	bne.n	80098d0 <_svfiprintf_r+0x174>
 8009922:	89ab      	ldrh	r3, [r5, #12]
 8009924:	065b      	lsls	r3, r3, #25
 8009926:	f53f af2d 	bmi.w	8009784 <_svfiprintf_r+0x28>
 800992a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800992c:	e72c      	b.n	8009788 <_svfiprintf_r+0x2c>
 800992e:	ab03      	add	r3, sp, #12
 8009930:	9300      	str	r3, [sp, #0]
 8009932:	462a      	mov	r2, r5
 8009934:	4b05      	ldr	r3, [pc, #20]	@ (800994c <_svfiprintf_r+0x1f0>)
 8009936:	a904      	add	r1, sp, #16
 8009938:	4638      	mov	r0, r7
 800993a:	f7fc ff1d 	bl	8006778 <_printf_i>
 800993e:	e7ed      	b.n	800991c <_svfiprintf_r+0x1c0>
 8009940:	0800a9ed 	.word	0x0800a9ed
 8009944:	0800a9f7 	.word	0x0800a9f7
 8009948:	08006249 	.word	0x08006249
 800994c:	080096a5 	.word	0x080096a5
 8009950:	0800a9f3 	.word	0x0800a9f3

08009954 <__sflush_r>:
 8009954:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800995c:	0716      	lsls	r6, r2, #28
 800995e:	4605      	mov	r5, r0
 8009960:	460c      	mov	r4, r1
 8009962:	d454      	bmi.n	8009a0e <__sflush_r+0xba>
 8009964:	684b      	ldr	r3, [r1, #4]
 8009966:	2b00      	cmp	r3, #0
 8009968:	dc02      	bgt.n	8009970 <__sflush_r+0x1c>
 800996a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800996c:	2b00      	cmp	r3, #0
 800996e:	dd48      	ble.n	8009a02 <__sflush_r+0xae>
 8009970:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009972:	2e00      	cmp	r6, #0
 8009974:	d045      	beq.n	8009a02 <__sflush_r+0xae>
 8009976:	2300      	movs	r3, #0
 8009978:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800997c:	682f      	ldr	r7, [r5, #0]
 800997e:	6a21      	ldr	r1, [r4, #32]
 8009980:	602b      	str	r3, [r5, #0]
 8009982:	d030      	beq.n	80099e6 <__sflush_r+0x92>
 8009984:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009986:	89a3      	ldrh	r3, [r4, #12]
 8009988:	0759      	lsls	r1, r3, #29
 800998a:	d505      	bpl.n	8009998 <__sflush_r+0x44>
 800998c:	6863      	ldr	r3, [r4, #4]
 800998e:	1ad2      	subs	r2, r2, r3
 8009990:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009992:	b10b      	cbz	r3, 8009998 <__sflush_r+0x44>
 8009994:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009996:	1ad2      	subs	r2, r2, r3
 8009998:	2300      	movs	r3, #0
 800999a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800999c:	6a21      	ldr	r1, [r4, #32]
 800999e:	4628      	mov	r0, r5
 80099a0:	47b0      	blx	r6
 80099a2:	1c43      	adds	r3, r0, #1
 80099a4:	89a3      	ldrh	r3, [r4, #12]
 80099a6:	d106      	bne.n	80099b6 <__sflush_r+0x62>
 80099a8:	6829      	ldr	r1, [r5, #0]
 80099aa:	291d      	cmp	r1, #29
 80099ac:	d82b      	bhi.n	8009a06 <__sflush_r+0xb2>
 80099ae:	4a2a      	ldr	r2, [pc, #168]	@ (8009a58 <__sflush_r+0x104>)
 80099b0:	40ca      	lsrs	r2, r1
 80099b2:	07d6      	lsls	r6, r2, #31
 80099b4:	d527      	bpl.n	8009a06 <__sflush_r+0xb2>
 80099b6:	2200      	movs	r2, #0
 80099b8:	6062      	str	r2, [r4, #4]
 80099ba:	04d9      	lsls	r1, r3, #19
 80099bc:	6922      	ldr	r2, [r4, #16]
 80099be:	6022      	str	r2, [r4, #0]
 80099c0:	d504      	bpl.n	80099cc <__sflush_r+0x78>
 80099c2:	1c42      	adds	r2, r0, #1
 80099c4:	d101      	bne.n	80099ca <__sflush_r+0x76>
 80099c6:	682b      	ldr	r3, [r5, #0]
 80099c8:	b903      	cbnz	r3, 80099cc <__sflush_r+0x78>
 80099ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80099cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099ce:	602f      	str	r7, [r5, #0]
 80099d0:	b1b9      	cbz	r1, 8009a02 <__sflush_r+0xae>
 80099d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099d6:	4299      	cmp	r1, r3
 80099d8:	d002      	beq.n	80099e0 <__sflush_r+0x8c>
 80099da:	4628      	mov	r0, r5
 80099dc:	f7fe fa34 	bl	8007e48 <_free_r>
 80099e0:	2300      	movs	r3, #0
 80099e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80099e4:	e00d      	b.n	8009a02 <__sflush_r+0xae>
 80099e6:	2301      	movs	r3, #1
 80099e8:	4628      	mov	r0, r5
 80099ea:	47b0      	blx	r6
 80099ec:	4602      	mov	r2, r0
 80099ee:	1c50      	adds	r0, r2, #1
 80099f0:	d1c9      	bne.n	8009986 <__sflush_r+0x32>
 80099f2:	682b      	ldr	r3, [r5, #0]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d0c6      	beq.n	8009986 <__sflush_r+0x32>
 80099f8:	2b1d      	cmp	r3, #29
 80099fa:	d001      	beq.n	8009a00 <__sflush_r+0xac>
 80099fc:	2b16      	cmp	r3, #22
 80099fe:	d11e      	bne.n	8009a3e <__sflush_r+0xea>
 8009a00:	602f      	str	r7, [r5, #0]
 8009a02:	2000      	movs	r0, #0
 8009a04:	e022      	b.n	8009a4c <__sflush_r+0xf8>
 8009a06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a0a:	b21b      	sxth	r3, r3
 8009a0c:	e01b      	b.n	8009a46 <__sflush_r+0xf2>
 8009a0e:	690f      	ldr	r7, [r1, #16]
 8009a10:	2f00      	cmp	r7, #0
 8009a12:	d0f6      	beq.n	8009a02 <__sflush_r+0xae>
 8009a14:	0793      	lsls	r3, r2, #30
 8009a16:	680e      	ldr	r6, [r1, #0]
 8009a18:	bf08      	it	eq
 8009a1a:	694b      	ldreq	r3, [r1, #20]
 8009a1c:	600f      	str	r7, [r1, #0]
 8009a1e:	bf18      	it	ne
 8009a20:	2300      	movne	r3, #0
 8009a22:	eba6 0807 	sub.w	r8, r6, r7
 8009a26:	608b      	str	r3, [r1, #8]
 8009a28:	f1b8 0f00 	cmp.w	r8, #0
 8009a2c:	dde9      	ble.n	8009a02 <__sflush_r+0xae>
 8009a2e:	6a21      	ldr	r1, [r4, #32]
 8009a30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009a32:	4643      	mov	r3, r8
 8009a34:	463a      	mov	r2, r7
 8009a36:	4628      	mov	r0, r5
 8009a38:	47b0      	blx	r6
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	dc08      	bgt.n	8009a50 <__sflush_r+0xfc>
 8009a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a46:	81a3      	strh	r3, [r4, #12]
 8009a48:	f04f 30ff 	mov.w	r0, #4294967295
 8009a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a50:	4407      	add	r7, r0
 8009a52:	eba8 0800 	sub.w	r8, r8, r0
 8009a56:	e7e7      	b.n	8009a28 <__sflush_r+0xd4>
 8009a58:	20400001 	.word	0x20400001

08009a5c <_fflush_r>:
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	690b      	ldr	r3, [r1, #16]
 8009a60:	4605      	mov	r5, r0
 8009a62:	460c      	mov	r4, r1
 8009a64:	b913      	cbnz	r3, 8009a6c <_fflush_r+0x10>
 8009a66:	2500      	movs	r5, #0
 8009a68:	4628      	mov	r0, r5
 8009a6a:	bd38      	pop	{r3, r4, r5, pc}
 8009a6c:	b118      	cbz	r0, 8009a76 <_fflush_r+0x1a>
 8009a6e:	6a03      	ldr	r3, [r0, #32]
 8009a70:	b90b      	cbnz	r3, 8009a76 <_fflush_r+0x1a>
 8009a72:	f7fd fa39 	bl	8006ee8 <__sinit>
 8009a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d0f3      	beq.n	8009a66 <_fflush_r+0xa>
 8009a7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009a80:	07d0      	lsls	r0, r2, #31
 8009a82:	d404      	bmi.n	8009a8e <_fflush_r+0x32>
 8009a84:	0599      	lsls	r1, r3, #22
 8009a86:	d402      	bmi.n	8009a8e <_fflush_r+0x32>
 8009a88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a8a:	f7fd fb7c 	bl	8007186 <__retarget_lock_acquire_recursive>
 8009a8e:	4628      	mov	r0, r5
 8009a90:	4621      	mov	r1, r4
 8009a92:	f7ff ff5f 	bl	8009954 <__sflush_r>
 8009a96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a98:	07da      	lsls	r2, r3, #31
 8009a9a:	4605      	mov	r5, r0
 8009a9c:	d4e4      	bmi.n	8009a68 <_fflush_r+0xc>
 8009a9e:	89a3      	ldrh	r3, [r4, #12]
 8009aa0:	059b      	lsls	r3, r3, #22
 8009aa2:	d4e1      	bmi.n	8009a68 <_fflush_r+0xc>
 8009aa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009aa6:	f7fd fb6f 	bl	8007188 <__retarget_lock_release_recursive>
 8009aaa:	e7dd      	b.n	8009a68 <_fflush_r+0xc>

08009aac <memmove>:
 8009aac:	4288      	cmp	r0, r1
 8009aae:	b510      	push	{r4, lr}
 8009ab0:	eb01 0402 	add.w	r4, r1, r2
 8009ab4:	d902      	bls.n	8009abc <memmove+0x10>
 8009ab6:	4284      	cmp	r4, r0
 8009ab8:	4623      	mov	r3, r4
 8009aba:	d807      	bhi.n	8009acc <memmove+0x20>
 8009abc:	1e43      	subs	r3, r0, #1
 8009abe:	42a1      	cmp	r1, r4
 8009ac0:	d008      	beq.n	8009ad4 <memmove+0x28>
 8009ac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ac6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009aca:	e7f8      	b.n	8009abe <memmove+0x12>
 8009acc:	4402      	add	r2, r0
 8009ace:	4601      	mov	r1, r0
 8009ad0:	428a      	cmp	r2, r1
 8009ad2:	d100      	bne.n	8009ad6 <memmove+0x2a>
 8009ad4:	bd10      	pop	{r4, pc}
 8009ad6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ada:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ade:	e7f7      	b.n	8009ad0 <memmove+0x24>

08009ae0 <strncmp>:
 8009ae0:	b510      	push	{r4, lr}
 8009ae2:	b16a      	cbz	r2, 8009b00 <strncmp+0x20>
 8009ae4:	3901      	subs	r1, #1
 8009ae6:	1884      	adds	r4, r0, r2
 8009ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009aec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d103      	bne.n	8009afc <strncmp+0x1c>
 8009af4:	42a0      	cmp	r0, r4
 8009af6:	d001      	beq.n	8009afc <strncmp+0x1c>
 8009af8:	2a00      	cmp	r2, #0
 8009afa:	d1f5      	bne.n	8009ae8 <strncmp+0x8>
 8009afc:	1ad0      	subs	r0, r2, r3
 8009afe:	bd10      	pop	{r4, pc}
 8009b00:	4610      	mov	r0, r2
 8009b02:	e7fc      	b.n	8009afe <strncmp+0x1e>

08009b04 <_sbrk_r>:
 8009b04:	b538      	push	{r3, r4, r5, lr}
 8009b06:	4d06      	ldr	r5, [pc, #24]	@ (8009b20 <_sbrk_r+0x1c>)
 8009b08:	2300      	movs	r3, #0
 8009b0a:	4604      	mov	r4, r0
 8009b0c:	4608      	mov	r0, r1
 8009b0e:	602b      	str	r3, [r5, #0]
 8009b10:	f7f8 fe4a 	bl	80027a8 <_sbrk>
 8009b14:	1c43      	adds	r3, r0, #1
 8009b16:	d102      	bne.n	8009b1e <_sbrk_r+0x1a>
 8009b18:	682b      	ldr	r3, [r5, #0]
 8009b1a:	b103      	cbz	r3, 8009b1e <_sbrk_r+0x1a>
 8009b1c:	6023      	str	r3, [r4, #0]
 8009b1e:	bd38      	pop	{r3, r4, r5, pc}
 8009b20:	200005c4 	.word	0x200005c4

08009b24 <memcpy>:
 8009b24:	440a      	add	r2, r1
 8009b26:	4291      	cmp	r1, r2
 8009b28:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b2c:	d100      	bne.n	8009b30 <memcpy+0xc>
 8009b2e:	4770      	bx	lr
 8009b30:	b510      	push	{r4, lr}
 8009b32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b3a:	4291      	cmp	r1, r2
 8009b3c:	d1f9      	bne.n	8009b32 <memcpy+0xe>
 8009b3e:	bd10      	pop	{r4, pc}

08009b40 <nan>:
 8009b40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009b48 <nan+0x8>
 8009b44:	4770      	bx	lr
 8009b46:	bf00      	nop
 8009b48:	00000000 	.word	0x00000000
 8009b4c:	7ff80000 	.word	0x7ff80000

08009b50 <__assert_func>:
 8009b50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b52:	4614      	mov	r4, r2
 8009b54:	461a      	mov	r2, r3
 8009b56:	4b09      	ldr	r3, [pc, #36]	@ (8009b7c <__assert_func+0x2c>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4605      	mov	r5, r0
 8009b5c:	68d8      	ldr	r0, [r3, #12]
 8009b5e:	b14c      	cbz	r4, 8009b74 <__assert_func+0x24>
 8009b60:	4b07      	ldr	r3, [pc, #28]	@ (8009b80 <__assert_func+0x30>)
 8009b62:	9100      	str	r1, [sp, #0]
 8009b64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b68:	4906      	ldr	r1, [pc, #24]	@ (8009b84 <__assert_func+0x34>)
 8009b6a:	462b      	mov	r3, r5
 8009b6c:	f000 fba8 	bl	800a2c0 <fiprintf>
 8009b70:	f000 fbb8 	bl	800a2e4 <abort>
 8009b74:	4b04      	ldr	r3, [pc, #16]	@ (8009b88 <__assert_func+0x38>)
 8009b76:	461c      	mov	r4, r3
 8009b78:	e7f3      	b.n	8009b62 <__assert_func+0x12>
 8009b7a:	bf00      	nop
 8009b7c:	20000024 	.word	0x20000024
 8009b80:	0800aa06 	.word	0x0800aa06
 8009b84:	0800aa13 	.word	0x0800aa13
 8009b88:	0800aa41 	.word	0x0800aa41

08009b8c <_calloc_r>:
 8009b8c:	b570      	push	{r4, r5, r6, lr}
 8009b8e:	fba1 5402 	umull	r5, r4, r1, r2
 8009b92:	b934      	cbnz	r4, 8009ba2 <_calloc_r+0x16>
 8009b94:	4629      	mov	r1, r5
 8009b96:	f7fe f9cb 	bl	8007f30 <_malloc_r>
 8009b9a:	4606      	mov	r6, r0
 8009b9c:	b928      	cbnz	r0, 8009baa <_calloc_r+0x1e>
 8009b9e:	4630      	mov	r0, r6
 8009ba0:	bd70      	pop	{r4, r5, r6, pc}
 8009ba2:	220c      	movs	r2, #12
 8009ba4:	6002      	str	r2, [r0, #0]
 8009ba6:	2600      	movs	r6, #0
 8009ba8:	e7f9      	b.n	8009b9e <_calloc_r+0x12>
 8009baa:	462a      	mov	r2, r5
 8009bac:	4621      	mov	r1, r4
 8009bae:	f7fd fa6c 	bl	800708a <memset>
 8009bb2:	e7f4      	b.n	8009b9e <_calloc_r+0x12>

08009bb4 <rshift>:
 8009bb4:	6903      	ldr	r3, [r0, #16]
 8009bb6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009bba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009bbe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009bc2:	f100 0414 	add.w	r4, r0, #20
 8009bc6:	dd45      	ble.n	8009c54 <rshift+0xa0>
 8009bc8:	f011 011f 	ands.w	r1, r1, #31
 8009bcc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009bd0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009bd4:	d10c      	bne.n	8009bf0 <rshift+0x3c>
 8009bd6:	f100 0710 	add.w	r7, r0, #16
 8009bda:	4629      	mov	r1, r5
 8009bdc:	42b1      	cmp	r1, r6
 8009bde:	d334      	bcc.n	8009c4a <rshift+0x96>
 8009be0:	1a9b      	subs	r3, r3, r2
 8009be2:	009b      	lsls	r3, r3, #2
 8009be4:	1eea      	subs	r2, r5, #3
 8009be6:	4296      	cmp	r6, r2
 8009be8:	bf38      	it	cc
 8009bea:	2300      	movcc	r3, #0
 8009bec:	4423      	add	r3, r4
 8009bee:	e015      	b.n	8009c1c <rshift+0x68>
 8009bf0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009bf4:	f1c1 0820 	rsb	r8, r1, #32
 8009bf8:	40cf      	lsrs	r7, r1
 8009bfa:	f105 0e04 	add.w	lr, r5, #4
 8009bfe:	46a1      	mov	r9, r4
 8009c00:	4576      	cmp	r6, lr
 8009c02:	46f4      	mov	ip, lr
 8009c04:	d815      	bhi.n	8009c32 <rshift+0x7e>
 8009c06:	1a9a      	subs	r2, r3, r2
 8009c08:	0092      	lsls	r2, r2, #2
 8009c0a:	3a04      	subs	r2, #4
 8009c0c:	3501      	adds	r5, #1
 8009c0e:	42ae      	cmp	r6, r5
 8009c10:	bf38      	it	cc
 8009c12:	2200      	movcc	r2, #0
 8009c14:	18a3      	adds	r3, r4, r2
 8009c16:	50a7      	str	r7, [r4, r2]
 8009c18:	b107      	cbz	r7, 8009c1c <rshift+0x68>
 8009c1a:	3304      	adds	r3, #4
 8009c1c:	1b1a      	subs	r2, r3, r4
 8009c1e:	42a3      	cmp	r3, r4
 8009c20:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009c24:	bf08      	it	eq
 8009c26:	2300      	moveq	r3, #0
 8009c28:	6102      	str	r2, [r0, #16]
 8009c2a:	bf08      	it	eq
 8009c2c:	6143      	streq	r3, [r0, #20]
 8009c2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c32:	f8dc c000 	ldr.w	ip, [ip]
 8009c36:	fa0c fc08 	lsl.w	ip, ip, r8
 8009c3a:	ea4c 0707 	orr.w	r7, ip, r7
 8009c3e:	f849 7b04 	str.w	r7, [r9], #4
 8009c42:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009c46:	40cf      	lsrs	r7, r1
 8009c48:	e7da      	b.n	8009c00 <rshift+0x4c>
 8009c4a:	f851 cb04 	ldr.w	ip, [r1], #4
 8009c4e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009c52:	e7c3      	b.n	8009bdc <rshift+0x28>
 8009c54:	4623      	mov	r3, r4
 8009c56:	e7e1      	b.n	8009c1c <rshift+0x68>

08009c58 <__hexdig_fun>:
 8009c58:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009c5c:	2b09      	cmp	r3, #9
 8009c5e:	d802      	bhi.n	8009c66 <__hexdig_fun+0xe>
 8009c60:	3820      	subs	r0, #32
 8009c62:	b2c0      	uxtb	r0, r0
 8009c64:	4770      	bx	lr
 8009c66:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009c6a:	2b05      	cmp	r3, #5
 8009c6c:	d801      	bhi.n	8009c72 <__hexdig_fun+0x1a>
 8009c6e:	3847      	subs	r0, #71	@ 0x47
 8009c70:	e7f7      	b.n	8009c62 <__hexdig_fun+0xa>
 8009c72:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009c76:	2b05      	cmp	r3, #5
 8009c78:	d801      	bhi.n	8009c7e <__hexdig_fun+0x26>
 8009c7a:	3827      	subs	r0, #39	@ 0x27
 8009c7c:	e7f1      	b.n	8009c62 <__hexdig_fun+0xa>
 8009c7e:	2000      	movs	r0, #0
 8009c80:	4770      	bx	lr
	...

08009c84 <__gethex>:
 8009c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c88:	b085      	sub	sp, #20
 8009c8a:	468a      	mov	sl, r1
 8009c8c:	9302      	str	r3, [sp, #8]
 8009c8e:	680b      	ldr	r3, [r1, #0]
 8009c90:	9001      	str	r0, [sp, #4]
 8009c92:	4690      	mov	r8, r2
 8009c94:	1c9c      	adds	r4, r3, #2
 8009c96:	46a1      	mov	r9, r4
 8009c98:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009c9c:	2830      	cmp	r0, #48	@ 0x30
 8009c9e:	d0fa      	beq.n	8009c96 <__gethex+0x12>
 8009ca0:	eba9 0303 	sub.w	r3, r9, r3
 8009ca4:	f1a3 0b02 	sub.w	fp, r3, #2
 8009ca8:	f7ff ffd6 	bl	8009c58 <__hexdig_fun>
 8009cac:	4605      	mov	r5, r0
 8009cae:	2800      	cmp	r0, #0
 8009cb0:	d168      	bne.n	8009d84 <__gethex+0x100>
 8009cb2:	49a0      	ldr	r1, [pc, #640]	@ (8009f34 <__gethex+0x2b0>)
 8009cb4:	2201      	movs	r2, #1
 8009cb6:	4648      	mov	r0, r9
 8009cb8:	f7ff ff12 	bl	8009ae0 <strncmp>
 8009cbc:	4607      	mov	r7, r0
 8009cbe:	2800      	cmp	r0, #0
 8009cc0:	d167      	bne.n	8009d92 <__gethex+0x10e>
 8009cc2:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009cc6:	4626      	mov	r6, r4
 8009cc8:	f7ff ffc6 	bl	8009c58 <__hexdig_fun>
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	d062      	beq.n	8009d96 <__gethex+0x112>
 8009cd0:	4623      	mov	r3, r4
 8009cd2:	7818      	ldrb	r0, [r3, #0]
 8009cd4:	2830      	cmp	r0, #48	@ 0x30
 8009cd6:	4699      	mov	r9, r3
 8009cd8:	f103 0301 	add.w	r3, r3, #1
 8009cdc:	d0f9      	beq.n	8009cd2 <__gethex+0x4e>
 8009cde:	f7ff ffbb 	bl	8009c58 <__hexdig_fun>
 8009ce2:	fab0 f580 	clz	r5, r0
 8009ce6:	096d      	lsrs	r5, r5, #5
 8009ce8:	f04f 0b01 	mov.w	fp, #1
 8009cec:	464a      	mov	r2, r9
 8009cee:	4616      	mov	r6, r2
 8009cf0:	3201      	adds	r2, #1
 8009cf2:	7830      	ldrb	r0, [r6, #0]
 8009cf4:	f7ff ffb0 	bl	8009c58 <__hexdig_fun>
 8009cf8:	2800      	cmp	r0, #0
 8009cfa:	d1f8      	bne.n	8009cee <__gethex+0x6a>
 8009cfc:	498d      	ldr	r1, [pc, #564]	@ (8009f34 <__gethex+0x2b0>)
 8009cfe:	2201      	movs	r2, #1
 8009d00:	4630      	mov	r0, r6
 8009d02:	f7ff feed 	bl	8009ae0 <strncmp>
 8009d06:	2800      	cmp	r0, #0
 8009d08:	d13f      	bne.n	8009d8a <__gethex+0x106>
 8009d0a:	b944      	cbnz	r4, 8009d1e <__gethex+0x9a>
 8009d0c:	1c74      	adds	r4, r6, #1
 8009d0e:	4622      	mov	r2, r4
 8009d10:	4616      	mov	r6, r2
 8009d12:	3201      	adds	r2, #1
 8009d14:	7830      	ldrb	r0, [r6, #0]
 8009d16:	f7ff ff9f 	bl	8009c58 <__hexdig_fun>
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	d1f8      	bne.n	8009d10 <__gethex+0x8c>
 8009d1e:	1ba4      	subs	r4, r4, r6
 8009d20:	00a7      	lsls	r7, r4, #2
 8009d22:	7833      	ldrb	r3, [r6, #0]
 8009d24:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009d28:	2b50      	cmp	r3, #80	@ 0x50
 8009d2a:	d13e      	bne.n	8009daa <__gethex+0x126>
 8009d2c:	7873      	ldrb	r3, [r6, #1]
 8009d2e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009d30:	d033      	beq.n	8009d9a <__gethex+0x116>
 8009d32:	2b2d      	cmp	r3, #45	@ 0x2d
 8009d34:	d034      	beq.n	8009da0 <__gethex+0x11c>
 8009d36:	1c71      	adds	r1, r6, #1
 8009d38:	2400      	movs	r4, #0
 8009d3a:	7808      	ldrb	r0, [r1, #0]
 8009d3c:	f7ff ff8c 	bl	8009c58 <__hexdig_fun>
 8009d40:	1e43      	subs	r3, r0, #1
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	2b18      	cmp	r3, #24
 8009d46:	d830      	bhi.n	8009daa <__gethex+0x126>
 8009d48:	f1a0 0210 	sub.w	r2, r0, #16
 8009d4c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009d50:	f7ff ff82 	bl	8009c58 <__hexdig_fun>
 8009d54:	f100 3cff 	add.w	ip, r0, #4294967295
 8009d58:	fa5f fc8c 	uxtb.w	ip, ip
 8009d5c:	f1bc 0f18 	cmp.w	ip, #24
 8009d60:	f04f 030a 	mov.w	r3, #10
 8009d64:	d91e      	bls.n	8009da4 <__gethex+0x120>
 8009d66:	b104      	cbz	r4, 8009d6a <__gethex+0xe6>
 8009d68:	4252      	negs	r2, r2
 8009d6a:	4417      	add	r7, r2
 8009d6c:	f8ca 1000 	str.w	r1, [sl]
 8009d70:	b1ed      	cbz	r5, 8009dae <__gethex+0x12a>
 8009d72:	f1bb 0f00 	cmp.w	fp, #0
 8009d76:	bf0c      	ite	eq
 8009d78:	2506      	moveq	r5, #6
 8009d7a:	2500      	movne	r5, #0
 8009d7c:	4628      	mov	r0, r5
 8009d7e:	b005      	add	sp, #20
 8009d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d84:	2500      	movs	r5, #0
 8009d86:	462c      	mov	r4, r5
 8009d88:	e7b0      	b.n	8009cec <__gethex+0x68>
 8009d8a:	2c00      	cmp	r4, #0
 8009d8c:	d1c7      	bne.n	8009d1e <__gethex+0x9a>
 8009d8e:	4627      	mov	r7, r4
 8009d90:	e7c7      	b.n	8009d22 <__gethex+0x9e>
 8009d92:	464e      	mov	r6, r9
 8009d94:	462f      	mov	r7, r5
 8009d96:	2501      	movs	r5, #1
 8009d98:	e7c3      	b.n	8009d22 <__gethex+0x9e>
 8009d9a:	2400      	movs	r4, #0
 8009d9c:	1cb1      	adds	r1, r6, #2
 8009d9e:	e7cc      	b.n	8009d3a <__gethex+0xb6>
 8009da0:	2401      	movs	r4, #1
 8009da2:	e7fb      	b.n	8009d9c <__gethex+0x118>
 8009da4:	fb03 0002 	mla	r0, r3, r2, r0
 8009da8:	e7ce      	b.n	8009d48 <__gethex+0xc4>
 8009daa:	4631      	mov	r1, r6
 8009dac:	e7de      	b.n	8009d6c <__gethex+0xe8>
 8009dae:	eba6 0309 	sub.w	r3, r6, r9
 8009db2:	3b01      	subs	r3, #1
 8009db4:	4629      	mov	r1, r5
 8009db6:	2b07      	cmp	r3, #7
 8009db8:	dc0a      	bgt.n	8009dd0 <__gethex+0x14c>
 8009dba:	9801      	ldr	r0, [sp, #4]
 8009dbc:	f7fe f944 	bl	8008048 <_Balloc>
 8009dc0:	4604      	mov	r4, r0
 8009dc2:	b940      	cbnz	r0, 8009dd6 <__gethex+0x152>
 8009dc4:	4b5c      	ldr	r3, [pc, #368]	@ (8009f38 <__gethex+0x2b4>)
 8009dc6:	4602      	mov	r2, r0
 8009dc8:	21e4      	movs	r1, #228	@ 0xe4
 8009dca:	485c      	ldr	r0, [pc, #368]	@ (8009f3c <__gethex+0x2b8>)
 8009dcc:	f7ff fec0 	bl	8009b50 <__assert_func>
 8009dd0:	3101      	adds	r1, #1
 8009dd2:	105b      	asrs	r3, r3, #1
 8009dd4:	e7ef      	b.n	8009db6 <__gethex+0x132>
 8009dd6:	f100 0a14 	add.w	sl, r0, #20
 8009dda:	2300      	movs	r3, #0
 8009ddc:	4655      	mov	r5, sl
 8009dde:	469b      	mov	fp, r3
 8009de0:	45b1      	cmp	r9, r6
 8009de2:	d337      	bcc.n	8009e54 <__gethex+0x1d0>
 8009de4:	f845 bb04 	str.w	fp, [r5], #4
 8009de8:	eba5 050a 	sub.w	r5, r5, sl
 8009dec:	10ad      	asrs	r5, r5, #2
 8009dee:	6125      	str	r5, [r4, #16]
 8009df0:	4658      	mov	r0, fp
 8009df2:	f7fe fa1b 	bl	800822c <__hi0bits>
 8009df6:	016d      	lsls	r5, r5, #5
 8009df8:	f8d8 6000 	ldr.w	r6, [r8]
 8009dfc:	1a2d      	subs	r5, r5, r0
 8009dfe:	42b5      	cmp	r5, r6
 8009e00:	dd54      	ble.n	8009eac <__gethex+0x228>
 8009e02:	1bad      	subs	r5, r5, r6
 8009e04:	4629      	mov	r1, r5
 8009e06:	4620      	mov	r0, r4
 8009e08:	f7fe fda7 	bl	800895a <__any_on>
 8009e0c:	4681      	mov	r9, r0
 8009e0e:	b178      	cbz	r0, 8009e30 <__gethex+0x1ac>
 8009e10:	1e6b      	subs	r3, r5, #1
 8009e12:	1159      	asrs	r1, r3, #5
 8009e14:	f003 021f 	and.w	r2, r3, #31
 8009e18:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009e1c:	f04f 0901 	mov.w	r9, #1
 8009e20:	fa09 f202 	lsl.w	r2, r9, r2
 8009e24:	420a      	tst	r2, r1
 8009e26:	d003      	beq.n	8009e30 <__gethex+0x1ac>
 8009e28:	454b      	cmp	r3, r9
 8009e2a:	dc36      	bgt.n	8009e9a <__gethex+0x216>
 8009e2c:	f04f 0902 	mov.w	r9, #2
 8009e30:	4629      	mov	r1, r5
 8009e32:	4620      	mov	r0, r4
 8009e34:	f7ff febe 	bl	8009bb4 <rshift>
 8009e38:	442f      	add	r7, r5
 8009e3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e3e:	42bb      	cmp	r3, r7
 8009e40:	da42      	bge.n	8009ec8 <__gethex+0x244>
 8009e42:	9801      	ldr	r0, [sp, #4]
 8009e44:	4621      	mov	r1, r4
 8009e46:	f7fe f93f 	bl	80080c8 <_Bfree>
 8009e4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	6013      	str	r3, [r2, #0]
 8009e50:	25a3      	movs	r5, #163	@ 0xa3
 8009e52:	e793      	b.n	8009d7c <__gethex+0xf8>
 8009e54:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009e58:	2a2e      	cmp	r2, #46	@ 0x2e
 8009e5a:	d012      	beq.n	8009e82 <__gethex+0x1fe>
 8009e5c:	2b20      	cmp	r3, #32
 8009e5e:	d104      	bne.n	8009e6a <__gethex+0x1e6>
 8009e60:	f845 bb04 	str.w	fp, [r5], #4
 8009e64:	f04f 0b00 	mov.w	fp, #0
 8009e68:	465b      	mov	r3, fp
 8009e6a:	7830      	ldrb	r0, [r6, #0]
 8009e6c:	9303      	str	r3, [sp, #12]
 8009e6e:	f7ff fef3 	bl	8009c58 <__hexdig_fun>
 8009e72:	9b03      	ldr	r3, [sp, #12]
 8009e74:	f000 000f 	and.w	r0, r0, #15
 8009e78:	4098      	lsls	r0, r3
 8009e7a:	ea4b 0b00 	orr.w	fp, fp, r0
 8009e7e:	3304      	adds	r3, #4
 8009e80:	e7ae      	b.n	8009de0 <__gethex+0x15c>
 8009e82:	45b1      	cmp	r9, r6
 8009e84:	d8ea      	bhi.n	8009e5c <__gethex+0x1d8>
 8009e86:	492b      	ldr	r1, [pc, #172]	@ (8009f34 <__gethex+0x2b0>)
 8009e88:	9303      	str	r3, [sp, #12]
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	4630      	mov	r0, r6
 8009e8e:	f7ff fe27 	bl	8009ae0 <strncmp>
 8009e92:	9b03      	ldr	r3, [sp, #12]
 8009e94:	2800      	cmp	r0, #0
 8009e96:	d1e1      	bne.n	8009e5c <__gethex+0x1d8>
 8009e98:	e7a2      	b.n	8009de0 <__gethex+0x15c>
 8009e9a:	1ea9      	subs	r1, r5, #2
 8009e9c:	4620      	mov	r0, r4
 8009e9e:	f7fe fd5c 	bl	800895a <__any_on>
 8009ea2:	2800      	cmp	r0, #0
 8009ea4:	d0c2      	beq.n	8009e2c <__gethex+0x1a8>
 8009ea6:	f04f 0903 	mov.w	r9, #3
 8009eaa:	e7c1      	b.n	8009e30 <__gethex+0x1ac>
 8009eac:	da09      	bge.n	8009ec2 <__gethex+0x23e>
 8009eae:	1b75      	subs	r5, r6, r5
 8009eb0:	4621      	mov	r1, r4
 8009eb2:	9801      	ldr	r0, [sp, #4]
 8009eb4:	462a      	mov	r2, r5
 8009eb6:	f7fe fb17 	bl	80084e8 <__lshift>
 8009eba:	1b7f      	subs	r7, r7, r5
 8009ebc:	4604      	mov	r4, r0
 8009ebe:	f100 0a14 	add.w	sl, r0, #20
 8009ec2:	f04f 0900 	mov.w	r9, #0
 8009ec6:	e7b8      	b.n	8009e3a <__gethex+0x1b6>
 8009ec8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009ecc:	42bd      	cmp	r5, r7
 8009ece:	dd6f      	ble.n	8009fb0 <__gethex+0x32c>
 8009ed0:	1bed      	subs	r5, r5, r7
 8009ed2:	42ae      	cmp	r6, r5
 8009ed4:	dc34      	bgt.n	8009f40 <__gethex+0x2bc>
 8009ed6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009eda:	2b02      	cmp	r3, #2
 8009edc:	d022      	beq.n	8009f24 <__gethex+0x2a0>
 8009ede:	2b03      	cmp	r3, #3
 8009ee0:	d024      	beq.n	8009f2c <__gethex+0x2a8>
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d115      	bne.n	8009f12 <__gethex+0x28e>
 8009ee6:	42ae      	cmp	r6, r5
 8009ee8:	d113      	bne.n	8009f12 <__gethex+0x28e>
 8009eea:	2e01      	cmp	r6, #1
 8009eec:	d10b      	bne.n	8009f06 <__gethex+0x282>
 8009eee:	9a02      	ldr	r2, [sp, #8]
 8009ef0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009ef4:	6013      	str	r3, [r2, #0]
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	6123      	str	r3, [r4, #16]
 8009efa:	f8ca 3000 	str.w	r3, [sl]
 8009efe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f00:	2562      	movs	r5, #98	@ 0x62
 8009f02:	601c      	str	r4, [r3, #0]
 8009f04:	e73a      	b.n	8009d7c <__gethex+0xf8>
 8009f06:	1e71      	subs	r1, r6, #1
 8009f08:	4620      	mov	r0, r4
 8009f0a:	f7fe fd26 	bl	800895a <__any_on>
 8009f0e:	2800      	cmp	r0, #0
 8009f10:	d1ed      	bne.n	8009eee <__gethex+0x26a>
 8009f12:	9801      	ldr	r0, [sp, #4]
 8009f14:	4621      	mov	r1, r4
 8009f16:	f7fe f8d7 	bl	80080c8 <_Bfree>
 8009f1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	6013      	str	r3, [r2, #0]
 8009f20:	2550      	movs	r5, #80	@ 0x50
 8009f22:	e72b      	b.n	8009d7c <__gethex+0xf8>
 8009f24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d1f3      	bne.n	8009f12 <__gethex+0x28e>
 8009f2a:	e7e0      	b.n	8009eee <__gethex+0x26a>
 8009f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d1dd      	bne.n	8009eee <__gethex+0x26a>
 8009f32:	e7ee      	b.n	8009f12 <__gethex+0x28e>
 8009f34:	0800a9eb 	.word	0x0800a9eb
 8009f38:	0800a981 	.word	0x0800a981
 8009f3c:	0800aa42 	.word	0x0800aa42
 8009f40:	1e6f      	subs	r7, r5, #1
 8009f42:	f1b9 0f00 	cmp.w	r9, #0
 8009f46:	d130      	bne.n	8009faa <__gethex+0x326>
 8009f48:	b127      	cbz	r7, 8009f54 <__gethex+0x2d0>
 8009f4a:	4639      	mov	r1, r7
 8009f4c:	4620      	mov	r0, r4
 8009f4e:	f7fe fd04 	bl	800895a <__any_on>
 8009f52:	4681      	mov	r9, r0
 8009f54:	117a      	asrs	r2, r7, #5
 8009f56:	2301      	movs	r3, #1
 8009f58:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009f5c:	f007 071f 	and.w	r7, r7, #31
 8009f60:	40bb      	lsls	r3, r7
 8009f62:	4213      	tst	r3, r2
 8009f64:	4629      	mov	r1, r5
 8009f66:	4620      	mov	r0, r4
 8009f68:	bf18      	it	ne
 8009f6a:	f049 0902 	orrne.w	r9, r9, #2
 8009f6e:	f7ff fe21 	bl	8009bb4 <rshift>
 8009f72:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009f76:	1b76      	subs	r6, r6, r5
 8009f78:	2502      	movs	r5, #2
 8009f7a:	f1b9 0f00 	cmp.w	r9, #0
 8009f7e:	d047      	beq.n	800a010 <__gethex+0x38c>
 8009f80:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f84:	2b02      	cmp	r3, #2
 8009f86:	d015      	beq.n	8009fb4 <__gethex+0x330>
 8009f88:	2b03      	cmp	r3, #3
 8009f8a:	d017      	beq.n	8009fbc <__gethex+0x338>
 8009f8c:	2b01      	cmp	r3, #1
 8009f8e:	d109      	bne.n	8009fa4 <__gethex+0x320>
 8009f90:	f019 0f02 	tst.w	r9, #2
 8009f94:	d006      	beq.n	8009fa4 <__gethex+0x320>
 8009f96:	f8da 3000 	ldr.w	r3, [sl]
 8009f9a:	ea49 0903 	orr.w	r9, r9, r3
 8009f9e:	f019 0f01 	tst.w	r9, #1
 8009fa2:	d10e      	bne.n	8009fc2 <__gethex+0x33e>
 8009fa4:	f045 0510 	orr.w	r5, r5, #16
 8009fa8:	e032      	b.n	800a010 <__gethex+0x38c>
 8009faa:	f04f 0901 	mov.w	r9, #1
 8009fae:	e7d1      	b.n	8009f54 <__gethex+0x2d0>
 8009fb0:	2501      	movs	r5, #1
 8009fb2:	e7e2      	b.n	8009f7a <__gethex+0x2f6>
 8009fb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fb6:	f1c3 0301 	rsb	r3, r3, #1
 8009fba:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009fbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d0f0      	beq.n	8009fa4 <__gethex+0x320>
 8009fc2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009fc6:	f104 0314 	add.w	r3, r4, #20
 8009fca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009fce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009fd2:	f04f 0c00 	mov.w	ip, #0
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fdc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009fe0:	d01b      	beq.n	800a01a <__gethex+0x396>
 8009fe2:	3201      	adds	r2, #1
 8009fe4:	6002      	str	r2, [r0, #0]
 8009fe6:	2d02      	cmp	r5, #2
 8009fe8:	f104 0314 	add.w	r3, r4, #20
 8009fec:	d13c      	bne.n	800a068 <__gethex+0x3e4>
 8009fee:	f8d8 2000 	ldr.w	r2, [r8]
 8009ff2:	3a01      	subs	r2, #1
 8009ff4:	42b2      	cmp	r2, r6
 8009ff6:	d109      	bne.n	800a00c <__gethex+0x388>
 8009ff8:	1171      	asrs	r1, r6, #5
 8009ffa:	2201      	movs	r2, #1
 8009ffc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a000:	f006 061f 	and.w	r6, r6, #31
 800a004:	fa02 f606 	lsl.w	r6, r2, r6
 800a008:	421e      	tst	r6, r3
 800a00a:	d13a      	bne.n	800a082 <__gethex+0x3fe>
 800a00c:	f045 0520 	orr.w	r5, r5, #32
 800a010:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a012:	601c      	str	r4, [r3, #0]
 800a014:	9b02      	ldr	r3, [sp, #8]
 800a016:	601f      	str	r7, [r3, #0]
 800a018:	e6b0      	b.n	8009d7c <__gethex+0xf8>
 800a01a:	4299      	cmp	r1, r3
 800a01c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a020:	d8d9      	bhi.n	8009fd6 <__gethex+0x352>
 800a022:	68a3      	ldr	r3, [r4, #8]
 800a024:	459b      	cmp	fp, r3
 800a026:	db17      	blt.n	800a058 <__gethex+0x3d4>
 800a028:	6861      	ldr	r1, [r4, #4]
 800a02a:	9801      	ldr	r0, [sp, #4]
 800a02c:	3101      	adds	r1, #1
 800a02e:	f7fe f80b 	bl	8008048 <_Balloc>
 800a032:	4681      	mov	r9, r0
 800a034:	b918      	cbnz	r0, 800a03e <__gethex+0x3ba>
 800a036:	4b1a      	ldr	r3, [pc, #104]	@ (800a0a0 <__gethex+0x41c>)
 800a038:	4602      	mov	r2, r0
 800a03a:	2184      	movs	r1, #132	@ 0x84
 800a03c:	e6c5      	b.n	8009dca <__gethex+0x146>
 800a03e:	6922      	ldr	r2, [r4, #16]
 800a040:	3202      	adds	r2, #2
 800a042:	f104 010c 	add.w	r1, r4, #12
 800a046:	0092      	lsls	r2, r2, #2
 800a048:	300c      	adds	r0, #12
 800a04a:	f7ff fd6b 	bl	8009b24 <memcpy>
 800a04e:	4621      	mov	r1, r4
 800a050:	9801      	ldr	r0, [sp, #4]
 800a052:	f7fe f839 	bl	80080c8 <_Bfree>
 800a056:	464c      	mov	r4, r9
 800a058:	6923      	ldr	r3, [r4, #16]
 800a05a:	1c5a      	adds	r2, r3, #1
 800a05c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a060:	6122      	str	r2, [r4, #16]
 800a062:	2201      	movs	r2, #1
 800a064:	615a      	str	r2, [r3, #20]
 800a066:	e7be      	b.n	8009fe6 <__gethex+0x362>
 800a068:	6922      	ldr	r2, [r4, #16]
 800a06a:	455a      	cmp	r2, fp
 800a06c:	dd0b      	ble.n	800a086 <__gethex+0x402>
 800a06e:	2101      	movs	r1, #1
 800a070:	4620      	mov	r0, r4
 800a072:	f7ff fd9f 	bl	8009bb4 <rshift>
 800a076:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a07a:	3701      	adds	r7, #1
 800a07c:	42bb      	cmp	r3, r7
 800a07e:	f6ff aee0 	blt.w	8009e42 <__gethex+0x1be>
 800a082:	2501      	movs	r5, #1
 800a084:	e7c2      	b.n	800a00c <__gethex+0x388>
 800a086:	f016 061f 	ands.w	r6, r6, #31
 800a08a:	d0fa      	beq.n	800a082 <__gethex+0x3fe>
 800a08c:	4453      	add	r3, sl
 800a08e:	f1c6 0620 	rsb	r6, r6, #32
 800a092:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a096:	f7fe f8c9 	bl	800822c <__hi0bits>
 800a09a:	42b0      	cmp	r0, r6
 800a09c:	dbe7      	blt.n	800a06e <__gethex+0x3ea>
 800a09e:	e7f0      	b.n	800a082 <__gethex+0x3fe>
 800a0a0:	0800a981 	.word	0x0800a981

0800a0a4 <L_shift>:
 800a0a4:	f1c2 0208 	rsb	r2, r2, #8
 800a0a8:	0092      	lsls	r2, r2, #2
 800a0aa:	b570      	push	{r4, r5, r6, lr}
 800a0ac:	f1c2 0620 	rsb	r6, r2, #32
 800a0b0:	6843      	ldr	r3, [r0, #4]
 800a0b2:	6804      	ldr	r4, [r0, #0]
 800a0b4:	fa03 f506 	lsl.w	r5, r3, r6
 800a0b8:	432c      	orrs	r4, r5
 800a0ba:	40d3      	lsrs	r3, r2
 800a0bc:	6004      	str	r4, [r0, #0]
 800a0be:	f840 3f04 	str.w	r3, [r0, #4]!
 800a0c2:	4288      	cmp	r0, r1
 800a0c4:	d3f4      	bcc.n	800a0b0 <L_shift+0xc>
 800a0c6:	bd70      	pop	{r4, r5, r6, pc}

0800a0c8 <__match>:
 800a0c8:	b530      	push	{r4, r5, lr}
 800a0ca:	6803      	ldr	r3, [r0, #0]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0d2:	b914      	cbnz	r4, 800a0da <__match+0x12>
 800a0d4:	6003      	str	r3, [r0, #0]
 800a0d6:	2001      	movs	r0, #1
 800a0d8:	bd30      	pop	{r4, r5, pc}
 800a0da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0de:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a0e2:	2d19      	cmp	r5, #25
 800a0e4:	bf98      	it	ls
 800a0e6:	3220      	addls	r2, #32
 800a0e8:	42a2      	cmp	r2, r4
 800a0ea:	d0f0      	beq.n	800a0ce <__match+0x6>
 800a0ec:	2000      	movs	r0, #0
 800a0ee:	e7f3      	b.n	800a0d8 <__match+0x10>

0800a0f0 <__hexnan>:
 800a0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0f4:	680b      	ldr	r3, [r1, #0]
 800a0f6:	6801      	ldr	r1, [r0, #0]
 800a0f8:	115e      	asrs	r6, r3, #5
 800a0fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a0fe:	f013 031f 	ands.w	r3, r3, #31
 800a102:	b087      	sub	sp, #28
 800a104:	bf18      	it	ne
 800a106:	3604      	addne	r6, #4
 800a108:	2500      	movs	r5, #0
 800a10a:	1f37      	subs	r7, r6, #4
 800a10c:	4682      	mov	sl, r0
 800a10e:	4690      	mov	r8, r2
 800a110:	9301      	str	r3, [sp, #4]
 800a112:	f846 5c04 	str.w	r5, [r6, #-4]
 800a116:	46b9      	mov	r9, r7
 800a118:	463c      	mov	r4, r7
 800a11a:	9502      	str	r5, [sp, #8]
 800a11c:	46ab      	mov	fp, r5
 800a11e:	784a      	ldrb	r2, [r1, #1]
 800a120:	1c4b      	adds	r3, r1, #1
 800a122:	9303      	str	r3, [sp, #12]
 800a124:	b342      	cbz	r2, 800a178 <__hexnan+0x88>
 800a126:	4610      	mov	r0, r2
 800a128:	9105      	str	r1, [sp, #20]
 800a12a:	9204      	str	r2, [sp, #16]
 800a12c:	f7ff fd94 	bl	8009c58 <__hexdig_fun>
 800a130:	2800      	cmp	r0, #0
 800a132:	d151      	bne.n	800a1d8 <__hexnan+0xe8>
 800a134:	9a04      	ldr	r2, [sp, #16]
 800a136:	9905      	ldr	r1, [sp, #20]
 800a138:	2a20      	cmp	r2, #32
 800a13a:	d818      	bhi.n	800a16e <__hexnan+0x7e>
 800a13c:	9b02      	ldr	r3, [sp, #8]
 800a13e:	459b      	cmp	fp, r3
 800a140:	dd13      	ble.n	800a16a <__hexnan+0x7a>
 800a142:	454c      	cmp	r4, r9
 800a144:	d206      	bcs.n	800a154 <__hexnan+0x64>
 800a146:	2d07      	cmp	r5, #7
 800a148:	dc04      	bgt.n	800a154 <__hexnan+0x64>
 800a14a:	462a      	mov	r2, r5
 800a14c:	4649      	mov	r1, r9
 800a14e:	4620      	mov	r0, r4
 800a150:	f7ff ffa8 	bl	800a0a4 <L_shift>
 800a154:	4544      	cmp	r4, r8
 800a156:	d952      	bls.n	800a1fe <__hexnan+0x10e>
 800a158:	2300      	movs	r3, #0
 800a15a:	f1a4 0904 	sub.w	r9, r4, #4
 800a15e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a162:	f8cd b008 	str.w	fp, [sp, #8]
 800a166:	464c      	mov	r4, r9
 800a168:	461d      	mov	r5, r3
 800a16a:	9903      	ldr	r1, [sp, #12]
 800a16c:	e7d7      	b.n	800a11e <__hexnan+0x2e>
 800a16e:	2a29      	cmp	r2, #41	@ 0x29
 800a170:	d157      	bne.n	800a222 <__hexnan+0x132>
 800a172:	3102      	adds	r1, #2
 800a174:	f8ca 1000 	str.w	r1, [sl]
 800a178:	f1bb 0f00 	cmp.w	fp, #0
 800a17c:	d051      	beq.n	800a222 <__hexnan+0x132>
 800a17e:	454c      	cmp	r4, r9
 800a180:	d206      	bcs.n	800a190 <__hexnan+0xa0>
 800a182:	2d07      	cmp	r5, #7
 800a184:	dc04      	bgt.n	800a190 <__hexnan+0xa0>
 800a186:	462a      	mov	r2, r5
 800a188:	4649      	mov	r1, r9
 800a18a:	4620      	mov	r0, r4
 800a18c:	f7ff ff8a 	bl	800a0a4 <L_shift>
 800a190:	4544      	cmp	r4, r8
 800a192:	d936      	bls.n	800a202 <__hexnan+0x112>
 800a194:	f1a8 0204 	sub.w	r2, r8, #4
 800a198:	4623      	mov	r3, r4
 800a19a:	f853 1b04 	ldr.w	r1, [r3], #4
 800a19e:	f842 1f04 	str.w	r1, [r2, #4]!
 800a1a2:	429f      	cmp	r7, r3
 800a1a4:	d2f9      	bcs.n	800a19a <__hexnan+0xaa>
 800a1a6:	1b3b      	subs	r3, r7, r4
 800a1a8:	f023 0303 	bic.w	r3, r3, #3
 800a1ac:	3304      	adds	r3, #4
 800a1ae:	3401      	adds	r4, #1
 800a1b0:	3e03      	subs	r6, #3
 800a1b2:	42b4      	cmp	r4, r6
 800a1b4:	bf88      	it	hi
 800a1b6:	2304      	movhi	r3, #4
 800a1b8:	4443      	add	r3, r8
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	f843 2b04 	str.w	r2, [r3], #4
 800a1c0:	429f      	cmp	r7, r3
 800a1c2:	d2fb      	bcs.n	800a1bc <__hexnan+0xcc>
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	b91b      	cbnz	r3, 800a1d0 <__hexnan+0xe0>
 800a1c8:	4547      	cmp	r7, r8
 800a1ca:	d128      	bne.n	800a21e <__hexnan+0x12e>
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	603b      	str	r3, [r7, #0]
 800a1d0:	2005      	movs	r0, #5
 800a1d2:	b007      	add	sp, #28
 800a1d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1d8:	3501      	adds	r5, #1
 800a1da:	2d08      	cmp	r5, #8
 800a1dc:	f10b 0b01 	add.w	fp, fp, #1
 800a1e0:	dd06      	ble.n	800a1f0 <__hexnan+0x100>
 800a1e2:	4544      	cmp	r4, r8
 800a1e4:	d9c1      	bls.n	800a16a <__hexnan+0x7a>
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1ec:	2501      	movs	r5, #1
 800a1ee:	3c04      	subs	r4, #4
 800a1f0:	6822      	ldr	r2, [r4, #0]
 800a1f2:	f000 000f 	and.w	r0, r0, #15
 800a1f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a1fa:	6020      	str	r0, [r4, #0]
 800a1fc:	e7b5      	b.n	800a16a <__hexnan+0x7a>
 800a1fe:	2508      	movs	r5, #8
 800a200:	e7b3      	b.n	800a16a <__hexnan+0x7a>
 800a202:	9b01      	ldr	r3, [sp, #4]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d0dd      	beq.n	800a1c4 <__hexnan+0xd4>
 800a208:	f1c3 0320 	rsb	r3, r3, #32
 800a20c:	f04f 32ff 	mov.w	r2, #4294967295
 800a210:	40da      	lsrs	r2, r3
 800a212:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a216:	4013      	ands	r3, r2
 800a218:	f846 3c04 	str.w	r3, [r6, #-4]
 800a21c:	e7d2      	b.n	800a1c4 <__hexnan+0xd4>
 800a21e:	3f04      	subs	r7, #4
 800a220:	e7d0      	b.n	800a1c4 <__hexnan+0xd4>
 800a222:	2004      	movs	r0, #4
 800a224:	e7d5      	b.n	800a1d2 <__hexnan+0xe2>

0800a226 <__ascii_mbtowc>:
 800a226:	b082      	sub	sp, #8
 800a228:	b901      	cbnz	r1, 800a22c <__ascii_mbtowc+0x6>
 800a22a:	a901      	add	r1, sp, #4
 800a22c:	b142      	cbz	r2, 800a240 <__ascii_mbtowc+0x1a>
 800a22e:	b14b      	cbz	r3, 800a244 <__ascii_mbtowc+0x1e>
 800a230:	7813      	ldrb	r3, [r2, #0]
 800a232:	600b      	str	r3, [r1, #0]
 800a234:	7812      	ldrb	r2, [r2, #0]
 800a236:	1e10      	subs	r0, r2, #0
 800a238:	bf18      	it	ne
 800a23a:	2001      	movne	r0, #1
 800a23c:	b002      	add	sp, #8
 800a23e:	4770      	bx	lr
 800a240:	4610      	mov	r0, r2
 800a242:	e7fb      	b.n	800a23c <__ascii_mbtowc+0x16>
 800a244:	f06f 0001 	mvn.w	r0, #1
 800a248:	e7f8      	b.n	800a23c <__ascii_mbtowc+0x16>

0800a24a <_realloc_r>:
 800a24a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a24e:	4607      	mov	r7, r0
 800a250:	4614      	mov	r4, r2
 800a252:	460d      	mov	r5, r1
 800a254:	b921      	cbnz	r1, 800a260 <_realloc_r+0x16>
 800a256:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a25a:	4611      	mov	r1, r2
 800a25c:	f7fd be68 	b.w	8007f30 <_malloc_r>
 800a260:	b92a      	cbnz	r2, 800a26e <_realloc_r+0x24>
 800a262:	f7fd fdf1 	bl	8007e48 <_free_r>
 800a266:	4625      	mov	r5, r4
 800a268:	4628      	mov	r0, r5
 800a26a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a26e:	f000 f840 	bl	800a2f2 <_malloc_usable_size_r>
 800a272:	4284      	cmp	r4, r0
 800a274:	4606      	mov	r6, r0
 800a276:	d802      	bhi.n	800a27e <_realloc_r+0x34>
 800a278:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a27c:	d8f4      	bhi.n	800a268 <_realloc_r+0x1e>
 800a27e:	4621      	mov	r1, r4
 800a280:	4638      	mov	r0, r7
 800a282:	f7fd fe55 	bl	8007f30 <_malloc_r>
 800a286:	4680      	mov	r8, r0
 800a288:	b908      	cbnz	r0, 800a28e <_realloc_r+0x44>
 800a28a:	4645      	mov	r5, r8
 800a28c:	e7ec      	b.n	800a268 <_realloc_r+0x1e>
 800a28e:	42b4      	cmp	r4, r6
 800a290:	4622      	mov	r2, r4
 800a292:	4629      	mov	r1, r5
 800a294:	bf28      	it	cs
 800a296:	4632      	movcs	r2, r6
 800a298:	f7ff fc44 	bl	8009b24 <memcpy>
 800a29c:	4629      	mov	r1, r5
 800a29e:	4638      	mov	r0, r7
 800a2a0:	f7fd fdd2 	bl	8007e48 <_free_r>
 800a2a4:	e7f1      	b.n	800a28a <_realloc_r+0x40>

0800a2a6 <__ascii_wctomb>:
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	4608      	mov	r0, r1
 800a2aa:	b141      	cbz	r1, 800a2be <__ascii_wctomb+0x18>
 800a2ac:	2aff      	cmp	r2, #255	@ 0xff
 800a2ae:	d904      	bls.n	800a2ba <__ascii_wctomb+0x14>
 800a2b0:	228a      	movs	r2, #138	@ 0x8a
 800a2b2:	601a      	str	r2, [r3, #0]
 800a2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2b8:	4770      	bx	lr
 800a2ba:	700a      	strb	r2, [r1, #0]
 800a2bc:	2001      	movs	r0, #1
 800a2be:	4770      	bx	lr

0800a2c0 <fiprintf>:
 800a2c0:	b40e      	push	{r1, r2, r3}
 800a2c2:	b503      	push	{r0, r1, lr}
 800a2c4:	4601      	mov	r1, r0
 800a2c6:	ab03      	add	r3, sp, #12
 800a2c8:	4805      	ldr	r0, [pc, #20]	@ (800a2e0 <fiprintf+0x20>)
 800a2ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2ce:	6800      	ldr	r0, [r0, #0]
 800a2d0:	9301      	str	r3, [sp, #4]
 800a2d2:	f000 f83f 	bl	800a354 <_vfiprintf_r>
 800a2d6:	b002      	add	sp, #8
 800a2d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2dc:	b003      	add	sp, #12
 800a2de:	4770      	bx	lr
 800a2e0:	20000024 	.word	0x20000024

0800a2e4 <abort>:
 800a2e4:	b508      	push	{r3, lr}
 800a2e6:	2006      	movs	r0, #6
 800a2e8:	f000 fa08 	bl	800a6fc <raise>
 800a2ec:	2001      	movs	r0, #1
 800a2ee:	f7f8 f9e3 	bl	80026b8 <_exit>

0800a2f2 <_malloc_usable_size_r>:
 800a2f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2f6:	1f18      	subs	r0, r3, #4
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	bfbc      	itt	lt
 800a2fc:	580b      	ldrlt	r3, [r1, r0]
 800a2fe:	18c0      	addlt	r0, r0, r3
 800a300:	4770      	bx	lr

0800a302 <__sfputc_r>:
 800a302:	6893      	ldr	r3, [r2, #8]
 800a304:	3b01      	subs	r3, #1
 800a306:	2b00      	cmp	r3, #0
 800a308:	b410      	push	{r4}
 800a30a:	6093      	str	r3, [r2, #8]
 800a30c:	da08      	bge.n	800a320 <__sfputc_r+0x1e>
 800a30e:	6994      	ldr	r4, [r2, #24]
 800a310:	42a3      	cmp	r3, r4
 800a312:	db01      	blt.n	800a318 <__sfputc_r+0x16>
 800a314:	290a      	cmp	r1, #10
 800a316:	d103      	bne.n	800a320 <__sfputc_r+0x1e>
 800a318:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a31c:	f000 b932 	b.w	800a584 <__swbuf_r>
 800a320:	6813      	ldr	r3, [r2, #0]
 800a322:	1c58      	adds	r0, r3, #1
 800a324:	6010      	str	r0, [r2, #0]
 800a326:	7019      	strb	r1, [r3, #0]
 800a328:	4608      	mov	r0, r1
 800a32a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a32e:	4770      	bx	lr

0800a330 <__sfputs_r>:
 800a330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a332:	4606      	mov	r6, r0
 800a334:	460f      	mov	r7, r1
 800a336:	4614      	mov	r4, r2
 800a338:	18d5      	adds	r5, r2, r3
 800a33a:	42ac      	cmp	r4, r5
 800a33c:	d101      	bne.n	800a342 <__sfputs_r+0x12>
 800a33e:	2000      	movs	r0, #0
 800a340:	e007      	b.n	800a352 <__sfputs_r+0x22>
 800a342:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a346:	463a      	mov	r2, r7
 800a348:	4630      	mov	r0, r6
 800a34a:	f7ff ffda 	bl	800a302 <__sfputc_r>
 800a34e:	1c43      	adds	r3, r0, #1
 800a350:	d1f3      	bne.n	800a33a <__sfputs_r+0xa>
 800a352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a354 <_vfiprintf_r>:
 800a354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a358:	460d      	mov	r5, r1
 800a35a:	b09d      	sub	sp, #116	@ 0x74
 800a35c:	4614      	mov	r4, r2
 800a35e:	4698      	mov	r8, r3
 800a360:	4606      	mov	r6, r0
 800a362:	b118      	cbz	r0, 800a36c <_vfiprintf_r+0x18>
 800a364:	6a03      	ldr	r3, [r0, #32]
 800a366:	b90b      	cbnz	r3, 800a36c <_vfiprintf_r+0x18>
 800a368:	f7fc fdbe 	bl	8006ee8 <__sinit>
 800a36c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a36e:	07d9      	lsls	r1, r3, #31
 800a370:	d405      	bmi.n	800a37e <_vfiprintf_r+0x2a>
 800a372:	89ab      	ldrh	r3, [r5, #12]
 800a374:	059a      	lsls	r2, r3, #22
 800a376:	d402      	bmi.n	800a37e <_vfiprintf_r+0x2a>
 800a378:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a37a:	f7fc ff04 	bl	8007186 <__retarget_lock_acquire_recursive>
 800a37e:	89ab      	ldrh	r3, [r5, #12]
 800a380:	071b      	lsls	r3, r3, #28
 800a382:	d501      	bpl.n	800a388 <_vfiprintf_r+0x34>
 800a384:	692b      	ldr	r3, [r5, #16]
 800a386:	b99b      	cbnz	r3, 800a3b0 <_vfiprintf_r+0x5c>
 800a388:	4629      	mov	r1, r5
 800a38a:	4630      	mov	r0, r6
 800a38c:	f000 f938 	bl	800a600 <__swsetup_r>
 800a390:	b170      	cbz	r0, 800a3b0 <_vfiprintf_r+0x5c>
 800a392:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a394:	07dc      	lsls	r4, r3, #31
 800a396:	d504      	bpl.n	800a3a2 <_vfiprintf_r+0x4e>
 800a398:	f04f 30ff 	mov.w	r0, #4294967295
 800a39c:	b01d      	add	sp, #116	@ 0x74
 800a39e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3a2:	89ab      	ldrh	r3, [r5, #12]
 800a3a4:	0598      	lsls	r0, r3, #22
 800a3a6:	d4f7      	bmi.n	800a398 <_vfiprintf_r+0x44>
 800a3a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3aa:	f7fc feed 	bl	8007188 <__retarget_lock_release_recursive>
 800a3ae:	e7f3      	b.n	800a398 <_vfiprintf_r+0x44>
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3b4:	2320      	movs	r3, #32
 800a3b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a3ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800a3be:	2330      	movs	r3, #48	@ 0x30
 800a3c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a570 <_vfiprintf_r+0x21c>
 800a3c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a3c8:	f04f 0901 	mov.w	r9, #1
 800a3cc:	4623      	mov	r3, r4
 800a3ce:	469a      	mov	sl, r3
 800a3d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3d4:	b10a      	cbz	r2, 800a3da <_vfiprintf_r+0x86>
 800a3d6:	2a25      	cmp	r2, #37	@ 0x25
 800a3d8:	d1f9      	bne.n	800a3ce <_vfiprintf_r+0x7a>
 800a3da:	ebba 0b04 	subs.w	fp, sl, r4
 800a3de:	d00b      	beq.n	800a3f8 <_vfiprintf_r+0xa4>
 800a3e0:	465b      	mov	r3, fp
 800a3e2:	4622      	mov	r2, r4
 800a3e4:	4629      	mov	r1, r5
 800a3e6:	4630      	mov	r0, r6
 800a3e8:	f7ff ffa2 	bl	800a330 <__sfputs_r>
 800a3ec:	3001      	adds	r0, #1
 800a3ee:	f000 80a7 	beq.w	800a540 <_vfiprintf_r+0x1ec>
 800a3f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3f4:	445a      	add	r2, fp
 800a3f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3f8:	f89a 3000 	ldrb.w	r3, [sl]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	f000 809f 	beq.w	800a540 <_vfiprintf_r+0x1ec>
 800a402:	2300      	movs	r3, #0
 800a404:	f04f 32ff 	mov.w	r2, #4294967295
 800a408:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a40c:	f10a 0a01 	add.w	sl, sl, #1
 800a410:	9304      	str	r3, [sp, #16]
 800a412:	9307      	str	r3, [sp, #28]
 800a414:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a418:	931a      	str	r3, [sp, #104]	@ 0x68
 800a41a:	4654      	mov	r4, sl
 800a41c:	2205      	movs	r2, #5
 800a41e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a422:	4853      	ldr	r0, [pc, #332]	@ (800a570 <_vfiprintf_r+0x21c>)
 800a424:	f7f5 fedc 	bl	80001e0 <memchr>
 800a428:	9a04      	ldr	r2, [sp, #16]
 800a42a:	b9d8      	cbnz	r0, 800a464 <_vfiprintf_r+0x110>
 800a42c:	06d1      	lsls	r1, r2, #27
 800a42e:	bf44      	itt	mi
 800a430:	2320      	movmi	r3, #32
 800a432:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a436:	0713      	lsls	r3, r2, #28
 800a438:	bf44      	itt	mi
 800a43a:	232b      	movmi	r3, #43	@ 0x2b
 800a43c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a440:	f89a 3000 	ldrb.w	r3, [sl]
 800a444:	2b2a      	cmp	r3, #42	@ 0x2a
 800a446:	d015      	beq.n	800a474 <_vfiprintf_r+0x120>
 800a448:	9a07      	ldr	r2, [sp, #28]
 800a44a:	4654      	mov	r4, sl
 800a44c:	2000      	movs	r0, #0
 800a44e:	f04f 0c0a 	mov.w	ip, #10
 800a452:	4621      	mov	r1, r4
 800a454:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a458:	3b30      	subs	r3, #48	@ 0x30
 800a45a:	2b09      	cmp	r3, #9
 800a45c:	d94b      	bls.n	800a4f6 <_vfiprintf_r+0x1a2>
 800a45e:	b1b0      	cbz	r0, 800a48e <_vfiprintf_r+0x13a>
 800a460:	9207      	str	r2, [sp, #28]
 800a462:	e014      	b.n	800a48e <_vfiprintf_r+0x13a>
 800a464:	eba0 0308 	sub.w	r3, r0, r8
 800a468:	fa09 f303 	lsl.w	r3, r9, r3
 800a46c:	4313      	orrs	r3, r2
 800a46e:	9304      	str	r3, [sp, #16]
 800a470:	46a2      	mov	sl, r4
 800a472:	e7d2      	b.n	800a41a <_vfiprintf_r+0xc6>
 800a474:	9b03      	ldr	r3, [sp, #12]
 800a476:	1d19      	adds	r1, r3, #4
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	9103      	str	r1, [sp, #12]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	bfbb      	ittet	lt
 800a480:	425b      	neglt	r3, r3
 800a482:	f042 0202 	orrlt.w	r2, r2, #2
 800a486:	9307      	strge	r3, [sp, #28]
 800a488:	9307      	strlt	r3, [sp, #28]
 800a48a:	bfb8      	it	lt
 800a48c:	9204      	strlt	r2, [sp, #16]
 800a48e:	7823      	ldrb	r3, [r4, #0]
 800a490:	2b2e      	cmp	r3, #46	@ 0x2e
 800a492:	d10a      	bne.n	800a4aa <_vfiprintf_r+0x156>
 800a494:	7863      	ldrb	r3, [r4, #1]
 800a496:	2b2a      	cmp	r3, #42	@ 0x2a
 800a498:	d132      	bne.n	800a500 <_vfiprintf_r+0x1ac>
 800a49a:	9b03      	ldr	r3, [sp, #12]
 800a49c:	1d1a      	adds	r2, r3, #4
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	9203      	str	r2, [sp, #12]
 800a4a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a4a6:	3402      	adds	r4, #2
 800a4a8:	9305      	str	r3, [sp, #20]
 800a4aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a580 <_vfiprintf_r+0x22c>
 800a4ae:	7821      	ldrb	r1, [r4, #0]
 800a4b0:	2203      	movs	r2, #3
 800a4b2:	4650      	mov	r0, sl
 800a4b4:	f7f5 fe94 	bl	80001e0 <memchr>
 800a4b8:	b138      	cbz	r0, 800a4ca <_vfiprintf_r+0x176>
 800a4ba:	9b04      	ldr	r3, [sp, #16]
 800a4bc:	eba0 000a 	sub.w	r0, r0, sl
 800a4c0:	2240      	movs	r2, #64	@ 0x40
 800a4c2:	4082      	lsls	r2, r0
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	3401      	adds	r4, #1
 800a4c8:	9304      	str	r3, [sp, #16]
 800a4ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4ce:	4829      	ldr	r0, [pc, #164]	@ (800a574 <_vfiprintf_r+0x220>)
 800a4d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a4d4:	2206      	movs	r2, #6
 800a4d6:	f7f5 fe83 	bl	80001e0 <memchr>
 800a4da:	2800      	cmp	r0, #0
 800a4dc:	d03f      	beq.n	800a55e <_vfiprintf_r+0x20a>
 800a4de:	4b26      	ldr	r3, [pc, #152]	@ (800a578 <_vfiprintf_r+0x224>)
 800a4e0:	bb1b      	cbnz	r3, 800a52a <_vfiprintf_r+0x1d6>
 800a4e2:	9b03      	ldr	r3, [sp, #12]
 800a4e4:	3307      	adds	r3, #7
 800a4e6:	f023 0307 	bic.w	r3, r3, #7
 800a4ea:	3308      	adds	r3, #8
 800a4ec:	9303      	str	r3, [sp, #12]
 800a4ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4f0:	443b      	add	r3, r7
 800a4f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4f4:	e76a      	b.n	800a3cc <_vfiprintf_r+0x78>
 800a4f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4fa:	460c      	mov	r4, r1
 800a4fc:	2001      	movs	r0, #1
 800a4fe:	e7a8      	b.n	800a452 <_vfiprintf_r+0xfe>
 800a500:	2300      	movs	r3, #0
 800a502:	3401      	adds	r4, #1
 800a504:	9305      	str	r3, [sp, #20]
 800a506:	4619      	mov	r1, r3
 800a508:	f04f 0c0a 	mov.w	ip, #10
 800a50c:	4620      	mov	r0, r4
 800a50e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a512:	3a30      	subs	r2, #48	@ 0x30
 800a514:	2a09      	cmp	r2, #9
 800a516:	d903      	bls.n	800a520 <_vfiprintf_r+0x1cc>
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d0c6      	beq.n	800a4aa <_vfiprintf_r+0x156>
 800a51c:	9105      	str	r1, [sp, #20]
 800a51e:	e7c4      	b.n	800a4aa <_vfiprintf_r+0x156>
 800a520:	fb0c 2101 	mla	r1, ip, r1, r2
 800a524:	4604      	mov	r4, r0
 800a526:	2301      	movs	r3, #1
 800a528:	e7f0      	b.n	800a50c <_vfiprintf_r+0x1b8>
 800a52a:	ab03      	add	r3, sp, #12
 800a52c:	9300      	str	r3, [sp, #0]
 800a52e:	462a      	mov	r2, r5
 800a530:	4b12      	ldr	r3, [pc, #72]	@ (800a57c <_vfiprintf_r+0x228>)
 800a532:	a904      	add	r1, sp, #16
 800a534:	4630      	mov	r0, r6
 800a536:	f7fb fe87 	bl	8006248 <_printf_float>
 800a53a:	4607      	mov	r7, r0
 800a53c:	1c78      	adds	r0, r7, #1
 800a53e:	d1d6      	bne.n	800a4ee <_vfiprintf_r+0x19a>
 800a540:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a542:	07d9      	lsls	r1, r3, #31
 800a544:	d405      	bmi.n	800a552 <_vfiprintf_r+0x1fe>
 800a546:	89ab      	ldrh	r3, [r5, #12]
 800a548:	059a      	lsls	r2, r3, #22
 800a54a:	d402      	bmi.n	800a552 <_vfiprintf_r+0x1fe>
 800a54c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a54e:	f7fc fe1b 	bl	8007188 <__retarget_lock_release_recursive>
 800a552:	89ab      	ldrh	r3, [r5, #12]
 800a554:	065b      	lsls	r3, r3, #25
 800a556:	f53f af1f 	bmi.w	800a398 <_vfiprintf_r+0x44>
 800a55a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a55c:	e71e      	b.n	800a39c <_vfiprintf_r+0x48>
 800a55e:	ab03      	add	r3, sp, #12
 800a560:	9300      	str	r3, [sp, #0]
 800a562:	462a      	mov	r2, r5
 800a564:	4b05      	ldr	r3, [pc, #20]	@ (800a57c <_vfiprintf_r+0x228>)
 800a566:	a904      	add	r1, sp, #16
 800a568:	4630      	mov	r0, r6
 800a56a:	f7fc f905 	bl	8006778 <_printf_i>
 800a56e:	e7e4      	b.n	800a53a <_vfiprintf_r+0x1e6>
 800a570:	0800a9ed 	.word	0x0800a9ed
 800a574:	0800a9f7 	.word	0x0800a9f7
 800a578:	08006249 	.word	0x08006249
 800a57c:	0800a331 	.word	0x0800a331
 800a580:	0800a9f3 	.word	0x0800a9f3

0800a584 <__swbuf_r>:
 800a584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a586:	460e      	mov	r6, r1
 800a588:	4614      	mov	r4, r2
 800a58a:	4605      	mov	r5, r0
 800a58c:	b118      	cbz	r0, 800a596 <__swbuf_r+0x12>
 800a58e:	6a03      	ldr	r3, [r0, #32]
 800a590:	b90b      	cbnz	r3, 800a596 <__swbuf_r+0x12>
 800a592:	f7fc fca9 	bl	8006ee8 <__sinit>
 800a596:	69a3      	ldr	r3, [r4, #24]
 800a598:	60a3      	str	r3, [r4, #8]
 800a59a:	89a3      	ldrh	r3, [r4, #12]
 800a59c:	071a      	lsls	r2, r3, #28
 800a59e:	d501      	bpl.n	800a5a4 <__swbuf_r+0x20>
 800a5a0:	6923      	ldr	r3, [r4, #16]
 800a5a2:	b943      	cbnz	r3, 800a5b6 <__swbuf_r+0x32>
 800a5a4:	4621      	mov	r1, r4
 800a5a6:	4628      	mov	r0, r5
 800a5a8:	f000 f82a 	bl	800a600 <__swsetup_r>
 800a5ac:	b118      	cbz	r0, 800a5b6 <__swbuf_r+0x32>
 800a5ae:	f04f 37ff 	mov.w	r7, #4294967295
 800a5b2:	4638      	mov	r0, r7
 800a5b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5b6:	6823      	ldr	r3, [r4, #0]
 800a5b8:	6922      	ldr	r2, [r4, #16]
 800a5ba:	1a98      	subs	r0, r3, r2
 800a5bc:	6963      	ldr	r3, [r4, #20]
 800a5be:	b2f6      	uxtb	r6, r6
 800a5c0:	4283      	cmp	r3, r0
 800a5c2:	4637      	mov	r7, r6
 800a5c4:	dc05      	bgt.n	800a5d2 <__swbuf_r+0x4e>
 800a5c6:	4621      	mov	r1, r4
 800a5c8:	4628      	mov	r0, r5
 800a5ca:	f7ff fa47 	bl	8009a5c <_fflush_r>
 800a5ce:	2800      	cmp	r0, #0
 800a5d0:	d1ed      	bne.n	800a5ae <__swbuf_r+0x2a>
 800a5d2:	68a3      	ldr	r3, [r4, #8]
 800a5d4:	3b01      	subs	r3, #1
 800a5d6:	60a3      	str	r3, [r4, #8]
 800a5d8:	6823      	ldr	r3, [r4, #0]
 800a5da:	1c5a      	adds	r2, r3, #1
 800a5dc:	6022      	str	r2, [r4, #0]
 800a5de:	701e      	strb	r6, [r3, #0]
 800a5e0:	6962      	ldr	r2, [r4, #20]
 800a5e2:	1c43      	adds	r3, r0, #1
 800a5e4:	429a      	cmp	r2, r3
 800a5e6:	d004      	beq.n	800a5f2 <__swbuf_r+0x6e>
 800a5e8:	89a3      	ldrh	r3, [r4, #12]
 800a5ea:	07db      	lsls	r3, r3, #31
 800a5ec:	d5e1      	bpl.n	800a5b2 <__swbuf_r+0x2e>
 800a5ee:	2e0a      	cmp	r6, #10
 800a5f0:	d1df      	bne.n	800a5b2 <__swbuf_r+0x2e>
 800a5f2:	4621      	mov	r1, r4
 800a5f4:	4628      	mov	r0, r5
 800a5f6:	f7ff fa31 	bl	8009a5c <_fflush_r>
 800a5fa:	2800      	cmp	r0, #0
 800a5fc:	d0d9      	beq.n	800a5b2 <__swbuf_r+0x2e>
 800a5fe:	e7d6      	b.n	800a5ae <__swbuf_r+0x2a>

0800a600 <__swsetup_r>:
 800a600:	b538      	push	{r3, r4, r5, lr}
 800a602:	4b29      	ldr	r3, [pc, #164]	@ (800a6a8 <__swsetup_r+0xa8>)
 800a604:	4605      	mov	r5, r0
 800a606:	6818      	ldr	r0, [r3, #0]
 800a608:	460c      	mov	r4, r1
 800a60a:	b118      	cbz	r0, 800a614 <__swsetup_r+0x14>
 800a60c:	6a03      	ldr	r3, [r0, #32]
 800a60e:	b90b      	cbnz	r3, 800a614 <__swsetup_r+0x14>
 800a610:	f7fc fc6a 	bl	8006ee8 <__sinit>
 800a614:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a618:	0719      	lsls	r1, r3, #28
 800a61a:	d422      	bmi.n	800a662 <__swsetup_r+0x62>
 800a61c:	06da      	lsls	r2, r3, #27
 800a61e:	d407      	bmi.n	800a630 <__swsetup_r+0x30>
 800a620:	2209      	movs	r2, #9
 800a622:	602a      	str	r2, [r5, #0]
 800a624:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a628:	81a3      	strh	r3, [r4, #12]
 800a62a:	f04f 30ff 	mov.w	r0, #4294967295
 800a62e:	e033      	b.n	800a698 <__swsetup_r+0x98>
 800a630:	0758      	lsls	r0, r3, #29
 800a632:	d512      	bpl.n	800a65a <__swsetup_r+0x5a>
 800a634:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a636:	b141      	cbz	r1, 800a64a <__swsetup_r+0x4a>
 800a638:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a63c:	4299      	cmp	r1, r3
 800a63e:	d002      	beq.n	800a646 <__swsetup_r+0x46>
 800a640:	4628      	mov	r0, r5
 800a642:	f7fd fc01 	bl	8007e48 <_free_r>
 800a646:	2300      	movs	r3, #0
 800a648:	6363      	str	r3, [r4, #52]	@ 0x34
 800a64a:	89a3      	ldrh	r3, [r4, #12]
 800a64c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a650:	81a3      	strh	r3, [r4, #12]
 800a652:	2300      	movs	r3, #0
 800a654:	6063      	str	r3, [r4, #4]
 800a656:	6923      	ldr	r3, [r4, #16]
 800a658:	6023      	str	r3, [r4, #0]
 800a65a:	89a3      	ldrh	r3, [r4, #12]
 800a65c:	f043 0308 	orr.w	r3, r3, #8
 800a660:	81a3      	strh	r3, [r4, #12]
 800a662:	6923      	ldr	r3, [r4, #16]
 800a664:	b94b      	cbnz	r3, 800a67a <__swsetup_r+0x7a>
 800a666:	89a3      	ldrh	r3, [r4, #12]
 800a668:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a66c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a670:	d003      	beq.n	800a67a <__swsetup_r+0x7a>
 800a672:	4621      	mov	r1, r4
 800a674:	4628      	mov	r0, r5
 800a676:	f000 f883 	bl	800a780 <__smakebuf_r>
 800a67a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a67e:	f013 0201 	ands.w	r2, r3, #1
 800a682:	d00a      	beq.n	800a69a <__swsetup_r+0x9a>
 800a684:	2200      	movs	r2, #0
 800a686:	60a2      	str	r2, [r4, #8]
 800a688:	6962      	ldr	r2, [r4, #20]
 800a68a:	4252      	negs	r2, r2
 800a68c:	61a2      	str	r2, [r4, #24]
 800a68e:	6922      	ldr	r2, [r4, #16]
 800a690:	b942      	cbnz	r2, 800a6a4 <__swsetup_r+0xa4>
 800a692:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a696:	d1c5      	bne.n	800a624 <__swsetup_r+0x24>
 800a698:	bd38      	pop	{r3, r4, r5, pc}
 800a69a:	0799      	lsls	r1, r3, #30
 800a69c:	bf58      	it	pl
 800a69e:	6962      	ldrpl	r2, [r4, #20]
 800a6a0:	60a2      	str	r2, [r4, #8]
 800a6a2:	e7f4      	b.n	800a68e <__swsetup_r+0x8e>
 800a6a4:	2000      	movs	r0, #0
 800a6a6:	e7f7      	b.n	800a698 <__swsetup_r+0x98>
 800a6a8:	20000024 	.word	0x20000024

0800a6ac <_raise_r>:
 800a6ac:	291f      	cmp	r1, #31
 800a6ae:	b538      	push	{r3, r4, r5, lr}
 800a6b0:	4605      	mov	r5, r0
 800a6b2:	460c      	mov	r4, r1
 800a6b4:	d904      	bls.n	800a6c0 <_raise_r+0x14>
 800a6b6:	2316      	movs	r3, #22
 800a6b8:	6003      	str	r3, [r0, #0]
 800a6ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a6be:	bd38      	pop	{r3, r4, r5, pc}
 800a6c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a6c2:	b112      	cbz	r2, 800a6ca <_raise_r+0x1e>
 800a6c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a6c8:	b94b      	cbnz	r3, 800a6de <_raise_r+0x32>
 800a6ca:	4628      	mov	r0, r5
 800a6cc:	f000 f830 	bl	800a730 <_getpid_r>
 800a6d0:	4622      	mov	r2, r4
 800a6d2:	4601      	mov	r1, r0
 800a6d4:	4628      	mov	r0, r5
 800a6d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6da:	f000 b817 	b.w	800a70c <_kill_r>
 800a6de:	2b01      	cmp	r3, #1
 800a6e0:	d00a      	beq.n	800a6f8 <_raise_r+0x4c>
 800a6e2:	1c59      	adds	r1, r3, #1
 800a6e4:	d103      	bne.n	800a6ee <_raise_r+0x42>
 800a6e6:	2316      	movs	r3, #22
 800a6e8:	6003      	str	r3, [r0, #0]
 800a6ea:	2001      	movs	r0, #1
 800a6ec:	e7e7      	b.n	800a6be <_raise_r+0x12>
 800a6ee:	2100      	movs	r1, #0
 800a6f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	4798      	blx	r3
 800a6f8:	2000      	movs	r0, #0
 800a6fa:	e7e0      	b.n	800a6be <_raise_r+0x12>

0800a6fc <raise>:
 800a6fc:	4b02      	ldr	r3, [pc, #8]	@ (800a708 <raise+0xc>)
 800a6fe:	4601      	mov	r1, r0
 800a700:	6818      	ldr	r0, [r3, #0]
 800a702:	f7ff bfd3 	b.w	800a6ac <_raise_r>
 800a706:	bf00      	nop
 800a708:	20000024 	.word	0x20000024

0800a70c <_kill_r>:
 800a70c:	b538      	push	{r3, r4, r5, lr}
 800a70e:	4d07      	ldr	r5, [pc, #28]	@ (800a72c <_kill_r+0x20>)
 800a710:	2300      	movs	r3, #0
 800a712:	4604      	mov	r4, r0
 800a714:	4608      	mov	r0, r1
 800a716:	4611      	mov	r1, r2
 800a718:	602b      	str	r3, [r5, #0]
 800a71a:	f7f7 ffbd 	bl	8002698 <_kill>
 800a71e:	1c43      	adds	r3, r0, #1
 800a720:	d102      	bne.n	800a728 <_kill_r+0x1c>
 800a722:	682b      	ldr	r3, [r5, #0]
 800a724:	b103      	cbz	r3, 800a728 <_kill_r+0x1c>
 800a726:	6023      	str	r3, [r4, #0]
 800a728:	bd38      	pop	{r3, r4, r5, pc}
 800a72a:	bf00      	nop
 800a72c:	200005c4 	.word	0x200005c4

0800a730 <_getpid_r>:
 800a730:	f7f7 bfaa 	b.w	8002688 <_getpid>

0800a734 <__swhatbuf_r>:
 800a734:	b570      	push	{r4, r5, r6, lr}
 800a736:	460c      	mov	r4, r1
 800a738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a73c:	2900      	cmp	r1, #0
 800a73e:	b096      	sub	sp, #88	@ 0x58
 800a740:	4615      	mov	r5, r2
 800a742:	461e      	mov	r6, r3
 800a744:	da0d      	bge.n	800a762 <__swhatbuf_r+0x2e>
 800a746:	89a3      	ldrh	r3, [r4, #12]
 800a748:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a74c:	f04f 0100 	mov.w	r1, #0
 800a750:	bf14      	ite	ne
 800a752:	2340      	movne	r3, #64	@ 0x40
 800a754:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a758:	2000      	movs	r0, #0
 800a75a:	6031      	str	r1, [r6, #0]
 800a75c:	602b      	str	r3, [r5, #0]
 800a75e:	b016      	add	sp, #88	@ 0x58
 800a760:	bd70      	pop	{r4, r5, r6, pc}
 800a762:	466a      	mov	r2, sp
 800a764:	f000 f848 	bl	800a7f8 <_fstat_r>
 800a768:	2800      	cmp	r0, #0
 800a76a:	dbec      	blt.n	800a746 <__swhatbuf_r+0x12>
 800a76c:	9901      	ldr	r1, [sp, #4]
 800a76e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a772:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a776:	4259      	negs	r1, r3
 800a778:	4159      	adcs	r1, r3
 800a77a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a77e:	e7eb      	b.n	800a758 <__swhatbuf_r+0x24>

0800a780 <__smakebuf_r>:
 800a780:	898b      	ldrh	r3, [r1, #12]
 800a782:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a784:	079d      	lsls	r5, r3, #30
 800a786:	4606      	mov	r6, r0
 800a788:	460c      	mov	r4, r1
 800a78a:	d507      	bpl.n	800a79c <__smakebuf_r+0x1c>
 800a78c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a790:	6023      	str	r3, [r4, #0]
 800a792:	6123      	str	r3, [r4, #16]
 800a794:	2301      	movs	r3, #1
 800a796:	6163      	str	r3, [r4, #20]
 800a798:	b003      	add	sp, #12
 800a79a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a79c:	ab01      	add	r3, sp, #4
 800a79e:	466a      	mov	r2, sp
 800a7a0:	f7ff ffc8 	bl	800a734 <__swhatbuf_r>
 800a7a4:	9f00      	ldr	r7, [sp, #0]
 800a7a6:	4605      	mov	r5, r0
 800a7a8:	4639      	mov	r1, r7
 800a7aa:	4630      	mov	r0, r6
 800a7ac:	f7fd fbc0 	bl	8007f30 <_malloc_r>
 800a7b0:	b948      	cbnz	r0, 800a7c6 <__smakebuf_r+0x46>
 800a7b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7b6:	059a      	lsls	r2, r3, #22
 800a7b8:	d4ee      	bmi.n	800a798 <__smakebuf_r+0x18>
 800a7ba:	f023 0303 	bic.w	r3, r3, #3
 800a7be:	f043 0302 	orr.w	r3, r3, #2
 800a7c2:	81a3      	strh	r3, [r4, #12]
 800a7c4:	e7e2      	b.n	800a78c <__smakebuf_r+0xc>
 800a7c6:	89a3      	ldrh	r3, [r4, #12]
 800a7c8:	6020      	str	r0, [r4, #0]
 800a7ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7ce:	81a3      	strh	r3, [r4, #12]
 800a7d0:	9b01      	ldr	r3, [sp, #4]
 800a7d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a7d6:	b15b      	cbz	r3, 800a7f0 <__smakebuf_r+0x70>
 800a7d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7dc:	4630      	mov	r0, r6
 800a7de:	f000 f81d 	bl	800a81c <_isatty_r>
 800a7e2:	b128      	cbz	r0, 800a7f0 <__smakebuf_r+0x70>
 800a7e4:	89a3      	ldrh	r3, [r4, #12]
 800a7e6:	f023 0303 	bic.w	r3, r3, #3
 800a7ea:	f043 0301 	orr.w	r3, r3, #1
 800a7ee:	81a3      	strh	r3, [r4, #12]
 800a7f0:	89a3      	ldrh	r3, [r4, #12]
 800a7f2:	431d      	orrs	r5, r3
 800a7f4:	81a5      	strh	r5, [r4, #12]
 800a7f6:	e7cf      	b.n	800a798 <__smakebuf_r+0x18>

0800a7f8 <_fstat_r>:
 800a7f8:	b538      	push	{r3, r4, r5, lr}
 800a7fa:	4d07      	ldr	r5, [pc, #28]	@ (800a818 <_fstat_r+0x20>)
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	4604      	mov	r4, r0
 800a800:	4608      	mov	r0, r1
 800a802:	4611      	mov	r1, r2
 800a804:	602b      	str	r3, [r5, #0]
 800a806:	f7f7 ffa7 	bl	8002758 <_fstat>
 800a80a:	1c43      	adds	r3, r0, #1
 800a80c:	d102      	bne.n	800a814 <_fstat_r+0x1c>
 800a80e:	682b      	ldr	r3, [r5, #0]
 800a810:	b103      	cbz	r3, 800a814 <_fstat_r+0x1c>
 800a812:	6023      	str	r3, [r4, #0]
 800a814:	bd38      	pop	{r3, r4, r5, pc}
 800a816:	bf00      	nop
 800a818:	200005c4 	.word	0x200005c4

0800a81c <_isatty_r>:
 800a81c:	b538      	push	{r3, r4, r5, lr}
 800a81e:	4d06      	ldr	r5, [pc, #24]	@ (800a838 <_isatty_r+0x1c>)
 800a820:	2300      	movs	r3, #0
 800a822:	4604      	mov	r4, r0
 800a824:	4608      	mov	r0, r1
 800a826:	602b      	str	r3, [r5, #0]
 800a828:	f7f7 ffa6 	bl	8002778 <_isatty>
 800a82c:	1c43      	adds	r3, r0, #1
 800a82e:	d102      	bne.n	800a836 <_isatty_r+0x1a>
 800a830:	682b      	ldr	r3, [r5, #0]
 800a832:	b103      	cbz	r3, 800a836 <_isatty_r+0x1a>
 800a834:	6023      	str	r3, [r4, #0]
 800a836:	bd38      	pop	{r3, r4, r5, pc}
 800a838:	200005c4 	.word	0x200005c4

0800a83c <_init>:
 800a83c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a83e:	bf00      	nop
 800a840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a842:	bc08      	pop	{r3}
 800a844:	469e      	mov	lr, r3
 800a846:	4770      	bx	lr

0800a848 <_fini>:
 800a848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a84a:	bf00      	nop
 800a84c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a84e:	bc08      	pop	{r3}
 800a850:	469e      	mov	lr, r3
 800a852:	4770      	bx	lr
