{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.00271",
   "Default View_TopLeft":"350,308",
   "ExpandedHierarchyInLayout":"",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1880 -y 350 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1880 -y 380 -defaultsOSRD
preplace port CL_clk -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port CL_ser_rx -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port CL_ser_tx -pg 1 -lvl 6 -x 1880 -y 420 -defaultsOSRD
preplace portBus CL_data -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus CL_CC -pg 1 -lvl 6 -x 1880 -y 20 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1590 -y 350 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 72 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 26 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 112 113 111 115 114} -defaultsOSRD -pinY DDR 0R -pinY FIXED_IO 30R -pinY UART_1 50R -pinY UART_1.UART1_TX 70R -pinY UART_1.UART1_RX 90R -pinY S_AXI_HP0_FIFO_CTRL 50L -pinY M_AXI_GP0 110R -pinY S_AXI_HP0 30L -pinY M_AXI_GP0_ACLK 130L -pinY S_AXI_HP0_ACLK 150L -pinBusY IRQ_F2P 70L -pinY FCLK_CLK0 150R -pinY FCLK_RESET0_N 130R
preplace inst axi_vdma_0 -pg 1 -lvl 3 -x 900 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 42 43 44 45 41 46 47} -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M_AXI_S2MM 200R -pinY S_AXIS_S2MM 100L -pinY s_axi_lite_aclk 240L -pinY m_axi_s2mm_aclk 260L -pinY s_axis_s2mm_aclk 280L -pinY axi_resetn 300L -pinBusY s2mm_frame_ptr_in 120L -pinBusY s2mm_frame_ptr_out 220R -pinY s2mm_introut 240R
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 2 -x 560 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 28 22 23 25 26 27 24} -defaultsOSRD -pinY video_out 0R -pinY vtiming_out 20R -pinY vid_io_in 0L -pinY vid_io_in_ce 20L -pinY aclk 100L -pinY aclken 40L -pinY aresetn 60L -pinY fid 40R -pinY overflow 60R -pinY underflow 80R -pinY axis_enable 80L
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 560 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 81 79 82 80 83} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 120R -pinY ACLK 20L -pinY ARESETN 80L -pinY S00_ACLK 40L -pinY S00_ARESETN 100L -pinY M00_ACLK 60L -pinY M00_ARESETN 120L
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 190 -y 320 -swap {0 4 1 2 3 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 80L -pinY aux_reset_in 20L -pinY mb_debug_sys_rst 40L -pinY dcm_locked 60L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1240 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 37 35 38 36 39} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 20L -pinY ARESETN 80L -pinY S00_ACLK 40L -pinY S00_ARESETN 100L -pinY M00_ACLK 60L -pinY M00_ARESETN 120L
preplace netloc processing_system7_0_UART1_TX 1 5 1 NJ 420
preplace netloc CL_ser_rx_1 1 0 6 NJ 580 NJ 580 NJ 580 NJ 580 NJ 580 1860
preplace netloc CL_clk_1 1 0 3 NJ 460 400 460 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 20 260 360 440 720 540 1100 560 1380 560 1800
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 20 620 NJ 620 NJ 620 NJ 620 NJ 620 1820
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 3 380 480 700 560 1080
preplace netloc processing_system7_0_DDR 1 5 1 NJ 350
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 380
preplace netloc v_vid_in_axi4s_0_video_out 1 2 1 NJ 280
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 420 600 NJ 600 NJ 600 NJ 600 1840
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 N 180
preplace netloc axi_vdma_0_M_AXI_S2MM 1 3 1 N 380
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 N 380
levelinfo -pg 1 0 190 560 900 1240 1590 1880
pagesize -pg 1 -db -bbox -sgen -140 0 2000 630
",
   "Reduced Jogs_ScaleFactor":"0.801222",
   "Reduced Jogs_TopLeft":"-134,-162",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2350 -y 940 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2350 -y 970 -defaultsOSRD
preplace port CL_clk -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace port CL_ser_rx -pg 1 -lvl 0 -x 0 -y 1140 -defaultsOSRD
preplace port CL_ser_tx -pg 1 -lvl 7 -x 2350 -y 1000 -defaultsOSRD
preplace portBus CL_data -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace portBus CL_CC -pg 1 -lvl 7 -x 2350 -y 490 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2040 -y 1010 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 72 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 26 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 112 113 111 115 114} -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -x 1330 -y 710 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 43 42 44 45 41 46 47} -defaultsOSRD
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 3 -x 940 -y 190 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 28 22 23 25 26 27 24} -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 940 -y 710 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 200 -y 680 -swap {0 4 1 2 3 5 6 7 8 9} -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1680 -y 750 -defaultsOSRD
preplace inst rst_ps7_0_85M1 -pg 1 -lvl 2 -x 540 -y 470 -swap {1 4 0 2 3 5 6 7 8 9} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 200 -y 230 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 940 -y 1010 -defaultsOSRD
preplace inst CLModule_0 -pg 1 -lvl 6 -x 2040 -y 560 -defaultsOSRD
preplace netloc processing_system7_0_UART1_TX 1 6 1 NJ 1000
preplace netloc CL_ser_rx_1 1 0 7 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 2260
preplace netloc CL_clk_1 1 0 6 NJ 370 370 370 730 530 1110 530 NJ 530 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 30 780 NJ 780 730 850 1120 840 1530 630 1830 1150 2250
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 580 370 580 750J 540 NJ 540 NJ 540 1820J 430 2320
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 5 NJ 720 770 860 1130 830 1520 610 NJ
preplace netloc rst_ps7_0_85M1_peripheral_aresetn 1 2 4 720 520 NJ 520 NJ 520 1830J
preplace netloc xlconstant_0_dout 1 1 2 NJ 230 710
preplace netloc axi_vdma_0_s2mm_introut 1 2 3 790 880 NJ 880 1510
preplace netloc xlconcat_0_dout 1 3 3 NJ 1010 NJ 1010 NJ
preplace netloc CL_data_1 1 0 6 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ
preplace netloc CLModule_0_CL_CC 1 6 1 NJ 490
preplace netloc CLModule_0_vid_active_video 1 2 5 790 10 NJ 10 NJ 10 NJ 10 2310
preplace netloc CLModule_0_vid_data 1 2 5 740 370 NJ 370 NJ 370 NJ 370 2300
preplace netloc CLModule_0_vid_field_id 1 2 5 750 380 NJ 380 NJ 380 NJ 380 2290
preplace netloc CLModule_0_vid_hblank 1 2 5 760 390 NJ 390 NJ 390 NJ 390 2280
preplace netloc CLModule_0_vid_hsync 1 2 5 770 400 NJ 400 NJ 400 NJ 400 2270
preplace netloc CLModule_0_vid_vblank 1 2 5 780 410 NJ 410 NJ 410 NJ 410 2260
preplace netloc CLModule_0_vid_vsync 1 2 5 790 420 NJ 420 NJ 420 NJ 420 2250
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 N 690
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 790 870 NJ 870 NJ 870 NJ 870 2250
preplace netloc processing_system7_0_DDR 1 6 1 NJ 940
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 3 1080 510 NJ 510 NJ
preplace netloc v_vid_in_axi4s_0_video_out 1 3 1 1100 150n
preplace netloc processing_system7_0_FIXED_IO 1 6 1 2330J 960n
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 1090 650n
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 1820 750n
levelinfo -pg 1 0 200 540 940 1330 1680 2040 2350
pagesize -pg 1 -db -bbox -sgen -140 0 2470 1170
"
}
{
   "da_axi4_cnt":"3",
   "da_ps7_cnt":"1"
}
