===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.1932 seconds

  ----Wall Time----  ----Name----
    3.9591 ( 11.6%)  FIR Parser
   16.2684 ( 47.6%)  'firrtl.circuit' Pipeline
    1.4416 (  4.2%)    'firrtl.module' Pipeline
    1.3084 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1332 (  0.4%)      LowerCHIRRTL
    0.1160 (  0.3%)    InferWidths
    0.7669 (  2.2%)    InferResets
    0.0249 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0259 (  0.1%)    PrefixModules
    0.7516 (  2.2%)    LowerFIRRTLTypes
    6.6807 ( 19.5%)    'firrtl.module' Pipeline
    0.8616 (  2.5%)      ExpandWhens
    5.8190 ( 17.0%)      Canonicalizer
    0.4414 (  1.3%)    Inliner
    1.2033 (  3.5%)    IMConstProp
    0.0398 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.4514 ( 13.0%)    'firrtl.module' Pipeline
    4.4514 ( 13.0%)      Canonicalizer
    0.3894 (  1.1%)    CreateSiFiveMetadata
    2.6209 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.6013 ( 25.2%)  'hw.module' Pipeline
    0.0967 (  0.3%)    HWCleanup
    1.1312 (  3.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.3403 ( 18.5%)    Canonicalizer
    0.0894 (  0.3%)    HWLegalizeModules
    0.9437 (  2.8%)    PrettifyVerilog
    2.7415 (  8.0%)  ExportVerilog
    0.0019 (  0.0%)  Rest
   34.1932 (100.0%)  Total

{
  totalTime: 34.216,
  maxMemory: 620072960
}
