Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Sun Oct 14 21:18:35 2018
| Host         : DESKTOP-19INJQ0 running 64-bit major release  (build 9200)
| Command      : report_methodology -file uBlaze_wrapper_methodology_drc_routed.rpt -pb uBlaze_wrapper_methodology_drc_routed.pb -rpx uBlaze_wrapper_methodology_drc_routed.rpx
| Design       : uBlaze_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 1          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 43         |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 2          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell uBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell uBlaze_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to in site SLICE_X34Y109 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell uBlaze_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1 is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[10] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[11] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[12] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[13] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[14] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[15] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[8] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[9] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on jc_pin10_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on jc_pin1_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on jc_pin2_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on jc_pin3_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on jc_pin4_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on jc_pin7_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on jc_pin8_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on jc_pin9_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[10] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[11] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[12] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[13] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[14] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[15] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[8] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[9] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '22' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/GPIO_uBlaze_N4/GPIO_uBlaze_N4/GPIO_uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_PmodACL2_0_0/src/PmodACL2_axi_quad_spi_0_0/PmodACL2_axi_quad_spi_0_0.xdc (Line: 49)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '21' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/GPIO_uBlaze_N4/GPIO_uBlaze_N4/GPIO_uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_PmodACL2_0_0/src/PmodACL2_axi_quad_spi_0_0/PmodACL2_axi_quad_spi_0_0.xdc (Line: 48)
Related violations: <none>


