
---------- Begin Simulation Statistics ----------
final_tick                                72723448500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 316997                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707100                       # Number of bytes of host memory used
host_op_rate                                   535442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.86                       # Real time elapsed on the host
host_tick_rate                             1488391367                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15488534                       # Number of instructions simulated
sim_ops                                      26161897                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072723                       # Number of seconds simulated
sim_ticks                                 72723448500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           1745646                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    15488534                       # Number of instructions committed
system.cpu.committedOps                      26161897                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 86331.182618                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 86331.182618                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  13954399696                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  13954399696                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       161638                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       161638                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8301210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8301210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 89830.416926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89830.416926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88830.904678                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88830.904678                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      8091077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8091077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18876335000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18876335000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       210133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        210133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18666038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18666038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       210130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       210130                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107412.525277                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107412.525277                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3505730000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3505730000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92115.834954                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92115.834954                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91129.169968                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91129.169968                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7605096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7605096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15584986000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15584986000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021763                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021763                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       169189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       169189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           63                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15412312000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15412312000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021755                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021755                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       169126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       169126                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs          360                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     16075495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16075495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 90849.781979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90849.781979                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89855.796612                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89855.796612                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     15696173                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15696173                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  34461321000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34461321000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023596                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       379322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         379322                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34078350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34078350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023592                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023592                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       379256                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       379256                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     16108135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16108135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83652.104573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83652.104573                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91246.971308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 86331.182618                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89861.559069                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     15696175                       # number of overall hits
system.cpu.dcache.overall_hits::total        15696175                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  34461321000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34461321000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025575                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       411960                       # number of overall misses
system.cpu.dcache.overall_misses::total        411960                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data           66                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37584080000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  13954399696                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51538479696                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025571                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       411894                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       161638                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       573532                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued       162609                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified       186366                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5534                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 572508                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             28.367566                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         32789802                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   613.613353                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   408.432454                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.599232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.398860                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1014                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.009766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            573532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          32789802                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.045807                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16269707                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches              1097                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       559604                       # number of writebacks
system.cpu.dcache.writebacks::total            559604                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8333850                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         36529                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     7774285                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4155                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     22379838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22379838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80183.153014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80183.153014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79183.153014                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79183.153014                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     22377897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22377897                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155635500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155635500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1941                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     22379838                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22379838                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80183.153014                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80183.153014                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79183.153014                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79183.153014                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     22377897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22377897                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    155635500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155635500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1941                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1941                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     22379838                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22379838                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80183.153014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80183.153014                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79183.153014                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79183.153014                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     22377897                       # number of overall hits
system.cpu.icache.overall_hits::total        22377897                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    155635500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155635500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1941                       # number of overall misses
system.cpu.icache.overall_misses::total          1941                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153694500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153694500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1941                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1941                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1430                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          11530.055641                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         44761617                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.290932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          44761617                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           504.290932                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22379838                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1430                       # number of writebacks
system.cpu.icache.writebacks::total              1430                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    22379838                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        145446897                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               145446896.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              6365008                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4392252                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1115277                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               10505740                       # Number of float alu accesses
system.cpu.num_fp_insts                      10505740                       # number of float instructions
system.cpu.num_fp_register_reads              6354554                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4219180                       # number of times the floating registers were written
system.cpu.num_func_calls                       87960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              26081776                       # Number of integer alu accesses
system.cpu.num_int_insts                     26081776                       # number of integer instructions
system.cpu.num_int_register_reads            66840902                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12453622                       # number of times the integer registers were written
system.cpu.num_load_insts                     8333817                       # Number of load instructions
system.cpu.num_mem_refs                      16108098                       # number of memory refs
system.cpu.num_store_insts                    7774281                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 18700      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                   9963991     38.09%     38.16% # Class of executed instruction
system.cpu.op_class::IntMult                       54      0.00%     38.16% # Class of executed instruction
system.cpu.op_class::IntDiv                     37338      0.14%     38.30% # Class of executed instruction
system.cpu.op_class::FloatAdd                     897      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1616      0.01%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5650      0.02%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6708      0.03%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11742      0.04%     38.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6342      0.02%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShift                    757      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   3      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::MemRead                  4140854     15.83%     54.26% # Class of executed instruction
system.cpu.op_class::MemWrite                 1495400      5.72%     59.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4192963     16.03%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            6278881     24.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   26161897                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     72723448500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86155.542658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86155.542658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76155.542658                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76155.542658                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148446000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148446000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.887687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.887687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131216000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131216000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.887687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.887687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1723                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        169126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            169126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89963.533317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89963.533317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79963.533317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79963.533317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               712                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   712                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  15151118500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15151118500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.995790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          168414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168414                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13466978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13466978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.995790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       168414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168414                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       242768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       161638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        404406                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91917.959732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 85868.110920                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89462.645987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81917.959732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 75868.110920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79462.645987                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher           80                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  21740252000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  13872680264                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35612932264                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.974255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.999505                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.984347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       236518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       161558                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          398076                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  19375072000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  12257100264                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31632172264                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.974255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.999505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.984347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       236518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       161558                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       398076                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1430                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       559604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       559604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       559604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           559604                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1941                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           411894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       161638                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               575473                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86155.542658                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91105.100363                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 85868.110920                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89601.076998                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76155.542658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81105.100363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 75868.110920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79601.076998                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6962                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher           80                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7260                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    148446000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  36891370500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  13872680264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50912496764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.887687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.983098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.999505                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.987384                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             404932                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       161558                       # number of demand (read+write) misses
system.l2.demand_misses::total                 568213                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131216000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  32842050500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  12257100264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45230366764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.887687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.983098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.999505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.987384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        404932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       161558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            568213                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1941                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          411894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       161638                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              575473                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 86155.542658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91105.100363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 85868.110920                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89601.076998                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76155.542658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81105.100363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 75868.110920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79601.076998                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 218                       # number of overall hits
system.l2.overall_hits::.cpu.data                6962                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher           80                       # number of overall hits
system.l2.overall_hits::total                    7260                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    148446000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  36891370500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  13872680264                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50912496764                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.887687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.983098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.999505                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.987384                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1723                       # number of overall misses
system.l2.overall_misses::.cpu.data            404932                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       161558                       # number of overall misses
system.l2.overall_misses::total                568213                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    131216000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  32842050500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  12257100264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45230366764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.887687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.983098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.999505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.987384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       404932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       161558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           568213                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         535743                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          855                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        17240                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.021787                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  9763775                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       3.847255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        77.026343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     20822.593204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 10006.544438                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.635455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.305376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943299                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           922                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31846                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.028137                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.971863                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    568511                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   9763775                       # Number of tag accesses
system.l2.tags.tagsinuse                 30910.011240                       # Cycle average of tags in use
system.l2.tags.total_refs                     1149408                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              525701                       # number of writebacks
system.l2.writebacks::total                    525701                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      66480.09                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                38383.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    525700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    404823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples    161558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     19633.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       499.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    500.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       462.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    462.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.57                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1516320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1516320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1516320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         356358898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    142178516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             500053734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      462640327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1516320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        356358898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    142178516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            962694061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      462640327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            462640327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       217434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.940009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.502063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.231085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58552     26.93%     26.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49522     22.78%     49.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49136     22.60%     72.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5931      2.73%     75.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23472     10.79%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2066      0.95%     86.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1627      0.75%     87.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2557      1.18%     88.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24571     11.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       217434                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               36358656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                36365632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    6976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33643072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             33644800                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       110272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        110272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         110272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25915648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     10339712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36365632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33644800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33644800                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       404932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher       161558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35290.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40084.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     34125.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       110272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25908672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher     10339712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1516319.732830051566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 356262973.420464277267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 142178516.190689176321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60805000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16231618295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher   5513194518                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       525700                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   3091027.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     33643072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 462616565.824707865715                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1624952947870                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        30347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1644639                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             496304                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        30347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          404932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       161558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              568213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525700                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525700                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    80.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             35747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            34316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33567                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000583379250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        30347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.720071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.385799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.703119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        30340     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  446334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  101609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    568213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                568213                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      568213                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 77.19                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   438497                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                    109                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 2840520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   72723433500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             21805617813                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  11153667813                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        30347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.322075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.291192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.028943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10779     35.52%     35.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              351      1.16%     36.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18516     61.01%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      0.22%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              633      2.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   525700                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525700                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     525700                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                83.29                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  437835                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           7084138980                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                770427420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     19460597430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            561.573874                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    270065750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2148900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8246637000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5090762997                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   14290639700                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  42676443053                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            442436640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                409476705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1954822080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2028566820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5079999600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2227412700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            40839588705                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          56013799300                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1371899520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6797747610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                782129880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     19782423990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            561.536724                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    275656250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2145780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8339554500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4913526980                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   13666426215                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  43382504555                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            446761920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                415685325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1886838720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2027695740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5072623920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2245235460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            40836887055                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          56635219285                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             1372113540                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1671628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1671628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1671628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70010432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     70010432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70010432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3229536575                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3001001140                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            568213                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  568213    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              568213                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       535203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1103415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             399799                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525700                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9502                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168414                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        399799                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1719572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1724884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72520704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72736448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  72723448500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1193340199                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2911500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         860298000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  33644864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1111216                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000489                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022100                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1110673     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    543      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1111216                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       573938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          540                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1149411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            540                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          535743                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            406347                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1085305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22946                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169126                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       404406                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
