/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [25:0] _03_;
  wire [16:0] _04_;
  reg [16:0] _05_;
  reg [5:0] _06_;
  wire [39:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(_01_ ? celloutsig_0_2z : _00_);
  assign celloutsig_1_5z = !(celloutsig_1_2z[4] ? celloutsig_1_3z : celloutsig_1_0z);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _05_ <= 17'h00000;
    else _05_ <= { celloutsig_0_27z[10:0], _04_[5:1], celloutsig_0_9z };
  reg [39:0] _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _11_ <= 40'h0000000000;
    else _11_ <= { in_data[93:55], celloutsig_0_0z };
  assign { _07_[39], _01_, _07_[37:21], _03_[25:24], _02_, _00_, _03_[21:15], _07_[9:0] } = _11_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _06_ <= 6'h00;
    else _06_ <= { celloutsig_0_6z[6:4], celloutsig_0_12z };
  reg [4:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 5'h00;
    else _13_ <= { celloutsig_0_6z[4], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z };
  assign _04_[5:1] = _13_;
  assign celloutsig_0_4z = { _03_[20:18], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } & in_data[21:13];
  assign celloutsig_1_9z = { celloutsig_1_2z[8:3], celloutsig_1_4z } & { in_data[174:172], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_10z = { celloutsig_1_2z[5:0], celloutsig_1_5z, celloutsig_1_5z } & { in_data[156:155], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_7z } & { _07_[8:7], celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_4z[7:4], celloutsig_0_7z, celloutsig_0_11z } & { celloutsig_0_6z[7:3], celloutsig_0_8z };
  assign celloutsig_0_44z = { _06_[4:3], celloutsig_0_0z } && { _07_[34], celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[117:96] && in_data[119:98];
  assign celloutsig_1_12z = { celloutsig_1_10z[6], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z } && { in_data[142], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_3z } && { celloutsig_1_10z[5], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[22:9], celloutsig_0_5z } && { celloutsig_0_6z[7:2], celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_6z[7:0], celloutsig_0_8z, celloutsig_0_8z } && { celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_0z = ! in_data[41:25];
  assign celloutsig_1_14z = ! { celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_5z = ! { _07_[21], _03_[25:24], _02_, _00_, _03_[21:15], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_8z = ! celloutsig_0_4z[6:0];
  assign celloutsig_0_9z = ! { _03_[16:15], _07_[9:2], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_16z = ! { in_data[50:47], celloutsig_0_0z };
  assign celloutsig_0_17z = ! _07_[29:22];
  assign celloutsig_0_20z = ! { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_43z = _05_[12] & ~(celloutsig_0_20z);
  assign celloutsig_1_3z = in_data[165] & ~(celloutsig_1_1z);
  assign celloutsig_1_4z = celloutsig_1_1z & ~(celloutsig_1_0z);
  assign celloutsig_1_6z = celloutsig_1_0z & ~(celloutsig_1_3z);
  assign celloutsig_1_7z = celloutsig_1_4z & ~(celloutsig_1_1z);
  assign celloutsig_1_15z = celloutsig_1_2z[4] & ~(celloutsig_1_1z);
  assign celloutsig_0_24z = celloutsig_0_13z & ~(celloutsig_0_0z);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(in_data[16]);
  assign celloutsig_1_2z = in_data[121:113] | { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_12z } | celloutsig_1_10z[5:2];
  assign celloutsig_1_18z = celloutsig_1_16z | in_data[170:167];
  assign celloutsig_0_6z = in_data[71:63] | { in_data[69:64], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_27z = { _07_[21], _03_[25:24], _02_, _00_, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_16z } | { celloutsig_0_6z[8], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_20z };
  assign celloutsig_1_1z = ~^ in_data[166:161];
  assign celloutsig_1_11z = ~^ { in_data[142:135], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_19z = ~^ { in_data[151:148], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_0_7z = ~^ _07_[37:35];
  assign celloutsig_0_10z = ~^ in_data[16:6];
  assign celloutsig_0_21z = ~^ { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_20z };
  assign { _03_[23:22], _03_[13], _03_[11:3], _03_[0] } = { _02_, _00_, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_17z };
  assign { _04_[16:6], _04_[0] } = { celloutsig_0_27z[10:0], celloutsig_0_9z };
  assign { _07_[38], _07_[20:10] } = { _01_, _03_[25:24], _02_, _00_, _03_[21:15] };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
