
AVRASM ver. 2.2.7  D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm Wed Jan 23 00:59:30 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\Atmel\ATmega_DFP\1.3.300\avrasm\inc\m328pdef.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(53): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Delays.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(55): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Macros.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(57): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Temperature.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(199): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Init.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(201): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Interupts.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(203): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Menu.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(205): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Display.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(207): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Constants.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\Atmel\ATmega_DFP\1.3.300\avrasm\inc\m328pdef.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(53): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Delays.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(55): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Macros.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(57): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Temperature.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(199): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Init.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(201): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Interupts.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(203): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Menu.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(205): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Display.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(207): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Constants.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Arduino1.asm
                                 ;
                                 ; Created: 05.01.2019 20:02:43
                                 ; Author : Vit
                                 ;
                                 
                                 
                                 ; Replace with your application code
                                 
                                 	.def temp = R16
                                 	.def common = R17
                                 	.def sys = R18
                                 
                                 	.def digit0 = r19
                                 	.def digit1 = r20
                                 	.def twoPoints = r21
                                 	.def inMacro = r22
                                 	.def timerH = r23
                                 	.def timerL = r24
                                 	.def halfSecond = r25
                                 
                                 ;=================================================================
                                 .dseg
                                 // Values of 4 digits in indicator
                                 //Digit_display:		.byte 4
000100                           blink:				.byte 1
000101                           buttons:			.byte 3
000104                           Seconds:			.byte 1
000105                           Minutes:			.byte 1
000106                           Hours:				.byte 1
000107                           LeftButton:			.byte 1
000108                           DisplayType:		.byte 1
000109                           CurrentRightButton: .byte 1
00010a                           Seconds5:			.byte 1
00010b                           TicTac:				.byte 1
00010c                           DS:					.byte 1
00010d                           Temperature:		.byte 2
00010f                           SecondsTemperature:	.byte 1
                                 ;MainDisplay:		.byte 1
                                 ;=================================================================
                                 .cseg
000000 c05a                      .org 0 rjmp Reset
000002 940c 0290                 .org 0x0002 jmp EXT_INT0 ; IRQ0 Handler
000004 940c 02b2                 .org 0x0004 jmp EXT_INT1 ; IRQ1 Handler
                                 //.org 0x0006 jmp PCINT0 ; PCINT0 Handler
                                 //.org 0x0008 jmp PCINT1_INT ; PCINT1 Handler
                                 //.org 0x000A jmp PCINT2 ; PCINT2 Handler
00001a c29e                      .org 0x001A rjmp TIM1_OVF
                                 
                                 .equ OneWire = 4 ; PortC bit = 4
                                 
                                 #include "Delays.inc"
                                 
                                  * Delays.inc
                                  *
                                  *  Created: 20.01.2019 12:22:21
                                  *   Author: Vit
                                  */ 
                                 
                                 ; Delay 8 000 cycles
                                 ; 1ms at 8.0 MHz
                                 Delay_1ms:
00001b e07b                          ldi  timerH, 11
00001c e683                          ldi  timerL, 99
00001d 958a                      L1: dec  timerL
00001e f7f1                          brne L1
00001f 957a                          dec  timerH
000020 f7e1                          brne L1
000021 9508                      	ret
                                 
                                 ; Delay 80 000 cycles
                                 ; 10ms at 8.0 MHz
                                 Delay_10ms:
000022 e678                          ldi  timerH, 104
000023 ee85                          ldi  timerL, 229
000024 958a                      L10: dec  timerL
000025 f7f1                          brne L10
000026 957a                          dec  timerH
000027 f7e1                          brne L10
000028 9508                      	ret
                                 
                                 ; Delay 240 000 cycles
                                 ; 15ms at 16.0 MHz
                                 Delay_15ms:
000029 e022                          ldi  r18, 2
00002a e338                          ldi  r19, 56
00002b ea4e                          ldi  r20, 174
00002c 954a                      L15: dec  r20
00002d f7f1                          brne L15
00002e 953a                          dec  r19
00002f f7e1                          brne L15
000030 952a                          dec  r18
000031 f7d1                          brne L15
000032 9508                      	ret
                                 
                                 
                                 ; Delay 800 000 cycles
                                 ; 50ms at 16.0 MHz
                                 Delay_50ms:
000033 e025                          ldi  r18, 5
000034 e03f                          ldi  r19, 15
000035 ef42                          ldi  r20, 242
000036 954a                      L50: dec  r20
000037 f7f1                          brne L50
000038 953a                          dec  r19
000039 f7e1                          brne L50
00003a 952a                          dec  r18
00003b f7d1                          brne L50
00003c 9508                      	ret
                                 
                                 ; Delay 1 040 000 cycles
                                 ; 65ms at 16.0 MHz
                                 Delay_65ms:
00003d e026                          ldi  r18, 6
00003e e437                          ldi  r19, 71
00003f ea41                          ldi  r20, 161
000040 954a                      L65: dec  r20
000041 f7f1                          brne L65
000042 953a                          dec  r19
000043 f7e1                          brne L65
000044 952a                          dec  r18
000045 f7d1                          brne L65
000046 9508                          ret
                                 
                                 
                                 ; Delay 1 600 000 cycles
                                 ; 100ms at 16.0 MHz
                                 Delay_100ms:
000047 e029                          ldi  r18, 9
000048 e13e                          ldi  r19, 30
000049 ee45                          ldi  r20, 229
00004a 954a                      L100: dec  r20
00004b f7f1                          brne L100
00004c 953a                          dec  r19
00004d f7e1                          brne L100
00004e 952a                          dec  r18
00004f f7d1                          brne L100
000050 9508                          ret
                                 
                                 ; Delay 7 680 000 cycles
                                 ; 480ms at 16.0 MHz
                                 Delay_480ms:
000051 e227                          ldi  r18, 39
000052 ef36                          ldi  r19, 246
000053 ee4c                          ldi  r20, 236
000054 954a                      L480: dec  r20
000055 f7f1                          brne L480
000056 953a                          dec  r19
000057 f7e1                          brne L480
000058 952a                          dec  r18
000059 f7d1                          brne L480
00005a 9508                      	ret
                                 
                                 #include "Macros.inc"
                                 
                                  * Macros.inc
                                  *
                                  *  Created: 20.01.2019 12:15:43
                                  *   Author: Vit
                                  */ 
                                 
                                 .macro SwapBitInRegister  ; Using T flag swap bit: @0 = Rd, @1 = bit index				
                                 				bst @0, @1 ; Store bit @1 of temp in T Flag
                                 				SBRC @0, @1
                                 				clt
                                 				SBRS @0, @1
                                 				set
                                 				bld @0, @1 ; Load T Flag into bit @1 of temp
                                 .endmacro
                                 
                                 /*.macro SwapBitInRegister  ; Using T flag swap bit: @0 = Rd, @1 = bit index				
                                 				bst @0, @1 ; Store bit @1 of temp in T Flag
                                 				SBRC @0, @1
                                 				clt
                                 				SBRS @0, @1
                                 				set
                                 				bld @0, @1 ; Load T Flag into bit @1 of temp
                                 .endmacro*/
                                 
                                 .macro TimerAddSecond
                                 lds temp, TicTac
                                 cpi temp, 0
                                 breq notictac
                                 
                                 lds temp, Seconds
                                 lds common, Minutes
                                 lds sys, Hours
                                 
                                 inc temp				; add 1 second
                                 
                                 cpi temp, 60
                                 brne update_second
                                 eor temp, temp			; if not equal
                                 inc common				; add 1 minute
                                 
                                 update_second:
                                 sts Seconds, temp
                                 
                                 cpi common, 60
                                 brne update_minute
                                 eor common, common
                                 inc sys
                                 
                                 update_minute:
                                 sts Minutes, common
                                 
                                 cpi sys, 24
                                 brne update_hour
                                 eor sys, sys
                                 
                                 update_hour:
                                 sts Hours, sys
                                 
                                 notictac:
                                 .endmacro
                                 
                                 .macro GradeNumber // @0 - data_segment (Second), @1 - low_digit, @2 - high_digit data_segment
                                 lds temp, @0
                                 ldi sys, 10
                                 eor timerH, timerH
                                 eor timerL, timerL
                                 loop_divide:
                                 mov timerL, temp
                                 sbc temp, sys
                                 brcs secondigit
                                 inc timerH
                                 rjmp loop_divide
                                 secondigit:
                                 mov @1, timerH
                                 mov @2, timerL
                                 .endmacro
                                 
                                 .macro Get_constant // @0 register - number, @1 digits - display number address
                                 ldi ZH,High(@1<<1)
                                 ldi ZL,Low(@1<<1)   ; 
                                 
                                 mov inMacro, @0
                                 
                                 add ZL, inMacro            ; 0-  
                                 ldi inMacro, 0 
                                 adc ZH, inMacro
                                 
                                 lpm @0, Z                    ; 
                                 .endmacro
                                 
                                 .macro ComposeTemperature			; @0 - LS BYTE, @1 - MS BYTE, 1111 - are left, return @0 - temperature, @1 - sign
                                 	andi @0, 0b11110000
                                 	andi @1, 0b00001111
                                 	or @0, @1
                                 	eor @1, @1
                                 	sbrc @0, 7
                                 	rjmp negative
                                 	rjmp notnegative
                                 	negative:
                                 	cbr @0, 7
                                 	sbr @1, 0
                                 	notnegative:
                                 .endmacro
                                 
                                 #include "Temperature.inc"
                                 
                                  * Temperature.inc
                                  *
                                  *  Created: 20.01.2019 16:10:29
                                  *   Author: Vit
                                  */ 
                                 ;==============================================
                                 
                                 .macro OneWireReset
                                 	; 1-wire				
                                 				sbi	DDRC, OneWire
                                 				sbi	PORTC, OneWire
                                 				rcall Delay_10ms
                                 
                                 				cbi	PORTC, OneWire	; out 0
                                 				rcall Delay_480ms
                                 
                                 				cbi	DDRC, OneWire	; in
                                 				rcall Delay_50ms
                                 				; presence
                                 
                                 				sbic PINC, OneWire	; if 0
                                 				rjmp noDS
                                 				ldi temp, 1
                                 				sts DS, temp
                                 				ldi temp, 4
                                 				sts LeftButton, temp
                                 				rjmp skipNoDS
                                 
                                 				noDS: ; DS not exists
                                 				ldi temp, 0
                                 				sts DS, temp
                                 
                                 				skipNoDS:
                                 .endm
                                 
                                 .macro ClearOneWire
                                 				sbi	DDRC, OneWire
                                 				cbi	PORTC, OneWire
                                 .endm
                                 
                                 .macro WriteBit ; @0 - register, @1 - bit index
                                 	sbi	DDRC, OneWire
                                 	cbi	PORTC, OneWire
                                 	rcall Delay_1ms
                                 	;rcall Delay_1ms
                                 
                                 	sbrc @0, @1
                                 	cbi	DDRC, OneWire ; bit = 1
                                 	sbrs @0, @1
                                 	nop ;cbi	PORTC, OneWire bit = 0
                                 
                                 	rcall Delay_65ms
                                 .endm
                                 
                                 .macro OneWireWrite ; @0 - register
                                 	WriteBit @0, 0
                                 	WriteBit @0, 1
                                 	WriteBit @0, 2
                                 	WriteBit @0, 3
                                 	WriteBit @0, 4
                                 	WriteBit @0, 5
                                 	WriteBit @0, 6
                                 	WriteBit @0, 7
                                 .endm
                                 
                                 .macro ReadBit
                                 	sbi	DDRC, OneWire
                                 	cbi	PORTC, OneWire
                                 	rcall Delay_1ms
                                 	rcall Delay_1ms
                                 
                                 	cbi	DDRC, OneWire	; out 0
                                 	; delay 15 mc
                                 	rcall Delay_15ms
                                 	
                                 	sbic PC4, OneWire
                                 	sbr	@0, @1
                                 	sbis PC4, OneWire
                                 	cbr	@0, @1
                                 
                                 	rcall Delay_50ms
                                 .endm
                                 
                                 .macro OneWireRead
                                 	ReadBit @0, 0
                                 	ReadBit @0, 1
                                 	ReadBit @0, 2
                                 	ReadBit @0, 3
                                 	ReadBit @0, 4
                                 	ReadBit @0, 5
                                 	ReadBit @0, 6
                                 	ReadBit @0, 7
                                 .endm
                                 
                                 Reset: // 
00005b e008                      				ldi temp, high(RAMEND) //  
00005c bf0e                      				out sph, temp
00005d ef0f                      				ldi temp, low(RAMEND)
00005e bf0d                      				out spl, temp  
00005f 94f8                      				cli
                                 
000060 2700                      				eor temp, temp
000061 9300 0108                 				sts DisplayType, temp
000063 9300 010b                 				sts TicTac, temp
000065 9300 0107                 				sts LeftButton, temp
                                 				//sts RightButton, temp
                                 				;sts MainDisplay, temp
                                 				;ldi temp, 1
                                 				/*sts RightButton + 1, temp
                                 				sts RightButton + 2, temp
                                 				sts RightButton + 3, temp*/
000067 9300 0109                 				sts CurrentRightButton, temp
000069 e002                      				ldi temp, 2
00006a 9300 010a                 				sts Seconds5, temp
00006c e00a                      				ldi temp, 10
00006d 9300 010f                 				sts SecondsTemperature, temp
00006f e00a                      				ldi temp, 10
000070 9300 010d                 				sts Temperature, temp
                                 
000072 e000                      				ldi temp, 0
000073 9300 0104                 				sts Seconds, temp
000075 9300 0105                 				sts Minutes, temp
000077 9300 0106                 				sts Hours, temp
                                 				
000079 d201                      				rcall Init_TIMER1
00007a d208                      				rcall Init_PORTS
00007b d20e                      				rcall Init_Ext_Interups
                                 
00007c 9a3c
00007d 9a44
00007e dfa3
00007f 9844
000080 dfd0
000081 983c
000082 dfb0
000083 9934
000084 c007
000085 e001
000086 9300 010c
000088 e004
000089 9300 0107
00008b c003
00008c e000
00008d 9300 010c                 				OneWireReset
00008f 9a3c
000090 9844                      				ClearOneWire
                                 				
000091 2799                      				eor halfSecond, halfSecond
                                 				
000092 d01b                      				rcall Timer_restart
000093 9478                      				sei
                                 ;*********************************************************
                                 ;MAIN 0x00D
                                 ;*********************************************************
                                 Main:   
                                 
000094 9100 010a                 				lds temp, Seconds5
000096 3000                      				cpi temp, 0
000097 f011                      				breq showOthers
000098 d305                      				rcall DisplayMenu
000099 c013                      				rjmp EndMain
                                 
                                 				showOthers:
00009a 9100 0108                 				lds temp, DisplayType
                                 				;============================
00009c 3000                      				cpi temp, 0
00009d f419                      				brne mainD1
                                 				; display show time
00009e d2a8                      				rcall DisplayTwoPoints
00009f d345                      				rcall Display
0000a0 c00c                      				rjmp EndMain
                                 
                                 				mainD1:
0000a1 3001                      				cpi temp, 1
0000a2 f419                      				brne mainD2
                                 				; display show time
0000a3 d2a3                      				rcall DisplayTwoPoints
0000a4 d340                      				rcall Display
0000a5 c007                      				rjmp EndMain
                                 
                                 				mainD2:
0000a6 3002                      				cpi temp, 2
0000a7 f409                      				brne mainD3
                                 				; turn off display
0000a8 f021                      				breq EndMain
                                 
                                 				mainD3:
0000a9 3003                      				cpi temp, 3
0000aa f411                      				brne EndMain
                                 				; display show temperature
                                 				/*lds temp, SecondsTemperature
                                 				cpi temp, 0
                                 				breq showTemperature*/
0000ab d2a7                      				rcall DisplayTemperature
0000ac c000                      				rjmp EndMain
                                 				
                                 				;rjmp EndMain
                                 EndMain: ;================================================
0000ad cfe6                      				rjmp Main
                                 
                                 ;*********************************************************
                                 Timer_restart:			; 0.5 sec 
0000ae e805                      				ldi temp, $85
0000af 9300 0085                 				sts TCNT1H, temp
0000b1 ee0e                      				ldi temp, $EE
0000b2 9300 0084                 				sts TCNT1L, temp	
0000b4 9508                      				ret
                                 ;========================
                                 GetTemperature0:
                                 				/*OneWireReset
                                 				lds temp, DS
                                 				cpi temp, 1
                                 				breq yesDS0
                                 				rjmp NoDS0
                                 				; DS
                                 				yesDS0:*/
                                 
0000b5 ec1c                      				ldi common, $CC
0000b6 9a3c
0000b7 9844
0000b8 df62
0000b9 fd10
0000ba 983c
0000bb ff10
0000bc 0000
0000bd df7f
0000be 9a3c
0000bf 9844
0000c0 df5a
0000c1 fd11
0000c2 983c
0000c3 ff11
0000c4 0000
0000c5 df77
0000c6 9a3c
0000c7 9844
0000c8 df52
0000c9 fd12
0000ca 983c
0000cb ff12
0000cc 0000
0000cd df6f
0000ce 9a3c
0000cf 9844
0000d0 df4a
0000d1 fd13
0000d2 983c
0000d3 ff13
0000d4 0000
0000d5 df67
0000d6 9a3c
0000d7 9844
0000d8 df42
0000d9 fd14
0000da 983c
0000db ff14
0000dc 0000
0000dd df5f
0000de 9a3c
0000df 9844
0000e0 df3a
0000e1 fd15
0000e2 983c
0000e3 ff15
0000e4 0000
0000e5 df57
0000e6 9a3c
0000e7 9844
0000e8 df32
0000e9 fd16
0000ea 983c
0000eb ff16
0000ec 0000
0000ed df4f
0000ee 9a3c
0000ef 9844
0000f0 df2a
0000f1 fd17
0000f2 983c
0000f3 ff17
0000f4 0000
0000f5 df47                      				OneWireWrite common
0000f6 e414                      				ldi common, $44
0000f7 9a3c
0000f8 9844
0000f9 df21
0000fa fd10
0000fb 983c
0000fc ff10
0000fd 0000
0000fe df3e
0000ff 9a3c
000100 9844
000101 df19
000102 fd11
000103 983c
000104 ff11
000105 0000
000106 df36
000107 9a3c
000108 9844
000109 df11
00010a fd12
00010b 983c
00010c ff12
00010d 0000
00010e df2e
00010f 9a3c
000110 9844
000111 df09
000112 fd13
000113 983c
000114 ff13
000115 0000
000116 df26
000117 9a3c
000118 9844
000119 df01
00011a fd14
00011b 983c
00011c ff14
00011d 0000
00011e df1e
00011f 9a3c
000120 9844
000121 def9
000122 fd15
000123 983c
000124 ff15
000125 0000
000126 df16
000127 9a3c
000128 9844
000129 def1
00012a fd16
00012b 983c
00012c ff16
00012d 0000
00012e df0e
00012f 9a3c
000130 9844
000131 dee9
000132 fd17
000133 983c
000134 ff17
000135 0000
000136 df06                      				OneWireWrite common
000137 df19                      				rcall Delay_480ms
000138 df0e                      				rcall Delay_100ms
000139 df0d                      				rcall Delay_100ms
00013a 9508                      				ret
                                 
                                 GetTemperature1:
                                 				/*OneWireReset
                                 				lds temp, DS
                                 				cpi temp, 1
                                 				breq yesDS1
                                 				rjmp NoDS1
                                 				; DS
                                 				yesDS1:*/
                                 
00013b ec1c                      				ldi common, $CC
00013c 9a3c
00013d 9844
00013e dedc
00013f fd10
000140 983c
000141 ff10
000142 0000
000143 def9
000144 9a3c
000145 9844
000146 ded4
000147 fd11
000148 983c
000149 ff11
00014a 0000
00014b def1
00014c 9a3c
00014d 9844
00014e decc
00014f fd12
000150 983c
000151 ff12
000152 0000
000153 dee9
000154 9a3c
000155 9844
000156 dec4
000157 fd13
000158 983c
000159 ff13
00015a 0000
00015b dee1
00015c 9a3c
00015d 9844
00015e debc
00015f fd14
000160 983c
000161 ff14
000162 0000
000163 ded9
000164 9a3c
000165 9844
000166 deb4
000167 fd15
000168 983c
000169 ff15
00016a 0000
00016b ded1
00016c 9a3c
00016d 9844
00016e deac
00016f fd16
000170 983c
000171 ff16
000172 0000
000173 dec9
000174 9a3c
000175 9844
000176 dea4
000177 fd17
000178 983c
000179 ff17
00017a 0000
00017b dec1                      				OneWireWrite common
00017c eb1e                      				ldi common, $BE
00017d 9a3c
00017e 9844
00017f de9b
000180 fd10
000181 983c
000182 ff10
000183 0000
000184 deb8
000185 9a3c
000186 9844
000187 de93
000188 fd11
000189 983c
00018a ff11
00018b 0000
00018c deb0
00018d 9a3c
00018e 9844
00018f de8b
000190 fd12
000191 983c
000192 ff12
000193 0000
000194 dea8
000195 9a3c
000196 9844
000197 de83
000198 fd13
000199 983c
00019a ff13
00019b 0000
00019c dea0
00019d 9a3c
00019e 9844
00019f de7b
0001a0 fd14
0001a1 983c
0001a2 ff14
0001a3 0000
0001a4 de98
0001a5 9a3c
0001a6 9844
0001a7 de73
0001a8 fd15
0001a9 983c
0001aa ff15
0001ab 0000
0001ac de90
0001ad 9a3c
0001ae 9844
0001af de6b
0001b0 fd16
0001b1 983c
0001b2 ff16
0001b3 0000
0001b4 de88
0001b5 9a3c
0001b6 9844
0001b7 de63
0001b8 fd17
0001b9 983c
0001ba ff17
0001bb 0000
0001bc de80                      				OneWireWrite common
                                 
0001bd 9a3c
0001be 9844
0001bf de5b
0001c0 de5a
0001c1 983c
0001c2 de66
0001c3 9924
0001c4 6010
0001c5 9b24
0001c6 7f1f
0001c7 de6b
0001c8 9a3c
0001c9 9844
0001ca de50
0001cb de4f
0001cc 983c
0001cd de5b
0001ce 9924
0001cf 6011
0001d0 9b24
0001d1 7f1e
0001d2 de60
0001d3 9a3c
0001d4 9844
0001d5 de45
0001d6 de44
0001d7 983c
0001d8 de50
0001d9 9924
0001da 6012
0001db 9b24
0001dc 7f1d
0001dd de55
0001de 9a3c
0001df 9844
0001e0 de3a
0001e1 de39
0001e2 983c
0001e3 de45
0001e4 9924
0001e5 6013
0001e6 9b24
0001e7 7f1c
0001e8 de4a
0001e9 9a3c
0001ea 9844
0001eb de2f
0001ec de2e
0001ed 983c
0001ee de3a
0001ef 9924
0001f0 6014
0001f1 9b24
0001f2 7f1b
0001f3 de3f
0001f4 9a3c
0001f5 9844
0001f6 de24
0001f7 de23
0001f8 983c
0001f9 de2f
0001fa 9924
0001fb 6015
0001fc 9b24
0001fd 7f1a
0001fe de34
0001ff 9a3c
000200 9844
000201 de19
000202 de18
000203 983c
000204 de24
000205 9924
000206 6016
000207 9b24
000208 7f19
000209 de29
00020a 9a3c
00020b 9844
00020c de0e
00020d de0d
00020e 983c
00020f de19
000210 9924
000211 6017
000212 9b24
000213 7f18
000214 de1e                      				OneWireRead common
000215 9a3c
000216 9844
000217 de03
000218 de02
000219 983c
00021a de0e
00021b 9924
00021c 6020
00021d 9b24
00021e 7f2f
00021f de13
000220 9a3c
000221 9844
000222 ddf8
000223 ddf7
000224 983c
000225 de03
000226 9924
000227 6021
000228 9b24
000229 7f2e
00022a de08
00022b 9a3c
00022c 9844
00022d dded
00022e ddec
00022f 983c
000230 ddf8
000231 9924
000232 6022
000233 9b24
000234 7f2d
000235 ddfd
000236 9a3c
000237 9844
000238 dde2
000239 dde1
00023a 983c
00023b dded
00023c 9924
00023d 6023
00023e 9b24
00023f 7f2c
000240 ddf2
000241 9a3c
000242 9844
000243 ddd7
000244 ddd6
000245 983c
000246 dde2
000247 9924
000248 6024
000249 9b24
00024a 7f2b
00024b dde7
00024c 9a3c
00024d 9844
00024e ddcc
00024f ddcb
000250 983c
000251 ddd7
000252 9924
000253 6025
000254 9b24
000255 7f2a
000256 dddc
000257 9a3c
000258 9844
000259 ddc1
00025a ddc0
00025b 983c
00025c ddcc
00025d 9924
00025e 6026
00025f 9b24
000260 7f29
000261 ddd1
000262 9a3c
000263 9844
000264 ddb6
000265 ddb5
000266 983c
000267 ddc1
000268 9924
000269 6027
00026a 9b24
00026b 7f28
00026c ddc6                      				OneWireRead sys
                                 
00026d 7f10
00026e 702f
00026f 2b12
000270 2722
000271 fd17
000272 c001
000273 c002
000274 7f18
000275 6020                      				ComposeTemperature common, sys
000276 9310 010d                 				sts Temperature, common
000278 9320 010e                 				sts Temperature + 1, sys
                                 				; NoDS
                                 				;NoDS1:
00027a 9508                      				ret
                                 ;=========================================================
                                 #include "Init.inc"
                                 
                                  * Init.inc
                                  *
                                  *  Created: 20.01.2019 12:13:39
                                  *   Author: Vit
                                  */ 
                                 
                                  Init_TIMER1:
00027b e004                      				ldi temp, 0b00000100
00027c 9300 0081                 				sts TCCR1B, temp
00027e e001                      				ldi temp, 0b00000001
00027f 9300 006f                 				sts TIMSK1, temp
000281 de2c                      				rcall Timer_restart
000282 9508                      				ret
                                 
                                 Init_PORTS:
000283 e30f                      				ldi temp, 0b00111111
000284 b904                      				out DDRB, temp
000285 ef03                      				ldi temp, 0b11110011	; bits 2 and 3 buttons input
000286 b90a                      				out DDRD, temp
000287 e30f                      				ldi temp, 0b00111111
000288 b907                      				out DDRC, temp
000289 9508                      				ret
                                 
                                 Init_Ext_Interups:
                                 				/*ldi temp, 0b00000010
                                 				sts PCICR, temp
                                 				ldi temp, 0b00111000
                                 				sts PCMSK1, temp*/
00028a e00a                      				ldi temp, 0b00001010
00028b 9300 0069                 				sts EICRA, temp
00028d e003                      				ldi temp, 0b00000011
00028e bb0d                      				out EIMSK, temp
00028f 9508                      				ret
                                 
                                 #include "Interupts.inc"
                                 
                                  * Interupts.inc
                                  *
                                  *  Created: 20.01.2019 12:05:40
                                  *   Author: Vit
                                  */ 
                                 
                                 EXT_INT0:
000290 94f8                      cli
000291 9120 0107                 lds sys, LeftButton
000293 9523                      inc sys
000294 3025                      cpi sys, 5
000295 f409                      brne exitInt0
000296 2722                      eor sys, sys
                                 exitInt0:
000297 9320 0107                 sts LeftButton, sys 
                                 ; set CurrentRightButton
                                 left0:
000299 3020                      cpi sys, 0
00029a f419                      brne left1
00029b 9100 0108                 lds temp, DisplayType
00029d c00d                      rjmp lbupdate
                                 left1:
00029e 3021                      cpi sys, 1
00029f f419                      brne left2
0002a0 9100 010b                 lds temp, TicTac
0002a2 c008                      rjmp lbupdate
                                 left2:
0002a3 3022                      cpi sys, 2
0002a4 f411                      brne left3
0002a5 e000                      ldi temp, 0
0002a6 c004                      rjmp lbupdate
                                 left3:
0002a7 3023                      cpi sys, 3
0002a8 f411                      brne left4
0002a9 e000                      ldi temp, 0
0002aa c000                      rjmp lbupdate
                                 left4:
                                 
                                 lbupdate:
0002ab 9300 0109                 sts CurrentRightButton, temp
                                 ; event
0002ad e022                      ldi sys, 2
0002ae 9320 010a                 sts Seconds5, sys
0002b0 9478                      sei
0002b1 9518                      reti
                                 
                                 ;=====================================================
                                 EXT_INT1:
0002b2 94f8                      cli
0002b3 d03d                      rcall MenuL
                                 ; event
0002b4 e022                      ldi sys, 2
0002b5 9320 010a                 sts Seconds5, sys
0002b7 9478                      sei
0002b8 9518                      reti
                                 
                                 ;=====================================================
                                 TIM1_OVF:		; 0.5 second
0002b9 94f8                      				cli
0002ba fb50
0002bb fd50
0002bc 94e8
0002bd ff50
0002be 9468
0002bf f950                      				SwapBitInRegister twoPoints, 0
0002c0 9593                      				inc halfSecond
0002c1 3092                      				cpi halfSecond, 2
0002c2 f521                      				brne Continue
                                 				; ========== 1 sec ============
0002c3 9100 010b
0002c5 3000
0002c6 f0c1
0002c7 9100 0104
0002c9 9110 0105
0002cb 9120 0106
0002cd 9503
0002ce 330c
0002cf f411
0002d0 2700
0002d1 9513
0002d2 9300 0104
0002d4 331c
0002d5 f411
0002d6 2711
0002d7 9523
0002d8 9310 0105
0002da 3128
0002db f409
0002dc 2722
0002dd 9320 0106                 				TimerAddSecond
0002df 2799                      				eor halfSecond, halfSecond
                                 
                                 				; display menu
0002e0 9100 010a                 				lds temp, Seconds5
0002e2 3000                      				cpi temp, 0
0002e3 f019                      				breq Continue
0002e4 950a                      				dec temp
0002e5 9300 010a                 				sts Seconds5, temp
                                 
                                 				Continue:
                                 				; get temperature
0002e7 9100 010f                 				lds temp, SecondsTemperature
0002e9 3000                      				cpi temp, 0
0002ea f019                      				breq getT
0002eb 950a                      				dec temp
0002ec 9300 010f                 				sts SecondsTemperature, temp
                                 
                                 				getT:
                                 
                                 				; =============================
0002ee ddbf                      				rcall Timer_restart
0002ef 9478                      				sei
0002f0 9518                      				reti
                                 
                                 
                                 #include "Menu.inc"
                                 
                                  * Menu.inc
                                  *
                                  *  Created: 20.01.2019 11:58:43
                                  *   Author: Vit
                                  */ 
                                 
                                  ;========================
                                 MenuL:
0002f1 9120 0107                 lds sys, LeftButton
                                 
0002f3 3020                      cpi sys, 0
0002f4 f459                      brne menu1
                                 ; 0 display h:m, m:s, temperature, turn off display
0002f5 9110 0108                 lds common, DisplayType
0002f7 9513                      inc common
0002f8 3014                      cpi common, 4
0002f9 f409                      brne exitMenu0
0002fa 2711                      eor common, common
                                 exitMenu0:
0002fb 9310 0108                 sts DisplayType, common
0002fd 9310 0109                 sts CurrentRightButton, common
0002ff c045                      rjmp exitMenu
                                 
                                 menu1:
000300 3021                      cpi sys, 1
000301 f459                      brne menu2
                                 ; 1 stop/start waytch
000302 9110 010b                 lds common, TicTac
000304 9513                      inc common
000305 3012                      cpi common, 2
000306 f409                      brne exitMenu1
000307 2711                      eor common, common
                                 exitMenu1:
000308 9310 010b                 sts TicTac, common
00030a 9310 0109                 sts CurrentRightButton, common
00030c c038                      rjmp exitMenu
                                 
                                 menu2:
00030d 3022                      cpi sys, 2
00030e f449                      brne menu3
                                 
                                 exitMenu2:
00030f 2711                      eor common, common
000310 9310 0109                 sts CurrentRightButton, common
000312 9110 0106                 lds common, Hours
000314 9513                      inc common
000315 9310 0106                 sts Hours, common
000317 c02d                      rjmp exitMenu
                                 
                                 menu3:
000318 3023                      cpi sys, 3
000319 f449                      brne menu4
                                 
                                 exitMenu3:
00031a 2711                      eor common, common
00031b 9310 0109                 sts CurrentRightButton, common
00031d 9110 0105                 lds common, Minutes
00031f 9513                      inc common
000320 9310 0105                 sts Minutes, common
000322 c022                      rjmp exitMenu
                                 
                                 menu4:
000323 3024                      cpi sys, 4
000324 f501                      brne menu5
                                 
                                 exitMenu4:
000325 2711                      eor common, common
000326 9310 0109                 sts CurrentRightButton, common
                                 ; start
000328 9a3c
000329 9a44
00032a dcf7
00032b 9844
00032c dd24
00032d 983c
00032e dd04
00032f 9934
000330 c007
000331 e001
000332 9300 010c
000334 e004
000335 9300 0107
000337 c003
000338 e000
000339 9300 010c                 				OneWireReset
00033b 9100 010c                 				lds temp, DS
00033d 3001                      				cpi temp, 1
00033e f009                      				breq yesDS0
00033f c002                      				rjmp NoDS0
                                 				yesDS0:
000340 dd74                      				rcall GetTemperature0
000341 ddf9                      				rcall GetTemperature1
                                 				
                                 				NoDS0:
000342 9a3c
000343 9844                      				ClearOneWire
                                 /*lds digit0, Temperature
                                 lds digit1, Temperature + 1
                                 ComposeTemperature digit0, digit1
                                 sts Temperature, digit0
                                 sts Temperature + 1, digit1*/
000344 c000                      rjmp exitMenu
                                 
                                 menu5:
                                 exitMenu:
000345 9508                      ret
                                 
                                 ;========================
                                 
                                 #include "Display.inc"
                                 
                                  * Display.inc
                                  *
                                  *  Created: 20.01.2019 12:09:39
                                  *   Author: Vit
                                  */ 
                                 
                                 ;*********************************************************
                                 Display_test:
                                 				/*ldi common, 0b00100000		; cathode
                                 				out PortB, common     
                                 				rcall Delay_1ms */
000346 9508                      				ret
                                 ;*********************************************************
                                 
                                  ;==========================================================
                                 DisplayTwoPoints:
000347 ff50                      				SBRS twoPoints, 0
000348 c005                      				rjmp NoBlink	
                                 					
                                 				; two dots
000349 e210                      				ldi common, 0b00100000		
00034a b918                      				out PortC, common
00034b e010                      				ldi common, 0b00000000		
00034c b91b                      				out PortD, common
00034d dccd                      				rcall Delay_1ms
                                 
                                 				NoBlink:
00034e e010                      				ldi common, 0b00000000		
00034f b918                      				out PortC, common
000350 e010                      				ldi common, 0b00000000		
000351 b91b                      				out PortD, common
                                 
000352 9508                      				ret
                                 
                                 ;*********************************************
                                 DisplayTemperature:
000353 2733                      				eor digit0, digit0
000354 2744                      				eor digit1, digit1
                                 				;GradeNumber Temperature + 1, digit0, digit1
000355 9100 010e                 				lds temp, Temperature + 1
000357 ff00                      				sbrs temp, 0
000358 c007                      				rjmp nosign
                                 				; display sign
000359 e810                      				ldi common, 0b10000000		
                                 				;out PortD, common	
                                 				/*mov sys, digit0
                                 				Get_constant sys, digitsG
                                 				or sys, common*/
00035a e820                      				ldi sys, 0b10000000
00035b 2b21                      				or sys, common
00035c b92b                      				out PortD, sys
                                 				/*mov temp, digit0
                                 				Get_constant temp, digits*/
00035d e000                      				ldi temp, 0b00000000
00035e b905                      				out PortB, temp
00035f dcbb                      				rcall Delay_1ms
                                 
                                 				nosign:
                                 				; temperature
                                 
                                 				;ldi common, 0b10000000		
                                 				;out PortD, common	
                                 				/*mov sys, digit0
                                 				Get_constant sys, digitsG
                                 				or sys, common*/
000360 e020                      				ldi sys, 0b00000000
000361 b92b                      				out PortD, sys
                                 				;mov temp, digit0
                                 				;Get_constant temp, digits
000362 e000                      				ldi temp, 0b00000000
000363 b905                      				out PortB, temp
000364 dcb6                      				rcall Delay_1ms
                                 
                                 
000365 2733                      				eor digit0, digit0
000366 2744                      				eor digit1, digit1
000367 9100 010d
000369 e02a
00036a 2777
00036b 2788
00036c 2f80
00036d 0b02
00036e f010
00036f 9573
000370 cffb
000371 2f37
000372 2f48                      				GradeNumber Temperature, digit0, digit1
                                 
000373 e410                      				ldi common, 0b01000000		
                                 				;out PortD, common
000374 2f23                      				mov sys, digit0
000375 e0f9
000376 eae2
000377 2f62
000378 0fe6
000379 e060
00037a 1ff6
00037b 9124                      				Get_constant sys, digitsG
00037c 2b21                      				or sys, common
00037d b92b                      				out PortD, sys
00037e 2f03                      				mov temp, digit0
00037f e0f9
000380 eaec
000381 2f60
000382 0fe6
000383 e060
000384 1ff6
000385 9104                      				Get_constant temp, digits
000386 b905                      				out PortB, temp      
000387 dc93                      				rcall Delay_1ms
                                 
000388 e210                      				ldi common, 0b00100000		
                                 				;out PortD, common	
000389 2f24                      				mov sys, digit1
00038a e0f9
00038b eae2
00038c 2f62
00038d 0fe6
00038e e060
00038f 1ff6
000390 9124                      				Get_constant sys, digitsG
000391 2b21                      				or sys, common
000392 b92b                      				out PortD, sys
000393 2f04                      				mov temp, digit1
000394 e0f9
000395 eaec
000396 2f60
000397 0fe6
000398 e060
000399 1ff6
00039a 9104                      				Get_constant temp, digits
00039b b905                      				out PortB, temp
00039c dc7e                      				rcall Delay_1ms
                                 
00039d 9508                      				ret
                                 ;****************************************************************
                                 DisplayMenu:
00039e 2733                      				eor digit0, digit0
00039f 2744                      				eor digit1, digit1
0003a0 9100 0107
0003a2 e02a
0003a3 2777
0003a4 2788
0003a5 2f80
0003a6 0b02
0003a7 f010
0003a8 9573
0003a9 cffb
0003aa 2f37
0003ab 2f48                      				GradeNumber LeftButton, digit0, digit1 
                                 
                                 				/*ldi common, 0b10000000		
                                 				out PortD, common	
                                 				mov sys, digit0
                                 				Get_constant sys, digitsG
                                 				or sys, common
                                 				out PortD, sys
                                 				mov temp, digit0
                                 				Get_constant temp, digits
                                 				out PortB, temp
                                 				rcall Delay_1ms*/
                                 
0003ac e410                      				ldi common, 0b01000000		
                                 				;out PortD, common
0003ad 2f24                      				mov sys, digit1
0003ae e0f9
0003af eae2
0003b0 2f62
0003b1 0fe6
0003b2 e060
0003b3 1ff6
0003b4 9124                      				Get_constant sys, digitsG
0003b5 2b21                      				or sys, common
0003b6 b92b                      				out PortD, sys
0003b7 2f04                      				mov temp, digit1
0003b8 e0f9
0003b9 eaec
0003ba 2f60
0003bb 0fe6
0003bc e060
0003bd 1ff6
0003be 9104                      				Get_constant temp, digits
0003bf b905                      				out PortB, temp      
0003c0 dc5a                      				rcall Delay_1ms
                                 
0003c1 2733                      				eor digit0, digit0
0003c2 2744                      				eor digit1, digit1
0003c3 9100 0109
0003c5 e02a
0003c6 2777
0003c7 2788
0003c8 2f80
0003c9 0b02
0003ca f010
0003cb 9573
0003cc cffb
0003cd 2f37
0003ce 2f48                      				GradeNumber CurrentRightButton, digit0, digit1 
                                 
                                 				/*ldi common, 0b00100000		
                                 				out PortD, common	
                                 				mov sys, digit0
                                 				Get_constant sys, digitsG
                                 				or sys, common
                                 				out PortD, sys
                                 				mov temp, digit0
                                 				Get_constant temp, digits
                                 				out PortB, temp
                                 				rcall Delay_1ms*/				
                                 			      
0003cf e110                      				ldi common, 0b00010000		
                                 				;out PortD, common
0003d0 2f24                      				mov sys, digit1
0003d1 e0f9
0003d2 eae2
0003d3 2f62
0003d4 0fe6
0003d5 e060
0003d6 1ff6
0003d7 9124                      				Get_constant sys, digitsG
0003d8 2b21                      				or sys, common
0003d9 b92b                      				out PortD, sys
0003da 2f04                      				mov temp, digit1
0003db e0f9
0003dc eaec
0003dd 2f60
0003de 0fe6
0003df e060
0003e0 1ff6
0003e1 9104                      				Get_constant temp, digits
0003e2 b905                      				out PortB, temp      
0003e3 dc37                      				rcall Delay_1ms
0003e4 9508                      ret
                                 
                                 Display:		
                                 				;============================================================
0003e5 9100 0108                 				lds temp, DisplayType 
0003e7 3000                      				cpi temp, 0
0003e8 f009                      				breq showHours
                                 
0003e9 c071                      				rjmp showNext
                                 				showHours:
                                 				; Hours
0003ea 2733                      				eor digit0, digit0
0003eb 2744                      				eor digit1, digit1
0003ec 9100 0106
0003ee e02a
0003ef 2777
0003f0 2788
0003f1 2f80
0003f2 0b02
0003f3 f010
0003f4 9573
0003f5 cffb
0003f6 2f37
0003f7 2f48                      				GradeNumber Hours, digit0, digit1
                                 
0003f8 e810                      				ldi common, 0b10000000		
                                 				;out PortD, common	
0003f9 2f23                      				mov sys, digit0
0003fa e0f9
0003fb eae2
0003fc 2f62
0003fd 0fe6
0003fe e060
0003ff 1ff6
000400 9124                      				Get_constant sys, digitsG
000401 2b21                      				or sys, common
000402 b92b                      				out PortD, sys
000403 2f03                      				mov temp, digit0
000404 e0f9
000405 eaec
000406 2f60
000407 0fe6
000408 e060
000409 1ff6
00040a 9104                      				Get_constant temp, digits
00040b b905                      				out PortB, temp
00040c dc0e                      				rcall Delay_1ms				
                                 			      
00040d e410                      				ldi common, 0b01000000		
                                 				;out PortD, common
00040e 2f24                      				mov sys, digit1
00040f e0f9
000410 eae2
000411 2f62
000412 0fe6
000413 e060
000414 1ff6
000415 9124                      				Get_constant sys, digitsG
000416 2b21                      				or sys, common
000417 b92b                      				out PortD, sys
000418 2f04                      				mov temp, digit1
000419 e0f9
00041a eaec
00041b 2f60
00041c 0fe6
00041d e060
00041e 1ff6
00041f 9104                      				Get_constant temp, digits
000420 b905                      				out PortB, temp      
000421 dbf9                      				rcall Delay_1ms
                                 
000422 2733                      				eor digit0, digit0
000423 2744                      				eor digit1, digit1
000424 9100 0105
000426 e02a
000427 2777
000428 2788
000429 2f80
00042a 0b02
00042b f010
00042c 9573
00042d cffb
00042e 2f37
00042f 2f48                      				GradeNumber Minutes, digit0, digit1  
                                 			    
000430 e210                      				ldi common, 0b00100000		
                                 				;out PortD, common	
000431 2f23                      				mov sys, digit0
000432 e0f9
000433 eae2
000434 2f62
000435 0fe6
000436 e060
000437 1ff6
000438 9124                      				Get_constant sys, digitsG
000439 2b21                      				or sys, common
00043a b92b                      				out PortD, sys
00043b 2f03                      				mov temp, digit0
00043c e0f9
00043d eaec
00043e 2f60
00043f 0fe6
000440 e060
000441 1ff6
000442 9104                      				Get_constant temp, digits
000443 b905                      				out PortB, temp
000444 dbd6                      				rcall Delay_1ms				
                                 			      
000445 e110                      				ldi common, 0b00010000		
                                 				;out PortD, common
000446 2f24                      				mov sys, digit1
000447 e0f9
000448 eae2
000449 2f62
00044a 0fe6
00044b e060
00044c 1ff6
00044d 9124                      				Get_constant sys, digitsG
00044e 2b21                      				or sys, common
00044f b92b                      				out PortD, sys
000450 2f04                      				mov temp, digit1
000451 e0f9
000452 eaec
000453 2f60
000454 0fe6
000455 e060
000456 1ff6
000457 9104                      				Get_constant temp, digits
000458 b905                      				out PortB, temp      
000459 dbc1                      				rcall Delay_1ms   
                                 
00045a c075                      				rjmp endDisplayDigits
                                 
                                 				; Minutes
                                 				showNext:
00045b 9100 0108                 				lds temp, DisplayType 
00045d 3001                      				cpi temp, 1
00045e f009                      				breq showMinutes
                                 
00045f c070                      				rjmp endDisplayDigits
                                 
                                 				showMinutes:
                                            
000460 2733                      				eor digit0, digit0
000461 2744                      				eor digit1, digit1
000462 9100 0105
000464 e02a
000465 2777
000466 2788
000467 2f80
000468 0b02
000469 f010
00046a 9573
00046b cffb
00046c 2f37
00046d 2f48                      				GradeNumber Minutes, digit0, digit1 
                                 
00046e e810                      				ldi common, 0b10000000		
                                 				;out PortD, common	
00046f 2f23                      				mov sys, digit0
000470 e0f9
000471 eae2
000472 2f62
000473 0fe6
000474 e060
000475 1ff6
000476 9124                      				Get_constant sys, digitsG
000477 2b21                      				or sys, common
000478 b92b                      				out PortD, sys
000479 2f03                      				mov temp, digit0
00047a e0f9
00047b eaec
00047c 2f60
00047d 0fe6
00047e e060
00047f 1ff6
000480 9104                      				Get_constant temp, digits
000481 b905                      				out PortB, temp
000482 db98                      				rcall Delay_1ms				
                                 			      
000483 e410                      				ldi common, 0b01000000		
                                 				;out PortD, common
000484 2f24                      				mov sys, digit1
000485 e0f9
000486 eae2
000487 2f62
000488 0fe6
000489 e060
00048a 1ff6
00048b 9124                      				Get_constant sys, digitsG
00048c 2b21                      				or sys, common
00048d b92b                      				out PortD, sys
00048e 2f04                      				mov temp, digit1
00048f e0f9
000490 eaec
000491 2f60
000492 0fe6
000493 e060
000494 1ff6
000495 9104                      				Get_constant temp, digits
000496 b905                      				out PortB, temp      
000497 db83                      				rcall Delay_1ms    			  
                                 			   
000498 2733                      				eor digit0, digit0
000499 2744                      				eor digit1, digit1
00049a 9100 0104
00049c e02a
00049d 2777
00049e 2788
00049f 2f80
0004a0 0b02
0004a1 f010
0004a2 9573
0004a3 cffb
0004a4 2f37
0004a5 2f48                      				GradeNumber Seconds, digit0, digit1  
                                 			    
0004a6 e210                      				ldi common, 0b00100000		
                                 				;out PortD, common	
0004a7 2f23                      				mov sys, digit0
0004a8 e0f9
0004a9 eae2
0004aa 2f62
0004ab 0fe6
0004ac e060
0004ad 1ff6
0004ae 9124                      				Get_constant sys, digitsG
0004af 2b21                      				or sys, common
0004b0 b92b                      				out PortD, sys
0004b1 2f03                      				mov temp, digit0
0004b2 e0f9
0004b3 eaec
0004b4 2f60
0004b5 0fe6
0004b6 e060
0004b7 1ff6
0004b8 9104                      				Get_constant temp, digits
0004b9 b905                      				out PortB, temp
0004ba db60                      				rcall Delay_1ms				
                                 			      
0004bb e110                      				ldi common, 0b00010000		
                                 				;out PortD, common
0004bc 2f24                      				mov sys, digit1
0004bd e0f9
0004be eae2
0004bf 2f62
0004c0 0fe6
0004c1 e060
0004c2 1ff6
0004c3 9124                      				Get_constant sys, digitsG
0004c4 2b21                      				or sys, common
0004c5 b92b                      				out PortD, sys
0004c6 2f04                      				mov temp, digit1
0004c7 e0f9
0004c8 eaec
0004c9 2f60
0004ca 0fe6
0004cb e060
0004cc 1ff6
0004cd 9104                      				Get_constant temp, digits
0004ce b905                      				out PortB, temp      
0004cf db4b                      				rcall Delay_1ms   
                                 
                                 				endDisplayDigits:
                                 
0004d0 9508                      				ret
                                 
                                 
                                 ;*********************************************************
                                 
                                 #include "Constants.inc"
                                 
                                  * Constants.inc
                                  *
                                  *  Created: 20.01.2019 12:12:18
                                  *   Author: Vit
                                  */ 
                                 
                                  //digits: .db 0b00000010, 0b10011110, 0b00100100, 0b00001100, 0b10011000, 0b01001000, 0b01000000, 0b00011110, 0b00000000, 0b00001000	//anod
                                 //digits: .db 0b10111111, 0b10000110, 0b11011011, 0b11001111, 0b11100110, 0b11101101, 0b11111101, 0b10000111, 0b11111111, 0b11101111		//cathod
                                 //digits: .db 0b11000000, 0b111111001, 0b10100100, 0b10110000, 0b10011001, 0b10010010, 0b10000010, 0b11111000, 0b10000000, 0b10010000		// anod arduino
0004d1 0202
0004d2 0000
0004d3 0000
0004d4 0200
0004d5 0000                      digitsG: .db 0b00000010, 0b00000010, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000010, 0b00000000, 0b00000000	; PD1
0004d6 2700
0004d7 0309
0004d8 1226
0004d9 0710
0004da 0200                      digits: .db 0b000000, 0b100111, 0b001001, 0b000011, 0b100110, 0b010010, 0b010000, 0b000111, 0b000000, 0b000010	; PB5-0


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  24 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 159 r17: 158 r18: 137 r19:  43 r20:  47 
r21:   5 r22:  96 r23:  32 r24:  32 r25:   6 r26:   0 r27:   0 r28:   0 
r29:   0 r30:  48 r31:  48 
Registers used: 13 out of 35 (37.1%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :  24 add   :  24 adiw  :   0 and   :   0 
andi  :   2 asr   :   0 bclr  :   0 bld   :   1 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   7 break :   0 breq  :   8 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  39 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   1 call  :   0 cbi   : 102 cbr   :  17 
clc   :   0 clh   :   0 cli   :   4 cln   :   0 clr   :   0 cls   :   0 
clt   :   1 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  27 cpse  :   0 dec   :  21 eor   :  43 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :  16 jmp   :   2 
ld    :   0 ldd   :   0 ldi   : 148 lds   :  27 lpm   :  48 lsl   :   0 
lsr   :   0 mov   :  69 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :  32 or    :  14 ori   :   0 out   :  38 pop   :   0 
push  :   0 rcall : 167 ret   :  19 reti  :   3 rjmp  :  35 rol   :   0 
ror   :   0 sbc   :   7 sbci  :   0 sbi   :  54 sbic  :  18 sbis  :  16 
sbiw  :   0 sbr   :  17 sbrc  :  34 sbrs  :  35 sec   :   0 seh   :   0 
sei   :   4 sen   :   0 ser   :   0 ses   :   0 set   :   1 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  41 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 38 out of 113 (33.6%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0009b6   2424     20   2444   32768   7.5%
[.dseg] 0x000100 0x000110      0     16     16    2048   0.8%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
