<stg><name>inner_product</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
entry:0 %acc_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:9 %store_ln10 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %store_ln10 = store i16 0, i16 %acc_V

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln10 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
for.body:1 %zext_ln10 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:2 %icmp_ln10 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:4 %add_ln10 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln10 = br i1 %icmp_ln10, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:2 %a_addr = getelementptr i16 %a, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="3">
<![CDATA[
for.body.split:3 %a_load = load i3 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:4 %b_addr = getelementptr i16 %b, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="3">
<![CDATA[
for.body.split:5 %b_load = load i3 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:8 %store_ln10 = store i4 %add_ln10, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end:0 %acc_V_load_1 = load i16 %acc_V

]]></Node>
<StgValue><ssdm name="acc_V_load_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end:1 %write_ln14 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %s, i16 %acc_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
for.end:2 %ret_ln15 = ret

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="3">
<![CDATA[
for.body.split:3 %a_load = load i3 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="3">
<![CDATA[
for.body.split:5 %b_load = load i3 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:6 %mul_ln859 = mul i16 %b_load, i16 %a_load

]]></Node>
<StgValue><ssdm name="mul_ln859"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:6 %mul_ln859 = mul i16 %b_load, i16 %a_load

]]></Node>
<StgValue><ssdm name="mul_ln859"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.split:0 %acc_V_load = load i16 %acc_V

]]></Node>
<StgValue><ssdm name="acc_V_load"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:6 %mul_ln859 = mul i16 %b_load, i16 %a_load

]]></Node>
<StgValue><ssdm name="mul_ln859"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:7 %acc_V_1 = add i16 %mul_ln859, i16 %acc_V_load

]]></Node>
<StgValue><ssdm name="acc_V_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:7 %acc_V_1 = add i16 %mul_ln859, i16 %acc_V_load

]]></Node>
<StgValue><ssdm name="acc_V_1"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:9 %store_ln10 = store i16 %acc_V_1, i16 %acc_V

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:10 %br_ln10 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="s" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="acc_V" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_54" to="i" fromId="54" toId="8">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="57" toId="9">
</dataflow>
<dataflow id="60" from="empty_2" to="spectopmodule_ln3" fromId="59" toId="9">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="a" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="65" from="empty" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="87" from="a" to="specbitsmap_ln0" fromId="51" toId="11">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="89" from="b" to="specinterface_ln0" fromId="52" toId="12">
</dataflow>
<dataflow id="90" from="empty" to="specinterface_ln0" fromId="64" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="108" from="b" to="specbitsmap_ln0" fromId="52" toId="13">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="110" from="s" to="specbitsmap_ln0" fromId="53" toId="14">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="15">
</dataflow>
<dataflow id="112" from="s" to="specinterface_ln0" fromId="53" toId="15">
</dataflow>
<dataflow id="114" from="empty_1" to="specinterface_ln0" fromId="113" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="116" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="118" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="119" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="123" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="124" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="15">
</dataflow>
<dataflow id="130" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="132" from="StgValue_131" to="store_ln10" fromId="131" toId="16">
</dataflow>
<dataflow id="133" from="i" to="store_ln10" fromId="8" toId="16">
</dataflow>
<dataflow id="135" from="StgValue_134" to="store_ln10" fromId="134" toId="17">
</dataflow>
<dataflow id="136" from="acc_V" to="store_ln10" fromId="7" toId="17">
</dataflow>
<dataflow id="137" from="i" to="i_1" fromId="8" toId="19">
</dataflow>
<dataflow id="138" from="i_1" to="zext_ln10" fromId="19" toId="20">
</dataflow>
<dataflow id="139" from="i_1" to="icmp_ln10" fromId="19" toId="21">
</dataflow>
<dataflow id="141" from="StgValue_140" to="icmp_ln10" fromId="140" toId="21">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="142" toId="22">
</dataflow>
<dataflow id="145" from="StgValue_144" to="empty" fromId="144" toId="22">
</dataflow>
<dataflow id="146" from="StgValue_144" to="empty" fromId="144" toId="22">
</dataflow>
<dataflow id="147" from="StgValue_144" to="empty" fromId="144" toId="22">
</dataflow>
<dataflow id="148" from="i_1" to="add_ln10" fromId="19" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_149" to="add_ln10" fromId="149" toId="23">
</dataflow>
<dataflow id="151" from="icmp_ln10" to="br_ln10" fromId="21" toId="24">
</dataflow>
<dataflow id="152" from="a" to="a_addr" fromId="51" toId="25">
</dataflow>
<dataflow id="154" from="StgValue_153" to="a_addr" fromId="153" toId="25">
</dataflow>
<dataflow id="155" from="zext_ln10" to="a_addr" fromId="20" toId="25">
</dataflow>
<dataflow id="156" from="a_addr" to="a_load" fromId="25" toId="26">
</dataflow>
<dataflow id="157" from="b" to="b_addr" fromId="52" toId="27">
</dataflow>
<dataflow id="158" from="StgValue_153" to="b_addr" fromId="153" toId="27">
</dataflow>
<dataflow id="159" from="zext_ln10" to="b_addr" fromId="20" toId="27">
</dataflow>
<dataflow id="160" from="b_addr" to="b_load" fromId="27" toId="28">
</dataflow>
<dataflow id="161" from="add_ln10" to="store_ln10" fromId="23" toId="29">
</dataflow>
<dataflow id="162" from="i" to="store_ln10" fromId="8" toId="29">
</dataflow>
<dataflow id="163" from="acc_V" to="acc_V_load_1" fromId="7" toId="30">
</dataflow>
<dataflow id="165" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln14" fromId="164" toId="31">
</dataflow>
<dataflow id="166" from="s" to="write_ln14" fromId="53" toId="31">
</dataflow>
<dataflow id="167" from="acc_V_load_1" to="write_ln14" fromId="30" toId="31">
</dataflow>
<dataflow id="168" from="a_addr" to="a_load" fromId="25" toId="33">
</dataflow>
<dataflow id="169" from="b_addr" to="b_load" fromId="27" toId="34">
</dataflow>
<dataflow id="170" from="b_load" to="mul_ln859" fromId="34" toId="35">
</dataflow>
<dataflow id="171" from="a_load" to="mul_ln859" fromId="33" toId="35">
</dataflow>
<dataflow id="172" from="b_load" to="mul_ln859" fromId="34" toId="36">
</dataflow>
<dataflow id="173" from="a_load" to="mul_ln859" fromId="33" toId="36">
</dataflow>
<dataflow id="174" from="acc_V" to="acc_V_load" fromId="7" toId="37">
</dataflow>
<dataflow id="175" from="b_load" to="mul_ln859" fromId="34" toId="38">
</dataflow>
<dataflow id="176" from="a_load" to="mul_ln859" fromId="33" toId="38">
</dataflow>
<dataflow id="177" from="mul_ln859" to="acc_V_1" fromId="38" toId="39">
</dataflow>
<dataflow id="178" from="acc_V_load" to="acc_V_1" fromId="37" toId="39">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="179" toId="40">
</dataflow>
<dataflow id="182" from="empty_3" to="specloopname_ln6" fromId="181" toId="40">
</dataflow>
<dataflow id="183" from="mul_ln859" to="acc_V_1" fromId="38" toId="41">
</dataflow>
<dataflow id="184" from="acc_V_load" to="acc_V_1" fromId="37" toId="41">
</dataflow>
<dataflow id="185" from="acc_V_1" to="store_ln10" fromId="41" toId="42">
</dataflow>
<dataflow id="186" from="acc_V" to="store_ln10" fromId="7" toId="42">
</dataflow>
<dataflow id="187" from="icmp_ln10" to="StgValue_2" fromId="21" toId="2">
</dataflow>
</dataflows>


</stg>
