Generating HDL for group named BCDToBINABitsat 8/24/2020 12:48:22 PM containing pages: 
	14.18.01.1, 14.18.02.1
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\BCDToBINABits_tb.vhdl, FileNotFoundException , generating default test bench code.
Building lists of signals on 2 pages...
Found 18 signals on page 14.18.01.1
Found 13 signals on page 14.18.02.1
Found 15 unique input signals and 7 unique output signals, (19 total unique signals)
Determining sources for all input signals...
INFO:  Signal +S LOGIC GATE E 2 originates outside the group.
INFO:  Signal +S AR CH 4 BIT *TRANSLATOR* originates outside the group.
INFO:  Signal +S AR EXIT CH 1 BIT originates outside the group.
INFO:  Signal +S AR EXIT CH 2 BIT originates outside the group.
INFO:  Signal +S AR EXIT CH 8 BIT originates outside the group.
INFO:  Signal +S SET BIN REG A1.A2 FROM B CH originates outside the group.
INFO:  Signal +S B CH B BIT originates outside the group.
INFO:  Signal +S 1401 STORE MAR.UNITS.C CY originates outside the group.
INFO:  Signal -S RESET BIN REG originates outside the group.
INFO:  Signal -S BIN REG A 8 BIT originates inside the group.
INFO:  Signal +S B CH A BIT originates outside the group.
INFO:  Signal +S BIN REG A 8 BIT originates inside the group.
INFO:  Signal +S SET BIN REG A FROM TH originates outside the group.
INFO:  Signal +S SET BIN REG A4.A8 FROM B CH originates outside the group.
INFO:  Signal -S AR EXIT CH 1 BIT GATED originates inside the group.
Determining destinations for all output signals...
INFO:  Signal +S BIN REG A 2 BIT is used outside the group.
INFO:  Signal -S AR EXIT CH 1 BIT GATED is used only inside the group.
INFO:  Signal +S BIN REG A 4 BIT is used outside the group.
INFO:  Signal -S BIN REG A 4 BIT is used outside the group.
INFO:  Signal -S BIN REG A 8 BIT is used outside the group.
INFO:  Signal +S BIN REG A 8 BIT is used outside the group.
INFO:  Signal +S BIN REG A 1 BIT is used outside the group.
Removing 1 output signals that do not have destinations outside the group...
Removing 3 input signals that originate inside the group...
Signal -S BIN REG A 8 BIT is output from the group, but also used as an input inside the group.
Signal +S BIN REG A 8 BIT is output from the group, but also used as an input inside the group.
Input Signal +S AR CH 4 BIT *TRANSLATOR* replaced by Bus signal +S AR CH *TRANSLATOR* BUS
Input Signal +S AR EXIT CH 1 BIT replaced by Bus signal +S AR EXIT CH BUS
Input Signal +S AR EXIT CH 2 BIT replaced by Bus signal +S AR EXIT CH BUS
Input Signal +S AR EXIT CH 8 BIT replaced by Bus signal +S AR EXIT CH BUS
Input Signal +S B CH B BIT replaced by Bus signal +S B CH BUS
Input Signal +S B CH A BIT replaced by Bus signal +S B CH BUS
DEBUG: Tentative bus +S BIN REG A BUS identified based on signal +S BIN REG A 2 BIT
DEBUG: Added signal +S BIN REG A 4 BIT to bus +S BIN REG A BUS
DEBUG: Added signal +S BIN REG A 8 BIT to bus +S BIN REG A BUS
DEBUG: Added signal +S BIN REG A 1 BIT to bus +S BIN REG A BUS
INFO: Bus +S BIN REG A BUS identified 
Output signal +S BIN REG A 2 BIT replaced by bus +S BIN REG A BUS
Output signal +S BIN REG A 4 BIT replaced by bus +S BIN REG A BUS
Output signal +S BIN REG A 8 BIT replaced by bus +S BIN REG A BUS
Output signal +S BIN REG A 1 BIT replaced by bus +S BIN REG A BUS
Generating list of internal signals/wires ...
1 internal signals/wires found.
Generating HDL prefixes...
Generating HDL associated with page 14.18.01.1 (BCD TO BIN 1401 TSLTR-ACC)
Generating HDL associated with page 14.18.02.1 (BCD TO BIN 1401 TSLTR-ACC)
