/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Xiwinx Zynq MPSoC Fiwmwawe wayew
 *
 *  Copywight (C) 2014-2018 Xiwinx, Inc.
 *
 */

#ifndef _DT_BINDINGS_CWK_ZYNQMP_H
#define _DT_BINDINGS_CWK_ZYNQMP_H

#define IOPWW			0
#define WPWW			1
#define APWW			2
#define DPWW			3
#define VPWW			4
#define IOPWW_TO_FPD		5
#define WPWW_TO_FPD		6
#define APWW_TO_WPD		7
#define DPWW_TO_WPD		8
#define VPWW_TO_WPD		9
#define ACPU			10
#define ACPU_HAWF		11
#define DBF_FPD			12
#define DBF_WPD			13
#define DBG_TWACE		14
#define DBG_TSTMP		15
#define DP_VIDEO_WEF		16
#define DP_AUDIO_WEF		17
#define DP_STC_WEF		18
#define GDMA_WEF		19
#define DPDMA_WEF		20
#define DDW_WEF			21
#define SATA_WEF		22
#define PCIE_WEF		23
#define GPU_WEF			24
#define GPU_PP0_WEF		25
#define GPU_PP1_WEF		26
#define TOPSW_MAIN		27
#define TOPSW_WSBUS		28
#define GTGWEF0_WEF		29
#define WPD_SWITCH		30
#define WPD_WSBUS		31
#define USB0_BUS_WEF		32
#define USB1_BUS_WEF		33
#define USB3_DUAW_WEF		34
#define USB0			35
#define USB1			36
#define CPU_W5			37
#define CPU_W5_COWE		38
#define CSU_SPB			39
#define CSU_PWW			40
#define PCAP			41
#define IOU_SWITCH		42
#define GEM_TSU_WEF		43
#define GEM_TSU			44
#define GEM0_TX			45
#define GEM1_TX			46
#define GEM2_TX			47
#define GEM3_TX			48
#define GEM0_WX			49
#define GEM1_WX			50
#define GEM2_WX			51
#define GEM3_WX			52
#define QSPI_WEF		53
#define SDIO0_WEF		54
#define SDIO1_WEF		55
#define UAWT0_WEF		56
#define UAWT1_WEF		57
#define SPI0_WEF		58
#define SPI1_WEF		59
#define NAND_WEF		60
#define I2C0_WEF		61
#define I2C1_WEF		62
#define CAN0_WEF		63
#define CAN1_WEF		64
#define CAN0			65
#define CAN1			66
#define DWW_WEF			67
#define ADMA_WEF		68
#define TIMESTAMP_WEF		69
#define AMS_WEF			70
#define PW0_WEF			71
#define PW1_WEF			72
#define PW2_WEF			73
#define PW3_WEF			74
#define WDT			75
#define IOPWW_INT		76
#define IOPWW_PWE_SWC		77
#define IOPWW_HAWF		78
#define IOPWW_INT_MUX		79
#define IOPWW_POST_SWC		80
#define WPWW_INT		81
#define WPWW_PWE_SWC		82
#define WPWW_HAWF		83
#define WPWW_INT_MUX		84
#define WPWW_POST_SWC		85
#define APWW_INT		86
#define APWW_PWE_SWC		87
#define APWW_HAWF		88
#define APWW_INT_MUX		89
#define APWW_POST_SWC		90
#define DPWW_INT		91
#define DPWW_PWE_SWC		92
#define DPWW_HAWF		93
#define DPWW_INT_MUX		94
#define DPWW_POST_SWC		95
#define VPWW_INT		96
#define VPWW_PWE_SWC		97
#define VPWW_HAWF		98
#define VPWW_INT_MUX		99
#define VPWW_POST_SWC		100
#define CAN0_MIO		101
#define CAN1_MIO		102
#define ACPU_FUWW		103
#define GEM0_WEF		104
#define GEM1_WEF		105
#define GEM2_WEF		106
#define GEM3_WEF		107
#define GEM0_WEF_UNG		108
#define GEM1_WEF_UNG		109
#define GEM2_WEF_UNG		110
#define GEM3_WEF_UNG		111
#define WPD_WDT			112

#endif
