#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec 14 07:01:47 2022
# Process ID: 2792
# Current directory: C:/Users/danel/Desktop/IAS0150_FPGA_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16796 C:\Users\danel\Desktop\IAS0150_FPGA_project\IAS0150_FPGA_project.xpr
# Log file: C:/Users/danel/Desktop/IAS0150_FPGA_project/vivado.log
# Journal file: C:/Users/danel/Desktop/IAS0150_FPGA_project\vivado.jou
# Running On: LAPTOP-6O9MPDIM, OS: Windows, CPU Frequency: 2371 MHz, CPU Physical cores: 6, Host memory: 7969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.xpr
update_compile_order -fileset sources_1
update_files -from_files C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.srcs/sources_1/Debounce.vhd -to_files C:/Users/danel/Desktop/iapb-master/FPGA_project/FPGA_project.srcs/sources_1/new/Debounce.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.srcs/sources_1/Display.vhd -to_files C:/Users/danel/Desktop/iapb-master/FPGA_project/FPGA_project.srcs/sources_1/new/Display.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.srcs/sources_1/GCD_ALU.vhd -to_files C:/Users/danel/Desktop/iapb-master/FPGA_project/FPGA_project.srcs/sources_1/new/GCD_ALU.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.srcs/sources_1/Main.vhd -to_files C:/Users/danel/Desktop/iapb-master/FPGA_project/FPGA_project.srcs/sources_1/new/Main.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.srcs/constrs_1/Basys3_Master.xdc -to_files C:/Users/danel/Desktop/iapb-master/FPGA_project/FPGA_project.srcs/constrs_1/new/Basys3_Master.xdc -filesets [get_filesets *]
update_files -from_files C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.srcs/constrs_1/delay_constraints.xdc -to_files C:/Users/danel/Desktop/iapb-master/FPGA_project/FPGA_project.srcs/constrs_1/new/delay_constraints.xdc -filesets [get_filesets *]
reset_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/danel/Desktop/IAS0150_FPGA_project/IAS0150_FPGA_project.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
