Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 27 12:34:35 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  576         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3787)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26141)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3787)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2c (HIGH)

 There are 3765 register/latch pins with no clock driven by root clock pin: count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_rx_unit/rx_done_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26141)
----------------------------------------------------
 There are 26141 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.039        0.000                      0                  156        0.122        0.000                      0                  156        1.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                 4.020        0.000                      0                    3        0.324        0.000                      0                    3        2.000        0.000                       0                     5  
  DCM_TMDS_CLKFX        1.462        0.000                      0                   39        0.207        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       19.437        0.000                      0                  114        0.141        0.000                      0                  114       19.500        0.000                       0                    80  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        1.039        0.000                      0                   30        0.122        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clkfb_in                        
(none)                          MMCM_pix_clock  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.929ns (23.187%)  route 3.078ns (76.813%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 12.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.661     5.330    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  count_reg[2]/Q
                         net (fo=1, routed)           1.265     7.050    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.151 r  clk_BUFG_inst/O
                         net (fo=3766, routed)        1.813     8.964    clk_BUFG
    SLICE_X22Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     9.336 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.336    count_reg[0]_i_1_n_5
    SLICE_X22Y31         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.488    12.880    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.449    13.330    
                         clock uncertainty           -0.035    13.294    
    SLICE_X22Y31         FDRE (Setup_fdre_C_D)        0.062    13.356    count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.356    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 1.004ns (66.332%)  route 0.510ns (33.668%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 12.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.661     5.330    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  count_reg[0]/Q
                         net (fo=1, routed)           0.510     6.295    count_reg_n_0_[0]
    SLICE_X22Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.419    count[0]_i_2_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.843 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.843    count_reg[0]_i_1_n_6
    SLICE_X22Y31         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.488    12.880    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.449    13.330    
                         clock uncertainty           -0.035    13.294    
    SLICE_X22Y31         FDRE (Setup_fdre_C_D)        0.062    13.356    count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.356    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.827ns (61.873%)  route 0.510ns (38.127%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 12.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.661     5.330    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  count_reg[0]/Q
                         net (fo=1, routed)           0.510     6.295    count_reg_n_0_[0]
    SLICE_X22Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.419    count[0]_i_2_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.666 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.666    count_reg[0]_i_1_n_7
    SLICE_X22Y31         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.488    12.880    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.449    13.330    
                         clock uncertainty           -0.035    13.294    
    SLICE_X22Y31         FDRE (Setup_fdre_C_D)        0.062    13.356    count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.356    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  6.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.555     1.467    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.781    count_reg_n_0_[0]
    SLICE_X22Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.826 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.826    count[0]_i_2_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    count_reg[0]_i_1_n_7
    SLICE_X22Y31         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.821     1.980    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.105     1.572    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.555     1.467    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.781    count_reg_n_0_[0]
    SLICE_X22Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.826 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.826    count[0]_i_2_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.932 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.932    count_reg[0]_i_1_n_6
    SLICE_X22Y31         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.821     1.980    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.105     1.572    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.555     1.467    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.781    count_reg_n_0_[0]
    SLICE_X22Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.826 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.826    count[0]_i_2_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.972 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    count_reg[0]_i_1_n_5
    SLICE_X22Y31         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.821     1.980    sysclk_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.105     1.572    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   sysclk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y31     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y31     count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y31     count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y31     count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.960%)  route 1.306ns (67.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.742     5.414    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.932 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.649    dispDriver/TMDS_mod10[2]
    SLICE_X42Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.362    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.565     8.960    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.454     9.414    
                         clock uncertainty           -0.066     9.348    
    SLICE_X42Y57         FDRE (Setup_fdre_C_R)       -0.524     8.824    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.960%)  route 1.306ns (67.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.742     5.414    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.932 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.649    dispDriver/TMDS_mod10[2]
    SLICE_X42Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.362    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.565     8.960    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.454     9.414    
                         clock uncertainty           -0.066     9.348    
    SLICE_X42Y57         FDRE (Setup_fdre_C_R)       -0.524     8.824    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.960%)  route 1.306ns (67.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.742     5.414    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.932 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.649    dispDriver/TMDS_mod10[2]
    SLICE_X42Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.362    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.565     8.960    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.454     9.414    
                         clock uncertainty           -0.066     9.348    
    SLICE_X42Y57         FDRE (Setup_fdre_C_R)       -0.524     8.824    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.960%)  route 1.306ns (67.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.742     5.414    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.932 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.649    dispDriver/TMDS_mod10[2]
    SLICE_X42Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.362    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.565     8.960    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.454     9.414    
                         clock uncertainty           -0.066     9.348    
    SLICE_X42Y57         FDRE (Setup_fdre_C_R)       -0.524     8.824    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.642ns (34.570%)  route 1.215ns (65.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.742     5.414    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.932 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.649    dispDriver/TMDS_mod10[2]
    SLICE_X42Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.498     7.271    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
                         clock pessimism              0.429     9.390    
                         clock uncertainty           -0.066     9.324    
    SLICE_X41Y55         FDRE (Setup_fdre_C_D)       -0.058     9.266    dispDriver/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.609ns (34.671%)  route 1.148ns (65.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           1.148     7.018    dispDriver/TMDS_shift_red__0[7]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.153     7.171 r  dispDriver/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     7.171    dispDriver/TMDS_shift_red[6]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.432     9.393    
                         clock uncertainty           -0.066     9.327    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)        0.075     9.402    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.718ns (41.815%)  route 0.999ns (58.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.999     6.833    dispDriver/TMDS_shift_red__0[8]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.132 r  dispDriver/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.132    dispDriver/TMDS_shift_red[7]_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.454     9.415    
                         clock uncertainty           -0.066     9.349    
    SLICE_X41Y55         FDRE (Setup_fdre_C_D)        0.031     9.380    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.380    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.642ns (36.704%)  route 1.107ns (63.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  dispDriver/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           1.107     7.040    dispDriver/TMDS_shift_green__0[5]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.164 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.164    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.454     9.415    
                         clock uncertainty           -0.066     9.349    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.079     9.428    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.428    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.773ns (46.745%)  route 0.881ns (53.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.478     5.893 r  dispDriver/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.881     6.773    dispDriver/TMDS_shift_green__0[1]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.295     7.068 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.068    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.454     9.415    
                         clock uncertainty           -0.066     9.349    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.077     9.426    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.718ns (44.952%)  route 0.879ns (55.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.879     6.713    dispDriver/TMDS_shift_red__0[5]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.012 r  dispDriver/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     7.012    dispDriver/TMDS_shift_red[4]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.454     9.415    
                         clock uncertainty           -0.066     9.349    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)        0.032     9.381    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  2.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.085     1.718    dispDriver/TMDS_shift_red__0[9]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.101     1.819 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.819    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.517     1.504    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.107     1.611    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.190ns (56.509%)  route 0.146ns (43.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_red_reg[2]/Q
                         net (fo=1, routed)           0.146     1.792    dispDriver/TMDS_shift_red__0[2]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.049     1.841 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.504     1.517    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.107     1.624    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.206%)  route 0.181ns (48.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.181     1.826    dispDriver/TMDS_shift_green__0[8]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.049     1.875 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.875    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.131     1.651    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.861%)  route 0.148ns (41.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  dispDriver/TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.148     1.816    dispDriver/TMDS_shift_green__0[4]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.048     1.864 r  dispDriver/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    dispDriver/TMDS_shift_green[3]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.517     1.504    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.131     1.635    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           0.107     1.739    dispDriver/TMDS_shift_red__0[3]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.098     1.837 r  dispDriver/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    dispDriver/TMDS_shift_red[2]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism             -0.517     1.504    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.092     1.596    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.841    dispDriver/TMDS_mod10[0]
    SLICE_X42Y57         LUT4 (Prop_lut4_I1_O)        0.043     1.884 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.884    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.517     1.503    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.131     1.634    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.841    dispDriver/TMDS_mod10[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I0_O)        0.045     1.886 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.517     1.503    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.121     1.624    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.378%)  route 0.207ns (52.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.207     1.852    dispDriver/TMDS_shift_blue__0[8]
    SLICE_X40Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.897 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.897    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.517     1.504    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.107     1.611    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.298%)  route 0.171ns (40.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.171     1.822    dispDriver/TMDS_mod10[1]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.101     1.923 r  dispDriver/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     1.923    dispDriver/TMDS_mod10[1]_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X42Y57         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism             -0.517     1.503    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.131     1.634    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.499%)  route 0.242ns (56.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.242     1.887    dispDriver/TMDS_shift_load
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.045     1.932 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.932    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121     1.641    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y55     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y54     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y54     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y54     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y55     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y55     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y57     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y55     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y55     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       19.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.437ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.362ns  (logic 3.766ns (18.495%)  route 16.596ns (81.505%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.586     6.463    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.834 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.893     7.727    dispDriver/yoffset[2]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.026 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     8.026    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.606 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        6.866    15.472    mem/disMem/memory_reg_1920_2047_3_3/DPRA3
    SLICE_X0Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    15.774 f  mem/disMem/memory_reg_1920_2047_3_3/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.774    mem/disMem/memory_reg_1920_2047_3_3/DPO1
    SLICE_X0Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    15.988 f  mem/disMem/memory_reg_1920_2047_3_3/F7.DP/O
                         net (fo=1, routed)           1.698    17.686    mem/disMem/memory_reg_1920_2047_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.297    17.983 f  mem/disMem/genblk1.balance_acc[3]_i_318/O
                         net (fo=1, routed)           0.000    17.983    mem/disMem/genblk1.balance_acc[3]_i_318_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    18.200 f  mem/disMem/genblk1.balance_acc_reg[3]_i_290/O
                         net (fo=1, routed)           0.000    18.200    mem/disMem/genblk1.balance_acc_reg[3]_i_290_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    18.294 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227    19.521    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316    19.837 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797    20.634    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.758 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444    21.202    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    21.326 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252    22.578    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    22.702 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886    23.587    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.711 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.947    25.659    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X42Y54         LUT3 (Prop_lut3_I1_O)        0.124    25.783 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.783    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_G/pixclk
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.094    45.143    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)        0.077    45.220    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.220    
                         arrival time                         -25.783    
  -------------------------------------------------------------------
                         slack                                 19.437    

Slack (MET) :             19.452ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.388ns  (logic 3.792ns (18.599%)  route 16.596ns (81.401%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.586     6.463    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.834 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.893     7.727    dispDriver/yoffset[2]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.026 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     8.026    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.606 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        6.866    15.472    mem/disMem/memory_reg_1920_2047_3_3/DPRA3
    SLICE_X0Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    15.774 f  mem/disMem/memory_reg_1920_2047_3_3/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.774    mem/disMem/memory_reg_1920_2047_3_3/DPO1
    SLICE_X0Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    15.988 f  mem/disMem/memory_reg_1920_2047_3_3/F7.DP/O
                         net (fo=1, routed)           1.698    17.686    mem/disMem/memory_reg_1920_2047_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.297    17.983 f  mem/disMem/genblk1.balance_acc[3]_i_318/O
                         net (fo=1, routed)           0.000    17.983    mem/disMem/genblk1.balance_acc[3]_i_318_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    18.200 f  mem/disMem/genblk1.balance_acc_reg[3]_i_290/O
                         net (fo=1, routed)           0.000    18.200    mem/disMem/genblk1.balance_acc_reg[3]_i_290_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    18.294 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227    19.521    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316    19.837 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797    20.634    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.758 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444    21.202    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    21.326 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252    22.578    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    22.702 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886    23.587    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.711 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.947    25.659    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X42Y54         LUT3 (Prop_lut3_I1_O)        0.150    25.809 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    25.809    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_G/pixclk
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.094    45.143    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)        0.118    45.261    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.261    
                         arrival time                         -25.809    
  -------------------------------------------------------------------
                         slack                                 19.452    

Slack (MET) :             19.663ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.088ns  (logic 3.766ns (18.747%)  route 16.322ns (81.253%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.586     6.463    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.834 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.893     7.727    dispDriver/yoffset[2]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.026 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     8.026    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.606 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        6.866    15.472    mem/disMem/memory_reg_1920_2047_3_3/DPRA3
    SLICE_X0Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    15.774 r  mem/disMem/memory_reg_1920_2047_3_3/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.774    mem/disMem/memory_reg_1920_2047_3_3/DPO1
    SLICE_X0Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    15.988 r  mem/disMem/memory_reg_1920_2047_3_3/F7.DP/O
                         net (fo=1, routed)           1.698    17.686    mem/disMem/memory_reg_1920_2047_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.297    17.983 r  mem/disMem/genblk1.balance_acc[3]_i_318/O
                         net (fo=1, routed)           0.000    17.983    mem/disMem/genblk1.balance_acc[3]_i_318_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    18.200 r  mem/disMem/genblk1.balance_acc_reg[3]_i_290/O
                         net (fo=1, routed)           0.000    18.200    mem/disMem/genblk1.balance_acc_reg[3]_i_290_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    18.294 r  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227    19.521    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316    19.837 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797    20.634    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.758 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444    21.202    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    21.326 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252    22.578    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    22.702 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886    23.587    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.711 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.674    25.385    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.509 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    25.509    dispDriver/encode_R/TMDS0[2]
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.094    45.143    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.029    45.172    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.172    
                         arrival time                         -25.509    
  -------------------------------------------------------------------
                         slack                                 19.663    

Slack (MET) :             19.677ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.077ns  (logic 3.766ns (18.758%)  route 16.311ns (81.242%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.586     6.463    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.834 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.893     7.727    dispDriver/yoffset[2]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.026 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     8.026    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.606 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        6.866    15.472    mem/disMem/memory_reg_1920_2047_3_3/DPRA3
    SLICE_X0Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    15.774 f  mem/disMem/memory_reg_1920_2047_3_3/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.774    mem/disMem/memory_reg_1920_2047_3_3/DPO1
    SLICE_X0Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    15.988 f  mem/disMem/memory_reg_1920_2047_3_3/F7.DP/O
                         net (fo=1, routed)           1.698    17.686    mem/disMem/memory_reg_1920_2047_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.297    17.983 f  mem/disMem/genblk1.balance_acc[3]_i_318/O
                         net (fo=1, routed)           0.000    17.983    mem/disMem/genblk1.balance_acc[3]_i_318_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    18.200 f  mem/disMem/genblk1.balance_acc_reg[3]_i_290/O
                         net (fo=1, routed)           0.000    18.200    mem/disMem/genblk1.balance_acc_reg[3]_i_290_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    18.294 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227    19.521    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316    19.837 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797    20.634    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.758 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444    21.202    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    21.326 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252    22.578    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    22.702 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886    23.587    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.711 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.662    25.374    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124    25.498 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    25.498    dispDriver/encode_R/TMDS0[3]
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.094    45.143    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.031    45.174    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.174    
                         arrival time                         -25.498    
  -------------------------------------------------------------------
                         slack                                 19.677    

Slack (MET) :             19.678ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.075ns  (logic 3.766ns (18.760%)  route 16.309ns (81.240%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.586     6.463    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.834 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.893     7.727    dispDriver/yoffset[2]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.026 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     8.026    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.606 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        6.866    15.472    mem/disMem/memory_reg_1920_2047_3_3/DPRA3
    SLICE_X0Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    15.774 r  mem/disMem/memory_reg_1920_2047_3_3/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.774    mem/disMem/memory_reg_1920_2047_3_3/DPO1
    SLICE_X0Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    15.988 r  mem/disMem/memory_reg_1920_2047_3_3/F7.DP/O
                         net (fo=1, routed)           1.698    17.686    mem/disMem/memory_reg_1920_2047_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.297    17.983 r  mem/disMem/genblk1.balance_acc[3]_i_318/O
                         net (fo=1, routed)           0.000    17.983    mem/disMem/genblk1.balance_acc[3]_i_318_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    18.200 r  mem/disMem/genblk1.balance_acc_reg[3]_i_290/O
                         net (fo=1, routed)           0.000    18.200    mem/disMem/genblk1.balance_acc_reg[3]_i_290_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    18.294 r  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227    19.521    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316    19.837 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797    20.634    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.758 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444    21.202    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    21.326 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252    22.578    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    22.702 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886    23.587    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.711 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.660    25.372    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124    25.496 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    25.496    dispDriver/encode_R/TMDS0[9]
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_R/pixclk
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.094    45.143    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.031    45.174    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.174    
                         arrival time                         -25.496    
  -------------------------------------------------------------------
                         slack                                 19.678    

Slack (MET) :             19.714ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.038ns  (logic 3.766ns (18.794%)  route 16.272ns (81.206%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.586     6.463    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.834 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.893     7.727    dispDriver/yoffset[2]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.026 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     8.026    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.606 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        6.866    15.472    mem/disMem/memory_reg_1920_2047_3_3/DPRA3
    SLICE_X0Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    15.774 f  mem/disMem/memory_reg_1920_2047_3_3/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.774    mem/disMem/memory_reg_1920_2047_3_3/DPO1
    SLICE_X0Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    15.988 f  mem/disMem/memory_reg_1920_2047_3_3/F7.DP/O
                         net (fo=1, routed)           1.698    17.686    mem/disMem/memory_reg_1920_2047_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.297    17.983 f  mem/disMem/genblk1.balance_acc[3]_i_318/O
                         net (fo=1, routed)           0.000    17.983    mem/disMem/genblk1.balance_acc[3]_i_318_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    18.200 f  mem/disMem/genblk1.balance_acc_reg[3]_i_290/O
                         net (fo=1, routed)           0.000    18.200    mem/disMem/genblk1.balance_acc_reg[3]_i_290_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    18.294 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227    19.521    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316    19.837 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797    20.634    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.758 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444    21.202    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    21.326 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252    22.578    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    22.702 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886    23.587    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.711 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.623    25.335    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124    25.459 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    25.459    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.094    45.143    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.029    45.172    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.172    
                         arrival time                         -25.459    
  -------------------------------------------------------------------
                         slack                                 19.714    

Slack (MET) :             19.766ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.032ns  (logic 3.760ns (18.770%)  route 16.272ns (81.230%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.586     6.463    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.834 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.893     7.727    dispDriver/yoffset[2]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.026 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     8.026    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.606 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        6.866    15.472    mem/disMem/memory_reg_1920_2047_3_3/DPRA3
    SLICE_X0Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    15.774 r  mem/disMem/memory_reg_1920_2047_3_3/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.774    mem/disMem/memory_reg_1920_2047_3_3/DPO1
    SLICE_X0Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    15.988 r  mem/disMem/memory_reg_1920_2047_3_3/F7.DP/O
                         net (fo=1, routed)           1.698    17.686    mem/disMem/memory_reg_1920_2047_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.297    17.983 r  mem/disMem/genblk1.balance_acc[3]_i_318/O
                         net (fo=1, routed)           0.000    17.983    mem/disMem/genblk1.balance_acc[3]_i_318_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    18.200 r  mem/disMem/genblk1.balance_acc_reg[3]_i_290/O
                         net (fo=1, routed)           0.000    18.200    mem/disMem/genblk1.balance_acc_reg[3]_i_290_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    18.294 r  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227    19.521    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316    19.837 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797    20.634    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.758 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444    21.202    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    21.326 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252    22.578    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    22.702 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886    23.587    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.711 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.623    25.335    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.118    25.453 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    25.453    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.094    45.143    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.075    45.218    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.218    
                         arrival time                         -25.453    
  -------------------------------------------------------------------
                         slack                                 19.766    

Slack (MET) :             19.849ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.901ns  (logic 3.766ns (18.923%)  route 16.135ns (81.077%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.586     6.463    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.834 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.893     7.727    dispDriver/yoffset[2]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.026 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     8.026    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.606 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        6.866    15.472    mem/disMem/memory_reg_1920_2047_3_3/DPRA3
    SLICE_X0Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    15.774 f  mem/disMem/memory_reg_1920_2047_3_3/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.774    mem/disMem/memory_reg_1920_2047_3_3/DPO1
    SLICE_X0Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    15.988 f  mem/disMem/memory_reg_1920_2047_3_3/F7.DP/O
                         net (fo=1, routed)           1.698    17.686    mem/disMem/memory_reg_1920_2047_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.297    17.983 f  mem/disMem/genblk1.balance_acc[3]_i_318/O
                         net (fo=1, routed)           0.000    17.983    mem/disMem/genblk1.balance_acc[3]_i_318_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    18.200 f  mem/disMem/genblk1.balance_acc_reg[3]_i_290/O
                         net (fo=1, routed)           0.000    18.200    mem/disMem/genblk1.balance_acc_reg[3]_i_290_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    18.294 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227    19.521    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316    19.837 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797    20.634    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.758 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444    21.202    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    21.326 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252    22.578    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    22.702 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886    23.587    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.711 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.487    25.198    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X39Y56         LUT5 (Prop_lut5_I4_O)        0.124    25.322 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    25.322    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.565    44.960    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.094    45.142    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)        0.029    45.171    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.171    
                         arrival time                         -25.322    
  -------------------------------------------------------------------
                         slack                                 19.849    

Slack (MET) :             19.867ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.885ns  (logic 3.766ns (18.939%)  route 16.119ns (81.061%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.586     6.463    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.834 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.893     7.727    dispDriver/yoffset[2]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.026 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     8.026    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.606 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        6.866    15.472    mem/disMem/memory_reg_1920_2047_3_3/DPRA3
    SLICE_X0Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    15.774 r  mem/disMem/memory_reg_1920_2047_3_3/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.774    mem/disMem/memory_reg_1920_2047_3_3/DPO1
    SLICE_X0Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    15.988 r  mem/disMem/memory_reg_1920_2047_3_3/F7.DP/O
                         net (fo=1, routed)           1.698    17.686    mem/disMem/memory_reg_1920_2047_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.297    17.983 r  mem/disMem/genblk1.balance_acc[3]_i_318/O
                         net (fo=1, routed)           0.000    17.983    mem/disMem/genblk1.balance_acc[3]_i_318_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    18.200 r  mem/disMem/genblk1.balance_acc_reg[3]_i_290/O
                         net (fo=1, routed)           0.000    18.200    mem/disMem/genblk1.balance_acc_reg[3]_i_290_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    18.294 r  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227    19.521    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316    19.837 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797    20.634    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.758 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444    21.202    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    21.326 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252    22.578    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    22.702 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886    23.587    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.711 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.470    25.182    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.306 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    25.306    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566    44.961    dispDriver/encode_R/pixclk
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.094    45.143    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.029    45.172    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.172    
                         arrival time                         -25.306    
  -------------------------------------------------------------------
                         slack                                 19.867    

Slack (MET) :             19.869ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.927ns  (logic 3.792ns (19.029%)  route 16.135ns (80.971%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.586     6.463    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.834 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.893     7.727    dispDriver/yoffset[2]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.026 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     8.026    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.606 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        6.866    15.472    mem/disMem/memory_reg_1920_2047_3_3/DPRA3
    SLICE_X0Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    15.774 f  mem/disMem/memory_reg_1920_2047_3_3/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.774    mem/disMem/memory_reg_1920_2047_3_3/DPO1
    SLICE_X0Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    15.988 f  mem/disMem/memory_reg_1920_2047_3_3/F7.DP/O
                         net (fo=1, routed)           1.698    17.686    mem/disMem/memory_reg_1920_2047_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.297    17.983 f  mem/disMem/genblk1.balance_acc[3]_i_318/O
                         net (fo=1, routed)           0.000    17.983    mem/disMem/genblk1.balance_acc[3]_i_318_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    18.200 f  mem/disMem/genblk1.balance_acc_reg[3]_i_290/O
                         net (fo=1, routed)           0.000    18.200    mem/disMem/genblk1.balance_acc_reg[3]_i_290_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    18.294 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227    19.521    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316    19.837 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797    20.634    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.758 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444    21.202    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    21.326 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252    22.578    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    22.702 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886    23.587    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.711 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.487    25.198    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.150    25.348 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    25.348    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.565    44.960    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.094    45.142    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)        0.075    45.217    dispDriver/encode_R/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                         -25.348    
  -------------------------------------------------------------------
                         slack                                 19.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X43Y36         FDRE                                         r  dispDriver/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.089     1.733    dispDriver/CounterY_reg_n_0_[0]
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.778 r  dispDriver/CounterY[5]_i_1/O
                         net (fo=2, routed)           0.000     1.778    dispDriver/CounterY[5]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  dispDriver/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/pixclk
    SLICE_X42Y36         FDRE                                         r  dispDriver/CounterY_reg[5]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121     1.636    dispDriver/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.118%)  route 0.171ns (47.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.171     1.814    dispDriver/CounterX[8]
    SLICE_X42Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.859 r  dispDriver/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000     1.859    dispDriver/data0[9]
    SLICE_X42Y35         FDRE                                         r  dispDriver/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/pixclk
    SLICE_X42Y35         FDRE                                         r  dispDriver/CounterX_reg[9]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.120     1.637    dispDriver/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.828%)  route 0.173ns (48.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.173     1.816    dispDriver/CounterX[8]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.861    dispDriver/hSync0
    SLICE_X42Y34         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.855     2.016    dispDriver/pixclk
    SLICE_X42Y34         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.500     1.516    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.121     1.637    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/CounterX_reg[7]/Q
                         net (fo=8, routed)           0.099     1.729    dispDriver/CounterX[7]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.099     1.828 r  dispDriver/CounterX[8]_i_1/O
                         net (fo=1, routed)           0.000     1.828    dispDriver/data0[8]
    SLICE_X41Y34         FDRE                                         r  dispDriver/CounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.855     2.016    dispDriver/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/CounterX_reg[8]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091     1.593    dispDriver/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.461%)  route 0.190ns (50.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.190     1.833    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.878 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.878    dispDriver/encode_R/TMDS0[3]
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism             -0.481     1.540    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.092     1.632    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.330%)  route 0.191ns (50.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.191     1.834    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.879 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.879    dispDriver/encode_R/TMDS0[2]
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.481     1.540    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.091     1.631    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.839%)  route 0.159ns (46.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X35Y34         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.159     1.774    dispDriver/CounterX[0]
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/pixclk
    SLICE_X35Y34         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.092     1.565    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.179     1.823    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.042     1.865 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     1.865    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.107     1.609    dispDriver/encode_R/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.181     1.825    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.043     1.868 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.868    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.107     1.609    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[-1111111109]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.401%)  route 0.130ns (36.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.130     1.761    dispDriver/CounterY_reg_n_0_[3]
    SLICE_X43Y35         LUT5 (Prop_lut5_I3_O)        0.098     1.859 r  dispDriver/CounterY[3]_i_1/O
                         net (fo=2, routed)           0.000     1.859    dispDriver/CounterY[3]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.091     1.593    dispDriver/CounterY_reg[-1111111109]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y34     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y34     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y31     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y16     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y12     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X27Y33     dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X17Y22     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y30     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y34     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y34     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y34     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y34     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y31     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y31     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y16     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y16     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y34     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y34     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y34     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y34     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y31     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y31     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y16     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y16     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.718ns (28.977%)  route 1.760ns (71.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_G/pixclk
    SLICE_X43Y55         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.760     7.594    dispDriver/encode_G_n_1
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.299     7.893 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.893    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.079     8.931    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.711ns (28.776%)  route 1.760ns (71.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_G/pixclk
    SLICE_X43Y55         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.760     7.594    dispDriver/encode_G_n_1
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.292     7.886 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.886    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.118     8.970    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.642ns (27.366%)  route 1.704ns (72.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_G/pixclk
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  dispDriver/encode_G/genblk1.TMDS_reg[2]/Q
                         net (fo=1, routed)           1.704     7.637    dispDriver/encode_G_n_3
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.761 r  dispDriver/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     7.761    dispDriver/TMDS_shift_green[2]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.081     8.933    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.609ns (26.200%)  route 1.715ns (73.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_R/pixclk
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           1.715     7.586    dispDriver/TMDS[9]
    SLICE_X41Y55         LUT2 (Prop_lut2_I1_O)        0.153     7.739 r  dispDriver/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.739    dispDriver/TMDS_shift_red[9]_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X41Y55         FDRE (Setup_fdre_C_D)        0.075     8.927    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.773ns (33.667%)  route 1.523ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_G/pixclk
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.478     5.893 r  dispDriver/encode_G/genblk1.TMDS_reg[5]/Q
                         net (fo=1, routed)           1.523     7.416    dispDriver/encode_G_n_0
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.295     7.711 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.711    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.079     8.931    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.748ns (33.079%)  route 1.513ns (66.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/encode_B/genblk1.TMDS_reg[7]/Q
                         net (fo=1, routed)           1.513     7.347    dispDriver/encode_B_n_1
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.329     7.676 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     7.676    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.075     8.927    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.606ns (27.314%)  route 1.613ns (72.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.613     7.483    dispDriver/encode_B_n_4
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.150     7.633 r  dispDriver/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     7.633    dispDriver/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.075     8.927    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.675ns (30.345%)  route 1.549ns (69.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_G/pixclk
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           1.549     7.482    dispDriver/encode_G_n_2
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.157     7.639 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.639    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.118     8.970    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.741ns (34.108%)  route 1.431ns (65.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           1.431     7.265    dispDriver/encode_B_n_0
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.322     7.587 r  dispDriver/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     7.587    dispDriver/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.075     8.927    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.580ns (27.313%)  route 1.544ns (72.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           1.544     7.414    dispDriver/TMDS[2]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.538 r  dispDriver/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.538    dispDriver/TMDS_shift_red[2]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)        0.031     8.883    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  1.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.226ns (30.228%)  route 0.522ns (69.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/encode_B/genblk1.TMDS_reg[6]/Q
                         net (fo=1, routed)           0.522     2.154    dispDriver/encode_B_n_2
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.098     2.252 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.252    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.092     2.130    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.207ns (26.109%)  route 0.586ns (73.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           0.586     2.254    dispDriver/encode_G_n_2
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.043     2.297 r  dispDriver/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.297    dispDriver/TMDS_shift_green[3]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.131     2.169    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.183ns (23.593%)  route 0.593ns (76.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.593     2.238    dispDriver/encode_B_n_6
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.042     2.280 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.280    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.184ns (23.675%)  route 0.593ns (76.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.593     2.238    dispDriver/encode_B_n_4
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.043     2.281 r  dispDriver/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.281    dispDriver/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.062%)  route 0.587ns (75.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.587     2.232    dispDriver/encode_B_n_4
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.045     2.277 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     2.277    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.092     2.130    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.997%)  route 0.589ns (76.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_B/genblk1.TMDS_reg[1]/Q
                         net (fo=1, routed)           0.589     2.234    dispDriver/encode_B_n_5
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.045     2.279 r  dispDriver/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.279    dispDriver/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.091     2.129    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.888%)  route 0.593ns (76.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.593     2.238    dispDriver/encode_B_n_6
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.045     2.283 r  dispDriver/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.283    dispDriver/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.091     2.129    dispDriver/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.210ns (25.566%)  route 0.611ns (74.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           0.611     2.280    dispDriver/encode_G_n_2
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.046     2.326 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     2.326    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.131     2.169    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.189ns (22.902%)  route 0.636ns (77.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X43Y55         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.636     2.282    dispDriver/encode_G_n_4
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.048     2.330 r  dispDriver/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.330    dispDriver/TMDS_shift_green[1]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.131     2.169    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.621%)  route 0.636ns (77.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X43Y55         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.636     2.282    dispDriver/encode_G_n_4
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.045     2.327 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.327    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.120     2.158    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.169    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         26145 Endpoints
Min Delay         26145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_2/Q_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.794ns  (logic 4.174ns (7.222%)  route 53.620ns (92.778%))
  Logic Levels:           19  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=6 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[1]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=36, routed)          2.217     2.676    control_unit/mainDecoder/state[1]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.118     2.794 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.657     3.450    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326     3.776 f  control_unit/mainDecoder/Q_i_19__2/O
                         net (fo=10, routed)          0.838     4.614    control_unit/mainDecoder/Q_i_19__2_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.152     4.766 r  control_unit/mainDecoder/Q_i_13__14/O
                         net (fo=49, routed)          4.090     8.856    control_unit/mainDecoder/Q_i_13__14_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.332     9.188 f  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=5, routed)           1.853    11.041    control_unit/mainDecoder/Q_i_3__7_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.165 f  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           1.269    12.435    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.150    12.585 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.650    13.235    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I2_O)        0.326    13.561 f  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           1.019    14.580    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.704 f  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           0.801    15.505    control_unit/mainDecoder/ALUResult[7]
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124    15.629 f  control_unit/mainDecoder/register_file_i_26/O
                         net (fo=51, routed)          2.935    18.564    control_unit/mainDecoder/Result[6]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.124    18.688 r  control_unit/mainDecoder/romAddress_carry_i_7/O
                         net (fo=4, routed)           1.852    20.540    mem/S[1]
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    21.214 r  mem/romAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    mem/romAddress_carry_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.436 r  mem/romAddress_carry__0/O[0]
                         net (fo=3199, routed)       26.330    47.767    mem/rom/O[0]
    SLICE_X32Y93         LUT6 (Prop_lut6_I3_O)        0.299    48.066 r  mem/rom/Q_i_71__14/O
                         net (fo=2, routed)           1.243    49.309    mem/rom/Q_i_71__14_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.124    49.433 r  mem/rom/Q_i_49__7/O
                         net (fo=1, routed)           1.932    51.365    mem/rom/Q_i_49__7_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.124    51.489 r  mem/rom/Q_i_21__8/O
                         net (fo=1, routed)           0.879    52.368    mem/rom/Q_i_21__8_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124    52.492 r  mem/rom/Q_i_8__3/O
                         net (fo=1, routed)           1.381    53.873    mem/rom/Q_i_8__3_n_0
    SLICE_X27Y74         LUT5 (Prop_lut5_I4_O)        0.124    53.997 r  mem/rom/Q_i_3__5/O
                         net (fo=1, routed)           3.145    57.142    control_unit/mainDecoder/IR[16]
    SLICE_X26Y18         LUT6 (Prop_lut6_I5_O)        0.124    57.266 r  control_unit/mainDecoder/Q_i_1__16/O
                         net (fo=2, routed)           0.528    57.794    buf_reg_2/D[18]
    SLICE_X26Y19         FDRE                                         r  buf_reg_2/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_3/genblk1[18].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.663ns  (logic 4.174ns (7.239%)  route 53.489ns (92.761%))
  Logic Levels:           19  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=6 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[1]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=36, routed)          2.217     2.676    control_unit/mainDecoder/state[1]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.118     2.794 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.657     3.450    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326     3.776 f  control_unit/mainDecoder/Q_i_19__2/O
                         net (fo=10, routed)          0.838     4.614    control_unit/mainDecoder/Q_i_19__2_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.152     4.766 r  control_unit/mainDecoder/Q_i_13__14/O
                         net (fo=49, routed)          4.090     8.856    control_unit/mainDecoder/Q_i_13__14_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.332     9.188 f  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=5, routed)           1.853    11.041    control_unit/mainDecoder/Q_i_3__7_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.165 f  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           1.269    12.435    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.150    12.585 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.650    13.235    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I2_O)        0.326    13.561 f  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           1.019    14.580    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.704 f  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           0.801    15.505    control_unit/mainDecoder/ALUResult[7]
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124    15.629 f  control_unit/mainDecoder/register_file_i_26/O
                         net (fo=51, routed)          2.935    18.564    control_unit/mainDecoder/Result[6]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.124    18.688 r  control_unit/mainDecoder/romAddress_carry_i_7/O
                         net (fo=4, routed)           1.852    20.540    mem/S[1]
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    21.214 r  mem/romAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    mem/romAddress_carry_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.436 r  mem/romAddress_carry__0/O[0]
                         net (fo=3199, routed)       26.330    47.767    mem/rom/O[0]
    SLICE_X32Y93         LUT6 (Prop_lut6_I3_O)        0.299    48.066 r  mem/rom/Q_i_71__14/O
                         net (fo=2, routed)           1.243    49.309    mem/rom/Q_i_71__14_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.124    49.433 r  mem/rom/Q_i_49__7/O
                         net (fo=1, routed)           1.932    51.365    mem/rom/Q_i_49__7_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.124    51.489 r  mem/rom/Q_i_21__8/O
                         net (fo=1, routed)           0.879    52.368    mem/rom/Q_i_21__8_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124    52.492 r  mem/rom/Q_i_8__3/O
                         net (fo=1, routed)           1.381    53.873    mem/rom/Q_i_8__3_n_0
    SLICE_X27Y74         LUT5 (Prop_lut5_I4_O)        0.124    53.997 r  mem/rom/Q_i_3__5/O
                         net (fo=1, routed)           3.145    57.142    control_unit/mainDecoder/IR[16]
    SLICE_X26Y18         LUT6 (Prop_lut6_I5_O)        0.124    57.266 r  control_unit/mainDecoder/Q_i_1__16/O
                         net (fo=2, routed)           0.397    57.663    buf_reg_3/genblk1[18].reg1/d/D[0]
    SLICE_X26Y18         FDRE                                         r  buf_reg_3/genblk1[18].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_3/genblk1[19].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.710ns  (logic 4.829ns (8.515%)  route 51.881ns (91.485%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[1]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=36, routed)          2.217     2.676    control_unit/mainDecoder/state[1]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.118     2.794 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.657     3.450    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326     3.776 f  control_unit/mainDecoder/Q_i_19__2/O
                         net (fo=10, routed)          0.838     4.614    control_unit/mainDecoder/Q_i_19__2_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.152     4.766 r  control_unit/mainDecoder/Q_i_13__14/O
                         net (fo=49, routed)          4.090     8.856    control_unit/mainDecoder/Q_i_13__14_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.332     9.188 f  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=5, routed)           1.853    11.041    control_unit/mainDecoder/Q_i_3__7_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.165 f  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           1.269    12.435    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.150    12.585 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.650    13.235    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I2_O)        0.326    13.561 f  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           1.019    14.580    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.704 f  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           0.801    15.505    control_unit/mainDecoder/ALUResult[7]
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124    15.629 f  control_unit/mainDecoder/register_file_i_26/O
                         net (fo=51, routed)          2.935    18.564    control_unit/mainDecoder/Result[6]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.124    18.688 r  control_unit/mainDecoder/romAddress_carry_i_7/O
                         net (fo=4, routed)           1.852    20.540    mem/S[1]
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    21.214 r  mem/romAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    mem/romAddress_carry_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.436 r  mem/romAddress_carry__0/O[0]
                         net (fo=3199, routed)       25.957    47.393    mem/rom/O[0]
    SLICE_X33Y98         LUT6 (Prop_lut6_I3_O)        0.299    47.692 r  mem/rom/Q_i_91__12/O
                         net (fo=1, routed)           0.000    47.692    mem/rom/Q_i_91__12_n_0
    SLICE_X33Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    47.909 r  mem/rom/Q_reg_i_52__7/O
                         net (fo=1, routed)           1.027    48.936    mem/rom/Q_reg_i_52__7_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I2_O)        0.299    49.235 r  mem/rom/Q_i_27__13/O
                         net (fo=1, routed)           0.000    49.235    mem/rom/Q_i_27__13_n_0
    SLICE_X36Y99         MUXF7 (Prop_muxf7_I0_O)      0.212    49.447 r  mem/rom/Q_reg_i_16__10/O
                         net (fo=1, routed)           0.944    50.391    mem/rom/Q_reg_i_16__10_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.299    50.690 r  mem/rom/Q_i_6__19/O
                         net (fo=1, routed)           1.004    51.694    mem/rom/Q_i_6__19_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.124    51.818 r  mem/rom/Q_i_3__11/O
                         net (fo=1, routed)           4.262    56.080    mem/ram/IR[1]
    SLICE_X21Y18         LUT6 (Prop_lut6_I5_O)        0.124    56.204 r  mem/ram/Q_i_1__17/O
                         net (fo=2, routed)           0.506    56.710    buf_reg_3/genblk1[19].reg1/d/D[0]
    SLICE_X19Y18         FDRE                                         r  buf_reg_3/genblk1[19].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_2/Q_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.687ns  (logic 4.829ns (8.519%)  route 51.858ns (91.481%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[1]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=36, routed)          2.217     2.676    control_unit/mainDecoder/state[1]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.118     2.794 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.657     3.450    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326     3.776 f  control_unit/mainDecoder/Q_i_19__2/O
                         net (fo=10, routed)          0.838     4.614    control_unit/mainDecoder/Q_i_19__2_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.152     4.766 r  control_unit/mainDecoder/Q_i_13__14/O
                         net (fo=49, routed)          4.090     8.856    control_unit/mainDecoder/Q_i_13__14_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.332     9.188 f  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=5, routed)           1.853    11.041    control_unit/mainDecoder/Q_i_3__7_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.165 f  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           1.269    12.435    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.150    12.585 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.650    13.235    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I2_O)        0.326    13.561 f  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           1.019    14.580    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.704 f  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           0.801    15.505    control_unit/mainDecoder/ALUResult[7]
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124    15.629 f  control_unit/mainDecoder/register_file_i_26/O
                         net (fo=51, routed)          2.935    18.564    control_unit/mainDecoder/Result[6]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.124    18.688 r  control_unit/mainDecoder/romAddress_carry_i_7/O
                         net (fo=4, routed)           1.852    20.540    mem/S[1]
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    21.214 r  mem/romAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    mem/romAddress_carry_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.436 r  mem/romAddress_carry__0/O[0]
                         net (fo=3199, routed)       25.957    47.393    mem/rom/O[0]
    SLICE_X33Y98         LUT6 (Prop_lut6_I3_O)        0.299    47.692 r  mem/rom/Q_i_91__12/O
                         net (fo=1, routed)           0.000    47.692    mem/rom/Q_i_91__12_n_0
    SLICE_X33Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    47.909 r  mem/rom/Q_reg_i_52__7/O
                         net (fo=1, routed)           1.027    48.936    mem/rom/Q_reg_i_52__7_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I2_O)        0.299    49.235 r  mem/rom/Q_i_27__13/O
                         net (fo=1, routed)           0.000    49.235    mem/rom/Q_i_27__13_n_0
    SLICE_X36Y99         MUXF7 (Prop_muxf7_I0_O)      0.212    49.447 r  mem/rom/Q_reg_i_16__10/O
                         net (fo=1, routed)           0.944    50.391    mem/rom/Q_reg_i_16__10_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.299    50.690 r  mem/rom/Q_i_6__19/O
                         net (fo=1, routed)           1.004    51.694    mem/rom/Q_i_6__19_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.124    51.818 r  mem/rom/Q_i_3__11/O
                         net (fo=1, routed)           4.262    56.080    mem/ram/IR[1]
    SLICE_X21Y18         LUT6 (Prop_lut6_I5_O)        0.124    56.204 r  mem/ram/Q_i_1__17/O
                         net (fo=2, routed)           0.482    56.687    buf_reg_2/D[19]
    SLICE_X21Y19         FDRE                                         r  buf_reg_2/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_2/Q_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.273ns  (logic 4.673ns (8.304%)  route 51.600ns (91.696%))
  Logic Levels:           19  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[1]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=36, routed)          2.217     2.676    control_unit/mainDecoder/state[1]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.118     2.794 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.657     3.450    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326     3.776 f  control_unit/mainDecoder/Q_i_19__2/O
                         net (fo=10, routed)          0.838     4.614    control_unit/mainDecoder/Q_i_19__2_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.152     4.766 r  control_unit/mainDecoder/Q_i_13__14/O
                         net (fo=49, routed)          4.090     8.856    control_unit/mainDecoder/Q_i_13__14_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.332     9.188 f  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=5, routed)           1.853    11.041    control_unit/mainDecoder/Q_i_3__7_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.165 f  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           1.269    12.435    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.150    12.585 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.650    13.235    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I2_O)        0.326    13.561 f  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           1.019    14.580    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.704 f  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           0.801    15.505    control_unit/mainDecoder/ALUResult[7]
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124    15.629 f  control_unit/mainDecoder/register_file_i_26/O
                         net (fo=51, routed)          2.935    18.564    control_unit/mainDecoder/Result[6]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.124    18.688 r  control_unit/mainDecoder/romAddress_carry_i_7/O
                         net (fo=4, routed)           1.852    20.540    mem/S[1]
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    21.214 r  mem/romAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    mem/romAddress_carry_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.436 r  mem/romAddress_carry__0/O[0]
                         net (fo=3199, routed)       26.188    47.625    mem/rom/O[0]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.328    47.953 r  mem/rom/Q_i_61__24/O
                         net (fo=1, routed)           0.964    48.917    mem/rom/Q_i_61__24_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.331    49.248 r  mem/rom/Q_i_27__17/O
                         net (fo=1, routed)           1.224    50.472    mem/rom/Q_i_27__17_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I0_O)        0.124    50.596 r  mem/rom/Q_i_15__12/O
                         net (fo=1, routed)           0.575    51.171    mem/rom/Q_i_15__12_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124    51.295 r  mem/rom/Q_i_6__18/O
                         net (fo=1, routed)           0.000    51.295    mem/rom/Q_i_6__18_n_0
    SLICE_X39Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    51.507 r  mem/rom/Q_reg_i_3__14/O
                         net (fo=1, routed)           3.655    55.161    mem/ram/IR[0]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.299    55.460 r  mem/ram/Q_i_1__9/O
                         net (fo=2, routed)           0.812    56.273    buf_reg_2/D[11]
    SLICE_X25Y25         FDRE                                         r  buf_reg_2/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_3/genblk1[11].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.851ns  (logic 4.673ns (8.367%)  route 51.178ns (91.633%))
  Logic Levels:           19  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[1]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=36, routed)          2.217     2.676    control_unit/mainDecoder/state[1]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.118     2.794 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.657     3.450    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326     3.776 f  control_unit/mainDecoder/Q_i_19__2/O
                         net (fo=10, routed)          0.838     4.614    control_unit/mainDecoder/Q_i_19__2_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.152     4.766 r  control_unit/mainDecoder/Q_i_13__14/O
                         net (fo=49, routed)          4.090     8.856    control_unit/mainDecoder/Q_i_13__14_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.332     9.188 f  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=5, routed)           1.853    11.041    control_unit/mainDecoder/Q_i_3__7_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.165 f  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           1.269    12.435    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.150    12.585 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.650    13.235    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I2_O)        0.326    13.561 f  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           1.019    14.580    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.704 f  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           0.801    15.505    control_unit/mainDecoder/ALUResult[7]
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124    15.629 f  control_unit/mainDecoder/register_file_i_26/O
                         net (fo=51, routed)          2.935    18.564    control_unit/mainDecoder/Result[6]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.124    18.688 r  control_unit/mainDecoder/romAddress_carry_i_7/O
                         net (fo=4, routed)           1.852    20.540    mem/S[1]
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    21.214 r  mem/romAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    mem/romAddress_carry_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.436 r  mem/romAddress_carry__0/O[0]
                         net (fo=3199, routed)       26.188    47.625    mem/rom/O[0]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.328    47.953 r  mem/rom/Q_i_61__24/O
                         net (fo=1, routed)           0.964    48.917    mem/rom/Q_i_61__24_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.331    49.248 r  mem/rom/Q_i_27__17/O
                         net (fo=1, routed)           1.224    50.472    mem/rom/Q_i_27__17_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I0_O)        0.124    50.596 r  mem/rom/Q_i_15__12/O
                         net (fo=1, routed)           0.575    51.171    mem/rom/Q_i_15__12_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124    51.295 r  mem/rom/Q_i_6__18/O
                         net (fo=1, routed)           0.000    51.295    mem/rom/Q_i_6__18_n_0
    SLICE_X39Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    51.507 r  mem/rom/Q_reg_i_3__14/O
                         net (fo=1, routed)           3.655    55.161    mem/ram/IR[0]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.299    55.460 r  mem/ram/Q_i_1__9/O
                         net (fo=2, routed)           0.391    55.851    buf_reg_3/genblk1[11].reg1/d/D[0]
    SLICE_X25Y27         FDRE                                         r  buf_reg_3/genblk1[11].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_2/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.509ns  (logic 4.442ns (8.002%)  route 51.067ns (91.998%))
  Logic Levels:           19  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[1]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=36, routed)          2.217     2.676    control_unit/mainDecoder/state[1]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.118     2.794 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.657     3.450    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326     3.776 f  control_unit/mainDecoder/Q_i_19__2/O
                         net (fo=10, routed)          0.838     4.614    control_unit/mainDecoder/Q_i_19__2_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.152     4.766 r  control_unit/mainDecoder/Q_i_13__14/O
                         net (fo=49, routed)          4.090     8.856    control_unit/mainDecoder/Q_i_13__14_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.332     9.188 f  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=5, routed)           1.853    11.041    control_unit/mainDecoder/Q_i_3__7_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.165 f  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           1.269    12.435    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.150    12.585 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.650    13.235    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I2_O)        0.326    13.561 f  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           1.019    14.580    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.704 f  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           0.801    15.505    control_unit/mainDecoder/ALUResult[7]
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124    15.629 f  control_unit/mainDecoder/register_file_i_26/O
                         net (fo=51, routed)          2.935    18.564    control_unit/mainDecoder/Result[6]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.124    18.688 r  control_unit/mainDecoder/romAddress_carry_i_7/O
                         net (fo=4, routed)           1.852    20.540    mem/S[1]
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    21.214 r  mem/romAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    mem/romAddress_carry_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.436 r  mem/romAddress_carry__0/O[0]
                         net (fo=3199, routed)       26.715    48.152    mem/rom/O[0]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.299    48.451 r  mem/rom/Q_i_98__15/O
                         net (fo=1, routed)           0.838    49.289    mem/rom/Q_i_98__15_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I4_O)        0.124    49.413 r  mem/rom/Q_i_39__22/O
                         net (fo=2, routed)           1.064    50.477    mem/rom/Q_i_39__22_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124    50.601 r  mem/rom/Q_i_16__12/O
                         net (fo=1, routed)           0.792    51.393    mem/rom/Q_i_16__12_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I5_O)        0.124    51.517 r  mem/rom/Q_i_6__17/O
                         net (fo=1, routed)           0.000    51.517    mem/rom/Q_i_6__17_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    51.734 r  mem/rom/Q_reg_i_3__10/O
                         net (fo=1, routed)           2.946    54.680    control_unit/mainDecoder/IR[2]
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.299    54.979 r  control_unit/mainDecoder/Q_i_1__1/O
                         net (fo=2, routed)           0.529    55.509    buf_reg_2/D[3]
    SLICE_X36Y32         FDRE                                         r  buf_reg_2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_3/genblk1[3].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.319ns  (logic 4.442ns (8.030%)  route 50.877ns (91.970%))
  Logic Levels:           19  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[1]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=36, routed)          2.217     2.676    control_unit/mainDecoder/state[1]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.118     2.794 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.657     3.450    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326     3.776 f  control_unit/mainDecoder/Q_i_19__2/O
                         net (fo=10, routed)          0.838     4.614    control_unit/mainDecoder/Q_i_19__2_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.152     4.766 r  control_unit/mainDecoder/Q_i_13__14/O
                         net (fo=49, routed)          4.090     8.856    control_unit/mainDecoder/Q_i_13__14_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.332     9.188 f  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=5, routed)           1.853    11.041    control_unit/mainDecoder/Q_i_3__7_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.165 f  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           1.269    12.435    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.150    12.585 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.650    13.235    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I2_O)        0.326    13.561 f  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           1.019    14.580    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.704 f  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           0.801    15.505    control_unit/mainDecoder/ALUResult[7]
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124    15.629 f  control_unit/mainDecoder/register_file_i_26/O
                         net (fo=51, routed)          2.935    18.564    control_unit/mainDecoder/Result[6]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.124    18.688 r  control_unit/mainDecoder/romAddress_carry_i_7/O
                         net (fo=4, routed)           1.852    20.540    mem/S[1]
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    21.214 r  mem/romAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    mem/romAddress_carry_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.436 r  mem/romAddress_carry__0/O[0]
                         net (fo=3199, routed)       26.715    48.152    mem/rom/O[0]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.299    48.451 r  mem/rom/Q_i_98__15/O
                         net (fo=1, routed)           0.838    49.289    mem/rom/Q_i_98__15_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I4_O)        0.124    49.413 r  mem/rom/Q_i_39__22/O
                         net (fo=2, routed)           1.064    50.477    mem/rom/Q_i_39__22_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124    50.601 r  mem/rom/Q_i_16__12/O
                         net (fo=1, routed)           0.792    51.393    mem/rom/Q_i_16__12_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I5_O)        0.124    51.517 r  mem/rom/Q_i_6__17/O
                         net (fo=1, routed)           0.000    51.517    mem/rom/Q_i_6__17_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    51.734 r  mem/rom/Q_reg_i_3__10/O
                         net (fo=1, routed)           2.946    54.680    control_unit/mainDecoder/IR[2]
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.299    54.979 r  control_unit/mainDecoder/Q_i_1__1/O
                         net (fo=2, routed)           0.340    55.319    buf_reg_3/genblk1[3].reg1/d/D[0]
    SLICE_X37Y32         FDRE                                         r  buf_reg_3/genblk1[3].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_2/Q_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.285ns  (logic 4.854ns (8.780%)  route 50.431ns (91.220%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=7 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[1]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=36, routed)          2.217     2.676    control_unit/mainDecoder/state[1]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.118     2.794 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.657     3.450    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326     3.776 f  control_unit/mainDecoder/Q_i_19__2/O
                         net (fo=10, routed)          0.838     4.614    control_unit/mainDecoder/Q_i_19__2_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.152     4.766 r  control_unit/mainDecoder/Q_i_13__14/O
                         net (fo=49, routed)          4.090     8.856    control_unit/mainDecoder/Q_i_13__14_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.332     9.188 f  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=5, routed)           1.853    11.041    control_unit/mainDecoder/Q_i_3__7_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.165 f  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           1.269    12.435    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.150    12.585 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.650    13.235    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I2_O)        0.326    13.561 f  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           1.019    14.580    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.704 f  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           0.801    15.505    control_unit/mainDecoder/ALUResult[7]
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124    15.629 f  control_unit/mainDecoder/register_file_i_26/O
                         net (fo=51, routed)          2.935    18.564    control_unit/mainDecoder/Result[6]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.124    18.688 r  control_unit/mainDecoder/romAddress_carry_i_7/O
                         net (fo=4, routed)           1.852    20.540    mem/S[1]
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    21.214 r  mem/romAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    mem/romAddress_carry_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.436 r  mem/romAddress_carry__0/O[0]
                         net (fo=3199, routed)       26.687    48.123    mem/rom/O[0]
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.299    48.422 r  mem/rom/Q_i_116__18/O
                         net (fo=1, routed)           1.155    49.577    mem/rom/Q_i_116__18_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.124    49.701 r  mem/rom/Q_i_52__15/O
                         net (fo=1, routed)           0.000    49.701    mem/rom/Q_i_52__15_n_0
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I1_O)      0.245    49.946 r  mem/rom/Q_reg_i_24__5/O
                         net (fo=1, routed)           0.000    49.946    mem/rom/Q_reg_i_24__5_n_0
    SLICE_X35Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    50.050 r  mem/rom/Q_reg_i_14__7/O
                         net (fo=1, routed)           0.802    50.852    mem/rom/Q_reg_i_14__7_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.316    51.168 r  mem/rom/Q_i_6__15/O
                         net (fo=1, routed)           0.000    51.168    mem/rom/Q_i_6__15_n_0
    SLICE_X36Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    51.380 r  mem/rom/Q_reg_i_3__12/O
                         net (fo=1, routed)           2.886    54.266    control_unit/mainDecoder/IR[10]
    SLICE_X26Y29         LUT6 (Prop_lut6_I5_O)        0.299    54.565 r  control_unit/mainDecoder/Q_i_1__10/O
                         net (fo=2, routed)           0.721    55.285    buf_reg_2/D[12]
    SLICE_X25Y25         FDRE                                         r  buf_reg_2/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_3/genblk1[6].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.235ns  (logic 4.824ns (8.734%)  route 50.411ns (91.266%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[1]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=36, routed)          2.217     2.676    control_unit/mainDecoder/state[1]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.118     2.794 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.657     3.450    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326     3.776 f  control_unit/mainDecoder/Q_i_19__2/O
                         net (fo=10, routed)          0.838     4.614    control_unit/mainDecoder/Q_i_19__2_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.152     4.766 r  control_unit/mainDecoder/Q_i_13__14/O
                         net (fo=49, routed)          4.090     8.856    control_unit/mainDecoder/Q_i_13__14_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.332     9.188 f  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=5, routed)           1.853    11.041    control_unit/mainDecoder/Q_i_3__7_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.165 f  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           1.269    12.435    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.150    12.585 r  control_unit/mainDecoder/Q_i_2__31/O
                         net (fo=3, routed)           0.650    13.235    control_unit/mainDecoder/Q_i_2__31_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I2_O)        0.326    13.561 f  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           1.019    14.580    control_unit/mainDecoder/Q_i_2__29_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.704 f  control_unit/mainDecoder/Q_i_1__55/O
                         net (fo=3, routed)           0.801    15.505    control_unit/mainDecoder/ALUResult[7]
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.124    15.629 f  control_unit/mainDecoder/register_file_i_26/O
                         net (fo=51, routed)          2.935    18.564    control_unit/mainDecoder/Result[6]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.124    18.688 r  control_unit/mainDecoder/romAddress_carry_i_7/O
                         net (fo=4, routed)           1.852    20.540    mem/S[1]
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    21.214 r  mem/romAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    mem/romAddress_carry_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.436 r  mem/romAddress_carry__0/O[0]
                         net (fo=3199, routed)       26.900    48.337    mem/rom/O[0]
    SLICE_X32Y92         LUT6 (Prop_lut6_I4_O)        0.299    48.636 r  mem/rom/Q_i_91__19/O
                         net (fo=1, routed)           0.000    48.636    mem/rom/Q_i_91__19_n_0
    SLICE_X32Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    48.850 r  mem/rom/Q_reg_i_43__7/O
                         net (fo=1, routed)           0.776    49.626    mem/rom/Q_reg_i_43__7_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I2_O)        0.297    49.923 r  mem/rom/Q_i_23__14/O
                         net (fo=1, routed)           0.154    50.077    mem/rom/Q_i_23__14_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.124    50.201 r  mem/rom/Q_i_9__5/O
                         net (fo=1, routed)           0.861    51.061    mem/rom/Q_i_9__5_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.124    51.185 r  mem/rom/Q_i_5/O
                         net (fo=1, routed)           0.000    51.185    mem/rom/Q_i_5_n_0
    SLICE_X35Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    51.397 r  mem/rom/Q_reg_i_3__9/O
                         net (fo=1, routed)           2.960    54.357    control_unit/mainDecoder/IR[5]
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.299    54.656 r  control_unit/mainDecoder/Q_i_1__4/O
                         net (fo=2, routed)           0.580    55.235    buf_reg_3/genblk1[6].reg1/d/D[0]
    SLICE_X37Y32         FDRE                                         r  buf_reg_3/genblk1[6].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[14].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.509%)  route 0.138ns (49.491%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE                         0.000     0.000 r  PC1_reg[14]/C
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[14]/Q
                         net (fo=7, routed)           0.138     0.279    buf_reg_4/genblk1[14].reg1/d/Q[0]
    SLICE_X37Y27         FDRE                                         r  buf_reg_4/genblk1[14].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[29].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.464%)  route 0.138ns (49.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE                         0.000     0.000 r  PC1_reg[29]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[29]/Q
                         net (fo=6, routed)           0.138     0.279    buf_reg_4/genblk1[29].reg1/d/Q[0]
    SLICE_X40Y28         FDRE                                         r  buf_reg_4/genblk1[29].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[21].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE                         0.000     0.000 r  PC1_reg[21]/C
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[21]/Q
                         net (fo=4, routed)           0.122     0.286    buf_reg_4/genblk1[21].reg1/d/Q[0]
    SLICE_X32Y19         FDRE                                         r  buf_reg_4/genblk1[21].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/keyVal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.146ns (50.311%)  route 0.144ns (49.689%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE                         0.000     0.000 r  key_reg_reg[3]/C
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  key_reg_reg[3]/Q
                         net (fo=1, routed)           0.144     0.290    mem/key_reg[3]
    SLICE_X40Y33         FDRE                                         r  mem/keyVal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/keyVal_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.146ns (49.986%)  route 0.146ns (50.014%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE                         0.000     0.000 r  key_reg_reg[5]/C
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  key_reg_reg[5]/Q
                         net (fo=1, routed)           0.146     0.292    mem/key_reg[5]
    SLICE_X40Y33         FDRE                                         r  mem/keyVal_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[10][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[10][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  register_file/register_reg[10][23]/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[10][23]/Q
                         net (fo=3, routed)           0.115     0.256    register_file/register[10][23]
    SLICE_X41Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  register_file/register[10][23]_i_1/O
                         net (fo=1, routed)           0.000     0.301    register_file/register_reg[10][23]
    SLICE_X41Y14         FDRE                                         r  register_file/register_reg[10][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[30][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[30][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.731%)  route 0.115ns (38.269%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE                         0.000     0.000 r  register_file/register_reg[30][13]/C
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[30][13]/Q
                         net (fo=3, routed)           0.115     0.256    register_file/register[30][13]
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  register_file/register[30][13]_i_1/O
                         net (fo=1, routed)           0.000     0.301    register_file/register_reg[30][13]
    SLICE_X13Y0          FDRE                                         r  register_file/register_reg[30][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[22].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.727%)  route 0.161ns (53.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE                         0.000     0.000 r  PC1_reg[22]/C
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[22]/Q
                         net (fo=3, routed)           0.161     0.302    buf_reg_4/genblk1[22].reg1/d/Q[0]
    SLICE_X36Y18         FDRE                                         r  buf_reg_4/genblk1[22].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[17][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[17][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE                         0.000     0.000 r  register_file/register_reg[17][10]/C
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[17][10]/Q
                         net (fo=3, routed)           0.117     0.258    register_file/register[17][10]
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  register_file/register[17][10]_i_1/O
                         net (fo=1, routed)           0.000     0.303    register_file/register_reg[17][10]
    SLICE_X5Y3           FDRE                                         r  register_file/register_reg[17][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[24][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[24][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE                         0.000     0.000 r  register_file/register_reg[24][3]/C
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[24][3]/Q
                         net (fo=3, routed)           0.117     0.258    register_file/register[24][3]
    SLICE_X21Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  register_file/register[24][3]_i_1/O
                         net (fo=1, routed)           0.000     0.303    register_file/register_reg[24][3]
    SLICE_X21Y10         FDRE                                         r  register_file/register_reg[24][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.378ns  (logic 2.377ns (44.198%)  route 3.001ns (55.802%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.001     8.934    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    10.793 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    10.793    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.377ns  (logic 2.376ns (44.188%)  route 3.001ns (55.812%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.001     8.934    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    10.792 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    10.792    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.241ns  (logic 2.320ns (44.266%)  route 2.921ns (55.734%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           2.921     8.792    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    10.656 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    10.656    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 2.319ns (44.255%)  route 2.921ns (55.745%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           2.921     8.792    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    10.655 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    10.655    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.086ns  (logic 2.317ns (45.555%)  route 2.769ns (54.445%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.769     8.640    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    10.501 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    10.501    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.085ns  (logic 2.316ns (45.544%)  route 2.769ns (54.456%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.769     8.640    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    10.500 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    10.500    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 0.950ns (55.483%)  route 0.762ns (44.517%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.762     2.407    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.216 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.216    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 0.951ns (55.509%)  route 0.762ns (44.491%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.762     2.407    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.217 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.217    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 0.953ns (52.214%)  route 0.872ns (47.786%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.872     2.517    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.329 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.329    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 0.954ns (52.240%)  route 0.872ns (47.760%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y55         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.872     2.517    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.330 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.330    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 0.971ns (52.853%)  route 0.866ns (47.147%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.866     2.534    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.341 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.341    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 0.972ns (52.879%)  route 0.866ns (47.121%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X42Y55         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.866     2.534    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.342 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.342    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     9.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     7.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MMCM_pix_clock

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.735ns  (logic 3.134ns (26.706%)  route 8.601ns (73.294%))
  Logic Levels:           11  (LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
    SLICE_X0Y9           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_768_895_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_768_895_3_3/DPO0
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_768_895_3_3/F7.DP/O
                         net (fo=1, routed)           2.048     3.574    mem/disMem/memory_reg_768_895_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I1_O)        0.297     3.871 f  mem/disMem/genblk1.balance_acc[3]_i_316/O
                         net (fo=1, routed)           0.000     3.871    mem/disMem/genblk1.balance_acc[3]_i_316_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     4.116 f  mem/disMem/genblk1.balance_acc_reg[3]_i_289/O
                         net (fo=1, routed)           0.000     4.116    mem/disMem/genblk1.balance_acc_reg[3]_i_289_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     4.220 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227     5.447    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316     5.763 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797     6.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444     7.128    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.252 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252     8.504    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886     9.514    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.638 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.947    11.585    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X42Y54         LUT3 (Prop_lut3_I1_O)        0.150    11.735 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    11.735    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_G/pixclk
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.709ns  (logic 3.108ns (26.543%)  route 8.601ns (73.457%))
  Logic Levels:           11  (LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
    SLICE_X0Y9           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_768_895_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_768_895_3_3/DPO0
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_768_895_3_3/F7.DP/O
                         net (fo=1, routed)           2.048     3.574    mem/disMem/memory_reg_768_895_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I1_O)        0.297     3.871 f  mem/disMem/genblk1.balance_acc[3]_i_316/O
                         net (fo=1, routed)           0.000     3.871    mem/disMem/genblk1.balance_acc[3]_i_316_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     4.116 f  mem/disMem/genblk1.balance_acc_reg[3]_i_289/O
                         net (fo=1, routed)           0.000     4.116    mem/disMem/genblk1.balance_acc_reg[3]_i_289_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     4.220 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227     5.447    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316     5.763 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797     6.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444     7.128    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.252 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252     8.504    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886     9.514    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.638 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.947    11.585    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X42Y54         LUT3 (Prop_lut3_I1_O)        0.124    11.709 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.709    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_G/pixclk
    SLICE_X42Y54         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.435ns  (logic 3.108ns (27.179%)  route 8.327ns (72.821%))
  Logic Levels:           11  (LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
    SLICE_X0Y9           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_768_895_3_3/DPO0
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_768_895_3_3/F7.DP/O
                         net (fo=1, routed)           2.048     3.574    mem/disMem/memory_reg_768_895_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I1_O)        0.297     3.871 r  mem/disMem/genblk1.balance_acc[3]_i_316/O
                         net (fo=1, routed)           0.000     3.871    mem/disMem/genblk1.balance_acc[3]_i_316_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     4.116 r  mem/disMem/genblk1.balance_acc_reg[3]_i_289/O
                         net (fo=1, routed)           0.000     4.116    mem/disMem/genblk1.balance_acc_reg[3]_i_289_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     4.220 r  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227     5.447    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316     5.763 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797     6.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.684 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444     7.128    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252     8.504    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886     9.514    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.674    11.311    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.435 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    11.435    dispDriver/encode_R/TMDS0[2]
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.424ns  (logic 3.108ns (27.206%)  route 8.316ns (72.794%))
  Logic Levels:           11  (LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
    SLICE_X0Y9           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_768_895_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_768_895_3_3/DPO0
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_768_895_3_3/F7.DP/O
                         net (fo=1, routed)           2.048     3.574    mem/disMem/memory_reg_768_895_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I1_O)        0.297     3.871 f  mem/disMem/genblk1.balance_acc[3]_i_316/O
                         net (fo=1, routed)           0.000     3.871    mem/disMem/genblk1.balance_acc[3]_i_316_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     4.116 f  mem/disMem/genblk1.balance_acc_reg[3]_i_289/O
                         net (fo=1, routed)           0.000     4.116    mem/disMem/genblk1.balance_acc_reg[3]_i_289_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     4.220 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227     5.447    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316     5.763 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797     6.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444     7.128    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.252 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252     8.504    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886     9.514    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.638 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.662    11.300    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.424 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    11.424    dispDriver/encode_R/TMDS0[3]
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.422ns  (logic 3.108ns (27.210%)  route 8.314ns (72.790%))
  Logic Levels:           11  (LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
    SLICE_X0Y9           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_768_895_3_3/DPO0
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_768_895_3_3/F7.DP/O
                         net (fo=1, routed)           2.048     3.574    mem/disMem/memory_reg_768_895_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I1_O)        0.297     3.871 r  mem/disMem/genblk1.balance_acc[3]_i_316/O
                         net (fo=1, routed)           0.000     3.871    mem/disMem/genblk1.balance_acc[3]_i_316_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     4.116 r  mem/disMem/genblk1.balance_acc_reg[3]_i_289/O
                         net (fo=1, routed)           0.000     4.116    mem/disMem/genblk1.balance_acc_reg[3]_i_289_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     4.220 r  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227     5.447    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316     5.763 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797     6.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.684 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444     7.128    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252     8.504    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886     9.514    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.660    11.298    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.422 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    11.422    dispDriver/encode_R/TMDS0[9]
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_R/pixclk
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.385ns  (logic 3.108ns (27.299%)  route 8.277ns (72.701%))
  Logic Levels:           11  (LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
    SLICE_X0Y9           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_768_895_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_768_895_3_3/DPO0
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_768_895_3_3/F7.DP/O
                         net (fo=1, routed)           2.048     3.574    mem/disMem/memory_reg_768_895_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I1_O)        0.297     3.871 f  mem/disMem/genblk1.balance_acc[3]_i_316/O
                         net (fo=1, routed)           0.000     3.871    mem/disMem/genblk1.balance_acc[3]_i_316_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     4.116 f  mem/disMem/genblk1.balance_acc_reg[3]_i_289/O
                         net (fo=1, routed)           0.000     4.116    mem/disMem/genblk1.balance_acc_reg[3]_i_289_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     4.220 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227     5.447    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316     5.763 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797     6.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444     7.128    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.252 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252     8.504    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886     9.514    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.638 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.623    11.261    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124    11.385 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    11.385    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.379ns  (logic 3.102ns (27.261%)  route 8.277ns (72.739%))
  Logic Levels:           11  (LUT3=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
    SLICE_X0Y9           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_768_895_3_3/DPO0
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_768_895_3_3/F7.DP/O
                         net (fo=1, routed)           2.048     3.574    mem/disMem/memory_reg_768_895_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I1_O)        0.297     3.871 r  mem/disMem/genblk1.balance_acc[3]_i_316/O
                         net (fo=1, routed)           0.000     3.871    mem/disMem/genblk1.balance_acc[3]_i_316_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     4.116 r  mem/disMem/genblk1.balance_acc_reg[3]_i_289/O
                         net (fo=1, routed)           0.000     4.116    mem/disMem/genblk1.balance_acc_reg[3]_i_289_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     4.220 r  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227     5.447    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316     5.763 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797     6.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.684 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444     7.128    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252     8.504    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886     9.514    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.623    11.261    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.118    11.379 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    11.379    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_B/pixclk
    SLICE_X41Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.274ns  (logic 3.134ns (27.798%)  route 8.140ns (72.202%))
  Logic Levels:           11  (LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
    SLICE_X0Y9           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_768_895_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_768_895_3_3/DPO0
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_768_895_3_3/F7.DP/O
                         net (fo=1, routed)           2.048     3.574    mem/disMem/memory_reg_768_895_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I1_O)        0.297     3.871 f  mem/disMem/genblk1.balance_acc[3]_i_316/O
                         net (fo=1, routed)           0.000     3.871    mem/disMem/genblk1.balance_acc[3]_i_316_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     4.116 f  mem/disMem/genblk1.balance_acc_reg[3]_i_289/O
                         net (fo=1, routed)           0.000     4.116    mem/disMem/genblk1.balance_acc_reg[3]_i_289_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     4.220 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227     5.447    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316     5.763 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797     6.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444     7.128    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.252 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252     8.504    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886     9.514    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.638 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.487    11.124    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.150    11.274 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    11.274    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.565     4.960    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.248ns  (logic 3.108ns (27.631%)  route 8.140ns (72.369%))
  Logic Levels:           11  (LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
    SLICE_X0Y9           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_768_895_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_768_895_3_3/DPO0
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_768_895_3_3/F7.DP/O
                         net (fo=1, routed)           2.048     3.574    mem/disMem/memory_reg_768_895_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I1_O)        0.297     3.871 f  mem/disMem/genblk1.balance_acc[3]_i_316/O
                         net (fo=1, routed)           0.000     3.871    mem/disMem/genblk1.balance_acc[3]_i_316_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     4.116 f  mem/disMem/genblk1.balance_acc_reg[3]_i_289/O
                         net (fo=1, routed)           0.000     4.116    mem/disMem/genblk1.balance_acc_reg[3]_i_289_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     4.220 f  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227     5.447    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316     5.763 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797     6.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.684 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444     7.128    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.252 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252     8.504    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886     9.514    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.638 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.487    11.124    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X39Y56         LUT5 (Prop_lut5_I4_O)        0.124    11.248 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.248    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.565     4.960    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.232ns  (logic 3.108ns (27.671%)  route 8.124ns (72.329%))
  Logic Levels:           11  (LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/CLK
    SLICE_X0Y9           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_768_895_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_768_895_3_3/DPO0
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_768_895_3_3/F7.DP/O
                         net (fo=1, routed)           2.048     3.574    mem/disMem/memory_reg_768_895_3_3_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I1_O)        0.297     3.871 r  mem/disMem/genblk1.balance_acc[3]_i_316/O
                         net (fo=1, routed)           0.000     3.871    mem/disMem/genblk1.balance_acc[3]_i_316_n_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     4.116 r  mem/disMem/genblk1.balance_acc_reg[3]_i_289/O
                         net (fo=1, routed)           0.000     4.116    mem/disMem/genblk1.balance_acc_reg[3]_i_289_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     4.220 r  mem/disMem/genblk1.balance_acc_reg[3]_i_205/O
                         net (fo=1, routed)           1.227     5.447    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.316     5.763 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           0.797     6.560    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.684 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.444     7.128    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           1.252     8.504    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.886     9.514    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.470    11.108    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.232 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    11.232    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566     4.961    dispDriver/encode_R/pixclk
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.475ns  (logic 0.783ns (31.642%)  route 1.692ns (68.358%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
    SLICE_X24Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_12_12/DPO0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_12_12/F7.DP/O
                         net (fo=1, routed)           0.328     0.778    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I0_O)        0.108     0.886 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_89/O
                         net (fo=1, routed)           0.146     1.032    dispDriver/encode_R/genblk1.balance_acc[3]_i_89_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.077 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.114     1.190    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.235 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.188     1.423    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.468 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.316     1.784    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.601     2.430    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.045     2.475 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.475    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.479ns  (logic 0.787ns (31.752%)  route 1.692ns (68.248%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
    SLICE_X24Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_12_12/DPO0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_12_12/F7.DP/O
                         net (fo=1, routed)           0.328     0.778    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I0_O)        0.108     0.886 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_89/O
                         net (fo=1, routed)           0.146     1.032    dispDriver/encode_R/genblk1.balance_acc[3]_i_89_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.077 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.114     1.190    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.235 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.188     1.423    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.468 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.316     1.784    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.601     2.430    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.049     2.479 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.479    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.511ns  (logic 0.783ns (31.178%)  route 1.728ns (68.822%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
    SLICE_X24Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_12_12/DPO0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_12_12/F7.DP/O
                         net (fo=1, routed)           0.328     0.778    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I0_O)        0.108     0.886 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_89/O
                         net (fo=1, routed)           0.146     1.032    dispDriver/encode_R/genblk1.balance_acc[3]_i_89_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.077 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.114     1.190    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.235 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.188     1.423    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.468 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.316     1.784    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.637     2.466    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.511 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.511    dispDriver/encode_R/TMDS0[0]
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.521ns  (logic 0.783ns (31.064%)  route 1.738ns (68.936%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
    SLICE_X24Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_12_12/DPO0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_12_12/F7.DP/O
                         net (fo=1, routed)           0.328     0.778    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I0_O)        0.108     0.886 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_89/O
                         net (fo=1, routed)           0.146     1.032    dispDriver/encode_R/genblk1.balance_acc[3]_i_89_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.077 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.114     1.190    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.235 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.188     1.423    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.468 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.316     1.784    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.647     2.476    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.521 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.521    dispDriver/encode_R/TMDS0[4]
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.527ns  (logic 0.783ns (30.991%)  route 1.744ns (69.009%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
    SLICE_X24Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_12_12/DPO0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_12_12/F7.DP/O
                         net (fo=1, routed)           0.328     0.778    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I0_O)        0.108     0.886 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_89/O
                         net (fo=1, routed)           0.146     1.032    dispDriver/encode_R/genblk1.balance_acc[3]_i_89_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.077 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.114     1.190    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.235 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.188     1.423    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.468 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.316     1.784    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.653     2.482    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X39Y56         LUT5 (Prop_lut5_I4_O)        0.045     2.527 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.527    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.528ns  (logic 0.784ns (31.018%)  route 1.744ns (68.982%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
    SLICE_X24Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_12_12/DPO0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_12_12/F7.DP/O
                         net (fo=1, routed)           0.328     0.778    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I0_O)        0.108     0.886 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_89/O
                         net (fo=1, routed)           0.146     1.032    dispDriver/encode_R/genblk1.balance_acc[3]_i_89_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.077 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.114     1.190    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.235 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.188     1.423    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.468 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.316     1.784    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.653     2.482    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.046     2.528 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     2.528    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/encode_R/pixclk
    SLICE_X39Y56         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.540ns  (logic 0.783ns (30.827%)  route 1.757ns (69.173%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
    SLICE_X24Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_12_12/DPO0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  mem/disMem/memory_reg_2048_2175_12_12/F7.DP/O
                         net (fo=1, routed)           0.328     0.778    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I0_O)        0.108     0.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_89/O
                         net (fo=1, routed)           0.146     1.032    dispDriver/encode_R/genblk1.balance_acc[3]_i_89_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.077 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.114     1.190    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.235 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.188     1.423    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.468 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.316     1.784    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.829 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.666     2.495    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.540 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.540    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.597ns  (logic 0.783ns (30.146%)  route 1.814ns (69.854%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
    SLICE_X24Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_12_12/DPO0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  mem/disMem/memory_reg_2048_2175_12_12/F7.DP/O
                         net (fo=1, routed)           0.328     0.778    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I0_O)        0.108     0.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_89/O
                         net (fo=1, routed)           0.146     1.032    dispDriver/encode_R/genblk1.balance_acc[3]_i_89_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.077 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.114     1.190    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.235 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.188     1.423    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.468 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.316     1.784    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.829 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.723     2.552    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.045     2.597 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.597    dispDriver/encode_R/TMDS0[9]
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X41Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.599ns  (logic 0.783ns (30.125%)  route 1.816ns (69.875%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
    SLICE_X24Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_12_12/DPO0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_12_12/F7.DP/O
                         net (fo=1, routed)           0.328     0.778    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I0_O)        0.108     0.886 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_89/O
                         net (fo=1, routed)           0.146     1.032    dispDriver/encode_R/genblk1.balance_acc[3]_i_89_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.077 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.114     1.190    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.235 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.188     1.423    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.468 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.316     1.784    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.725     2.554    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.045     2.599 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.599    dispDriver/encode_R/TMDS0[3]
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.608ns  (logic 0.783ns (30.018%)  route 1.825ns (69.982%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/CLK
    SLICE_X24Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  mem/disMem/memory_reg_2048_2175_12_12/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_12_12/DPO0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  mem/disMem/memory_reg_2048_2175_12_12/F7.DP/O
                         net (fo=1, routed)           0.328     0.778    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I0_O)        0.108     0.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_89/O
                         net (fo=1, routed)           0.146     1.032    dispDriver/encode_R/genblk1.balance_acc[3]_i_89_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.077 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.114     1.190    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.235 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.188     1.423    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.468 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.316     1.784    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.829 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.735     2.563    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.608 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.608    dispDriver/encode_R/TMDS0[2]
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X40Y56         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C





