//
// File created by:  irun
// Do not modify this file

s1::(11May2023:15:33:29):( irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBENCH.sv -define GATE -debug -v /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v -nontcglitch -loadpli1 debpli:novas_pli_boot )
