ISim log file
Running: C:\Users\pr1266\finalproject\mips_test_bench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/pr1266/finalproject/mips_test_bench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
sign_extend : 00000000000000000000000000000011
address_alu_out :          3
mem_read_data :          0
pc out :          0
instruction : 00100000000000010000000000000011
alu result :          3
zero flag : 0
first input alu : 00000000000000000000000000000000
second input alu : 00000000000000000000000000000011
branch signal : 0
alu control : 0010
reg write : 1
reg write data :          3
reg write destination :  1
mem to reg : 0
reg_read_address_1 : 00000
reg_read_address_2 : 00001
reg_write_dst :  1



sign_extend : 00000000000000000000000000000011
address_alu_out :          4
mem_read_data :          0
pc out :          1
instruction : 00100000000000100000000000000011
alu result :          3
zero flag : 0
first input alu : 00000000000000000000000000000000
second input alu : 00000000000000000000000000000011
branch signal : 0
alu control : 0010
reg write : 1
reg write data :          3
reg write destination :  2
mem to reg : 0
reg_read_address_1 : 00000
reg_read_address_2 : 00010
reg_write_dst :  2



sign_extend : 00000000000000000001100000011000
address_alu_out :       6170
mem_read_data :          0
pc out :          2
instruction : 00000000001000100001100000011000
alu result :          6
zero flag : 1
first input alu : 00000000000000000000000000000011
second input alu : 00000000000000000000000000000011
branch signal : 0
alu control : 0010
reg write : 1
reg write data :          6
reg write destination :  3
mem to reg : 0
reg_read_address_1 : 00001
reg_read_address_2 : 00010
reg_write_dst :  3



sign_extend : 00000000000000000000000000001010
address_alu_out :         13
mem_read_data :          3
pc out :          3
instruction : 10001100010000010000000000001010
alu result :         13
zero flag : 0
first input alu : 00000000000000000000000000000011
second input alu : 00000000000000000000000000001010
branch signal : 0
alu control : 0010
reg write : 1
reg write data :          3
reg write destination :  1
mem to reg : 1
reg_read_address_1 : 00010
reg_read_address_2 : 00001
reg_write_dst :  1



sign_extend : 00000000000000000000000000010100
address_alu_out :         24
mem_read_data :          0
pc out :          4
instruction : 00010000001000100000000000010100
alu result :          0
zero flag : 1
first input alu : 00000000000000000000000000000011
second input alu : 00000000000000000000000000000011
branch signal : 1
alu control : 0110
reg write : 0
reg write data :          0
reg write destination :  2
mem to reg : 1
reg_read_address_1 : 00001
reg_read_address_2 : 00010
reg_write_dst :  2



sign_extend : 00000000xxxxxxxxxxxxxxxxxxxxxxxx
address_alu_out :          x
mem_read_data :          0
pc out :         24
instruction : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
alu result :          x
zero flag : 0
first input alu : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
second input alu : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
branch signal : 0
alu control : 0110
reg write : 0
reg write data :          0
reg write destination :  x
mem to reg : 1
reg_read_address_1 : xxxxx
reg_read_address_2 : xxxxx
reg_write_dst :  x



