$date
	Sat Oct 22 23:20:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#930259
b11 !
1"
#930262
b11 &
b11 %
1$
#930263
0"
#930266
b1010 &
b1010 %
#930270
b101 &
b101 %
#930274
b10000 &
b10000 %
#930278
b1000 &
b1000 %
#930282
b100 &
b100 %
#930286
b10 &
b10 %
#930290
b1 &
b1 %
1#
#930294
b0 &
0#
b0 %
0$
#1932098
b10001 &
b10001 %
1$
b10001 !
1"
#1932099
0"
#1932102
b110100 &
b110100 %
#1932106
b11010 &
b11010 %
#1932110
b1101 &
b1101 %
#1932114
b101000 &
b101000 %
#1932118
b10100 &
b10100 %
#1932122
b1010 &
b1010 %
#1932126
b101 &
b101 %
#1932130
b10000 &
b10000 %
#1932134
b1000 &
b1000 %
#1932138
b100 &
b100 %
#1932142
b10 &
b10 %
#1932146
b1 &
b1 %
1#
#1932150
b0 &
0#
b0 %
0$
#2958636
b10110 !
1"
#2958638
b10110 &
b10110 %
1$
#2958639
0"
#2958642
b1011 &
b1011 %
#2958646
b100010 &
b100010 %
#2958650
b10001 &
b10001 %
#2958654
b110100 &
b110100 %
#2958658
b11010 &
b11010 %
#2958662
b1101 &
b1101 %
#2958666
b101000 &
b101000 %
#2958670
b10100 &
b10100 %
#2958674
b1010 &
b1010 %
#2958678
b101 &
b101 %
#2958682
b10000 &
b10000 %
#2958686
b1000 &
b1000 %
#2958690
b100 &
b100 %
#2958694
b10 &
b10 %
#2958698
b1 &
b1 %
1#
#2958702
b0 &
0#
b0 %
0$
#4500012
