  <table style="width:100%">
  <tr>
    <td></td>
    <td></td>
  </tr>

  <tr>
    <td></td>
    <td>Detect and issue an error for double Module() wrapping - #385</td>
  </tr>

  <tr>
    <td></td>
    <td>Fix Data width lost in Vec #384.</td>
  </tr>

  <tr>
    <td></td>
    <td>For test, use JUnitSuite over AssertionsForJUnit</td>
  </tr>

  <tr>
    <td></td>
    <td>In Verilog, fix bug for similar modules, some not emitted</td>
  </tr>

  <tr>
    <td></td>
    <td>Better Namespace conflict resolution for Verilog</td>
  </tr>

  <tr>
    <td></td>
    <td>Fix for multiply instantiated modules in Chisel result in redundant (functionally equivalent) module definitions in generated Verilog #374 </td>
  </tr>

  <tr>
    <td></td>
    <td>In CPP, better detection of signals to randomize</td>
  </tr>

  <tr>
    <td></td>
    <td>Disallow comparisons between Nodes and non-Nodes</td>
  </tr>

  <tr>
    <td></td>
    <td>Include type of missing Parameter in error message</td>
  </tr>

  <tr>
    <td></td>
    <td>Address issue with width-inference of right-shift</td>
  </tr>

  <tr>
    <td></td>
    <td>Update emulator_{api,mod}.h to eliminate C++ compiler warnings.</td>
  </tr>

  <tr>
    <td></td>
    <td>Update README to reflect current build procedure.</td>
  </tr>

  </table>
