$date
	Sat Sep 05 20:41:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out01 $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$var reg 1 % reset01 $end
$scope module E1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ clk $end
$var wire 1 & n1 $end
$var wire 1 % reset $end
$var wire 1 ! y $end
$var wire 2 ' estado_siguiente [1:0] $end
$var reg 2 ( estado_actual [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
0%
0$
x#
x"
x!
$end
#1
b0x '
0!
0&
b0 (
1%
#2
0%
#3
b0 '
0#
0"
#10
1$
#20
0$
1#
#30
1$
#40
b1 '
0$
0#
1"
#50
b0 '
b1 (
1$
#60
0$
#70
b1 '
b0 (
1$
#80
0$
#90
b0 '
b1 (
1$
#100
0$
#110
b1 '
b0 (
1$
#120
0$
#130
b0 '
b1 (
1$
#140
b10 '
0$
1#
#150
1!
1&
b10 '
b10 (
1$
#160
b0 '
0!
0&
0$
0#
#170
b1 '
b0 (
1$
#180
0$
#190
b0 '
b1 (
1$
#200
b10 '
0$
1#
#210
1!
1&
b10 '
b10 (
1$
#220
b0 '
0!
0&
0$
0#
0"
#230
b0 (
1$
#240
0$
