$date
	Mon Aug 30 12:03:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module probador $end
$var wire 1 ! sAlr_cond $end
$var wire 1 " sAlr_estr $end
$var reg 1 # clk $end
$var reg 1 $ sIgn $end
$var reg 1 % sLuz $end
$var reg 1 & sPrta $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
z"
z!
$end
#2
1$
1#
#4
0#
#6
1&
0$
1#
#8
0#
#10
1$
1#
#12
0#
#14
1%
0&
0$
1#
#16
0#
#18
1$
1#
#20
0#
#22
1&
0$
1#
#24
0#
#26
1$
1#
#28
0#
#30
0%
0&
0$
1#
#32
0#
#34
1#
