full_adder.v,verilog,xil_defaultlib,../../../../full_adder.gen/sources_1/bd/full_adder/sim/full_adder.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
