<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>_st_addr_if_start</thread>
	</reg_ops>
	<thread>
		<name>_st_addr_if_start</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_st_feature_data_sel</thread>
	</reg_ops>
	<thread>
		<name>_st_feature_data_sel</name>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>133.3390</total_area>
		<comb_area>45.7870</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_st_feature_data_valid</thread>
	</reg_ops>
	<thread>
		<name>_st_feature_data_valid</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_cache_en</thread>
	</reg_ops>
	<thread>
		<name>_cache_en</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_st_feature_addr_valid</thread>
	</reg_ops>
	<thread>
		<name>_st_feature_addr_valid</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>st_feature_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.3857</total_area>
		<comb_area>4.9137</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_st_feature_addr</thread>
	</reg_ops>
	<thread>
		<name>_st_feature_addr</name>
		<resource>
			<latency>0</latency>
			<delay>1.2907</delay>
			<module_name>st_feature_addr_gen_Add4u32u32u32u32_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(((d + c) + b) + a)</label>
			<unit_area>610.4700</unit_area>
			<comb_area>610.4700</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>610.4700</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5739</mux_area>
		<control_area>0.0000</control_area>
		<total_area>877.1479</total_area>
		<comb_area>702.0439</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_sum_pos</thread>
	</reg_ops>
	<thread>
		<name>_sum_pos</name>
		<resource>
			<latency>0</latency>
			<delay>1.0973</delay>
			<module_name>st_feature_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>*</label>
			<unit_area>2538.5634</unit_area>
			<comb_area>2538.5634</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5077.1268</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>96</reg_bits>
		<reg_count>3</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>96</count>
			<total_area>525.3120</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>274.7217</mux_area>
		<control_area>0.0000</control_area>
		<total_area>5877.1605</total_area>
		<comb_area>5351.8485</comb_area>
		<seq_area>525.3120</seq_area>
		<total_bits>96</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_pos</thread>
	</reg_ops>
	<thread>
		<name>_of_pos</name>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>133.3390</total_area>
		<comb_area>45.7870</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_iy_pos</thread>
	</reg_ops>
	<thread>
		<name>_iy_pos</name>
		<resource>
			<latency>0</latency>
			<delay>1.4032</delay>
			<module_name>st_feature_addr_gen_Add2Mul2u8u16u16_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c + b * a)</label>
			<unit_area>656.6400</unit_area>
			<comb_area>656.6400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>656.6400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>789.9790</total_area>
		<comb_area>702.4270</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ix_pos</thread>
	</reg_ops>
	<thread>
		<name>_ix_pos</name>
		<resource>
			<latency>0</latency>
			<delay>1.4032</delay>
			<module_name>st_feature_addr_gen_Add2Mul2u8u16u16_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c + b * a)</label>
			<unit_area>656.6400</unit_area>
			<comb_area>656.6400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>656.6400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>789.9790</total_area>
		<comb_area>702.4270</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_set_max_num</thread>
	</reg_ops>
	<thread>
		<name>_set_max_num</name>
		<resource>
			<latency>0</latency>
			<delay>0.8457</delay>
			<module_name>st_feature_addr_gen_Mul_16Ux9U_16U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>*</label>
			<unit_area>883.9845</unit_area>
			<comb_area>883.9845</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1767.9690</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4361</delay>
			<module_name>st_feature_addr_gen_Add2i1u8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>28.7280</unit_area>
			<comb_area>28.7280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>57.4560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>96</reg_bits>
		<reg_count>6</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>96</count>
			<total_area>525.3120</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2350.7370</total_area>
		<comb_area>1825.4250</comb_area>
		<seq_area>525.3120</seq_area>
		<total_bits>96</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_run</thread>
	</reg_ops>
	<thread>
		<name>_run</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>st_feature_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.3857</total_area>
		<comb_area>4.9137</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_is_zero</thread>
	</reg_ops>
	<thread>
		<name>_is_zero</name>
		<resource>
			<latency>0</latency>
			<delay>0.6689</delay>
			<module_name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>(/*imp*/sc_uint&lt;1&gt;)(c &gt; ((/*imp*/sc_int&lt;18&gt; )(( (b + a) ) - 1ULL)))</label>
			<unit_area>310.8780</unit_area>
			<comb_area>310.8780</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>621.7560</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4766</delay>
			<module_name>st_feature_addr_gen_LessThan_16Ux8U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>36.9360</unit_area>
			<comb_area>36.9360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>73.8720</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0681</delay>
			<module_name>st_feature_addr_gen_OrReduction_4U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>704.5200</total_area>
		<comb_area>704.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_org_pos</thread>
	</reg_ops>
	<thread>
		<name>_org_pos</name>
		<resource>
			<latency>0</latency>
			<delay>1.3997</delay>
			<module_name>st_feature_addr_gen_Mul_16Ux16U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>742.4820</unit_area>
			<comb_area>742.4820</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>742.4820</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7739</delay>
			<module_name>st_feature_addr_gen_Sub_16Ux8U_16S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>-</label>
			<unit_area>99.5220</unit_area>
			<comb_area>99.5220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>199.0440</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>43.7760</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>48</reg_bits>
		<reg_count>3</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>48</count>
			<total_area>262.6560</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>137.3610</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1385.3190</total_area>
		<comb_area>1122.6630</comb_area>
		<seq_area>262.6560</seq_area>
		<total_bits>48</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ix_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_ix_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ix_counter</thread>
	</reg_ops>
	<thread>
		<name>_ix_counter</name>
		<resource>
			<latency>0</latency>
			<delay>1.3906</delay>
			<module_name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(d ? (sc_uint&lt;16&gt; )
  ((b + (a + 1ULL))) : (sc_uint&lt;16&gt; )
  (c))</label>
			<unit_area>106.7040</unit_area>
			<comb_area>106.7040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>106.7040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>261.9310</total_area>
		<comb_area>174.3790</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_iy_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_iy_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_iy_counter</thread>
	</reg_ops>
	<thread>
		<name>_iy_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.3697</delay>
			<module_name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(d ? (sc_uint&lt;16&gt; )
  ((b + (a + 1ULL))) : (sc_uint&lt;16&gt; )
  (c))</label>
			<unit_area>208.8081</unit_area>
			<comb_area>208.8081</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>208.8081</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>364.0351</total_area>
		<comb_area>276.4831</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_if_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_if_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_delay</thread>
	</reg_ops>
	<thread>
		<name>_delay</name>
		<reg_bits>191</reg_bits>
		<reg_count>41</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>191</count>
			<total_area>1045.1520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>546.5824</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1591.7344</total_area>
		<comb_area>546.5824</comb_area>
		<seq_area>1045.1520</seq_area>
		<total_bits>191</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_if_counter</thread>
	</reg_ops>
	<thread>
		<name>_if_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.8628</delay>
			<module_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>99.1800</unit_area>
			<comb_area>99.1800</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>99.1800</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>254.4070</total_area>
		<comb_area>166.8550</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ox_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_ox_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ox_counter</thread>
	</reg_ops>
	<thread>
		<name>_ox_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2828</delay>
			<module_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>154.0881</unit_area>
			<comb_area>154.0881</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>154.0881</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>309.3151</total_area>
		<comb_area>221.7631</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_oy_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_oy_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_oy_counter</thread>
	</reg_ops>
	<thread>
		<name>_oy_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2828</delay>
			<module_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>154.0881</unit_area>
			<comb_area>154.0881</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>154.0881</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>309.3151</total_area>
		<comb_area>221.7631</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_of_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_counter</thread>
	</reg_ops>
	<thread>
		<name>_of_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2828</delay>
			<module_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>154.0881</unit_area>
			<comb_area>154.0881</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>154.0881</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>309.3151</total_area>
		<comb_area>221.7631</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_finish</thread>
	</reg_ops>
	<thread>
		<name>_finish</name>
		<resource>
			<latency>0</latency>
			<delay>0.0687</delay>
			<module_name>st_feature_addr_gen_AndReduction_4S_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>and_reduce</label>
			<unit_area>11.4741</unit_area>
			<comb_area>11.4741</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.4741</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_feature_addr_gen_AndReduction_2S_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>and_reduce</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>st_feature_addr_gen_AndReduction_2S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>and_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>21.7341</total_area>
		<comb_area>21.7341</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_enable</thread>
	</reg_ops>
	<thread>
		<name>_enable</name>
		<resource>
			<latency>0</latency>
			<delay>0.3371</delay>
			<module_name>st_feature_addr_gen_Nei1u16_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>!=</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>st_feature_addr_gen_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>st_feature_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>32.2737</total_area>
		<comb_area>26.8017</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<resource>
		<latency>0</latency>
		<delay>1.0973</delay>
		<module_name>st_feature_addr_gen_Mul_16Ux16U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>2538.5634</unit_area>
		<comb_area>2538.5634</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5077.1268</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8457</delay>
		<module_name>st_feature_addr_gen_Mul_16Ux9U_16U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>883.9845</unit_area>
		<comb_area>883.9845</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1767.9690</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.4032</delay>
		<module_name>st_feature_addr_gen_Add2Mul2u8u16u16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(c + b * a)</label>
		<unit_area>656.6400</unit_area>
		<comb_area>656.6400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1313.2800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4209</delay>
		<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>(b == a - 1ULL)</label>
		<unit_area>171.6498</unit_area>
		<comb_area>171.6498</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1029.8988</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.3997</delay>
		<module_name>st_feature_addr_gen_Mul_16Ux16U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>742.4820</unit_area>
		<comb_area>742.4820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>742.4820</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6689</delay>
		<module_name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(/*imp*/sc_uint&lt;1&gt;)(c &gt; ((/*imp*/sc_int&lt;18&gt; )(( (b + a) ) - 1ULL)))</label>
		<unit_area>310.8780</unit_area>
		<comb_area>310.8780</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>621.7560</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.2907</delay>
		<module_name>st_feature_addr_gen_Add4u32u32u32u32_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(((d + c) + b) + a)</label>
		<unit_area>610.4700</unit_area>
		<comb_area>610.4700</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>610.4700</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2828</delay>
		<module_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>154.0881</unit_area>
		<comb_area>154.0881</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>462.2643</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3697</delay>
		<module_name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(d ? (sc_uint&lt;16&gt; )
  ((b + (a + 1ULL))) : (sc_uint&lt;16&gt; )
  (c))</label>
		<unit_area>208.8081</unit_area>
		<comb_area>208.8081</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>208.8081</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7739</delay>
		<module_name>st_feature_addr_gen_Sub_16Ux8U_16S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>-</label>
		<unit_area>99.5220</unit_area>
		<comb_area>99.5220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>199.0440</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>8</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>175.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.3906</delay>
		<module_name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(d ? (sc_uint&lt;16&gt; )
  ((b + (a + 1ULL))) : (sc_uint&lt;16&gt; )
  (c))</label>
		<unit_area>106.7040</unit_area>
		<comb_area>106.7040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>106.7040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8628</delay>
		<module_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>99.1800</unit_area>
		<comb_area>99.1800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>99.1800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4766</delay>
		<module_name>st_feature_addr_gen_LessThan_16Ux8U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>36.9360</unit_area>
		<comb_area>36.9360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>73.8720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4361</delay>
		<module_name>st_feature_addr_gen_Add2i1u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>57.4560</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>53.3520</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3371</delay>
		<module_name>st_feature_addr_gen_Nei1u16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!=</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0687</delay>
		<module_name>st_feature_addr_gen_AndReduction_4S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>and_reduce</label>
		<unit_area>11.4741</unit_area>
		<comb_area>11.4741</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.4741</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0681</delay>
		<module_name>st_feature_addr_gen_OrReduction_4U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>st_feature_addr_gen_AndReduction_2S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>and_reduce</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>st_feature_addr_gen_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>6.8400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>st_feature_addr_gen_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>st_feature_addr_gen_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>st_feature_addr_gen_AndReduction_2S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>and_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>611</reg_bits>
	<reg_count>68</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>611</count>
		<total_area>3695.6520</total_area>
		<unit_area>6.0485</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>6.0485</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>0.0000</mux_area>
	<control_area>0.0000</control_area>
	<total_area>16353.0891</total_area>
	<comb_area>12657.4371</comb_area>
	<seq_area>3695.6520</seq_area>
	<total_bits>611</total_bits>
	<state_count>58</state_count>
	<netlist>
		<module_name>st_feature_addr_gen</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>618</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rstn</name>
			<datatype W="1">bool</datatype>
			<source_loc>619</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>stop</name>
			<datatype W="1">bool</datatype>
			<source_loc>4936</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>start</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>644</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>start_rising</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5845</source_loc>
		</port>
		<source_loc>
			<id>3386</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4087,2179</sub_loc>
		</source_loc>
		<source_loc>
			<id>3384</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4087,2184</sub_loc>
		</source_loc>
		<source_loc>
			<id>5906</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3386,3384,4816,4956</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>feature_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5906</source_loc>
		</port>
		<source_loc>
			<id>5018</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4959,4992</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>feature_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5018</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>feature_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>684</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4894</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4895</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4896</source_loc>
		</port>
		<source_loc>
			<id>5073</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4890,5062</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dilation_x</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5073</source_loc>
		</port>
		<source_loc>
			<id>5120</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4892,5109</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dilation_y</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5120</source_loc>
		</port>
		<source_loc>
			<id>5873</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4889,5847</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>filter_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5873</source_loc>
		</port>
		<source_loc>
			<id>5872</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4891,5846</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>filter_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5872</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>filter_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4893</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>stride_x</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4869</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>stride_y</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4852</source_loc>
		</port>
		<source_loc>
			<id>5017</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4958,4990</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>pad_top_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5017</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>pad_bottom_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4960</source_loc>
		</port>
		<source_loc>
			<id>5016</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4955,4988</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>pad_left_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5016</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>pad_right_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4957</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>read_feature_base_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4799</source_loc>
		</port>
		<source_loc>
			<id>4804</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4795,4801</sub_loc>
		</source_loc>
		<source_loc>
			<id>4805</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4804,4806,4807</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>st_feature_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4805</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</port>
		<port>
			<direction>out</direction>
			<name>st_feature_addr_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>5407</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>4763</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4760,4762</sub_loc>
		</source_loc>
		<source_loc>
			<id>4764</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4763,4765,4766</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>st_feature_data_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>4764</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>4771</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4768,4770</sub_loc>
		</source_loc>
		<source_loc>
			<id>4772</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4771,4773,4774</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>cache_en</name>
			<datatype W="1">bool</datatype>
			<source_loc>4772</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>4755</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4752,4754</sub_loc>
		</source_loc>
		<source_loc>
			<id>4756</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4755,4757,4758</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>st_feature_data_sel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4756</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</port>
		<source_loc>
			<id>4747</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4744,4746</sub_loc>
		</source_loc>
		<source_loc>
			<id>4748</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4747,4749,4750</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>st_addr_if_start</name>
			<datatype W="1">bool</datatype>
			<source_loc>4748</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<signal>
			<name>st_feature_addr_gen_AndReduction_2S_1U_1_50_in1</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>1749</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_AndReduction_2S_1U_4_49_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5826</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_AndReduction_2S_1U_4_49_in1</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>1749</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_AndReduction_4S_1U_1_48_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5825</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_AndReduction_4S_1U_1_48_in1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>1749</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_56_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5854</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_55_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5850</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_54_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5853</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Not_1U_1U_4_53_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5849</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5874</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5828,5848,5827</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_AndReduction_2S_1U_1_50_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5874</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Nei1u16_4_52_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5852</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Nei1u16_4_51_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5851</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Or_1Ux1U_1U_4_57_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5855</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3574</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>903,4058</sub_loc>
		</source_loc>
		<source_loc>
			<id>6032</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3574,4937,5842,5843,5856,5876,5877</sub_loc>
		</source_loc>
		<signal>
			<name>enable</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6032</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Not_1U_1U_4_12_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4938</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4939</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Add2i1u8_4_9_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>4904</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Add2i1u8_4_8_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>4901</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Mul_16Ux9U_16U_1_11_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4905</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Mul_16Ux9U_16U_1_10_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4902</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_24_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5042</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4915</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4906,4916,5041</sub_loc>
		</source_loc>
		<signal>
			<name>ix_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>6012</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2142,5063</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_4_26_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>6012</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_27_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5064</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_28_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5089</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4917</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4903,4918,5088</sub_loc>
		</source_loc>
		<signal>
			<name>iy_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4917</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>5994</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2142,5110</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_1_30_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5994</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5119</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5092,5108,5044,5060,5086,5819,5043,3523</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5119</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_31_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5111</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5135</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4913</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4900,4914,5134</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4913</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>5978</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2142,5669</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_4_34_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5978</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5677</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5138,5668,5091,5107,5132,5820,5090,3503</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_29_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5677</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_35_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5670</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_36_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5693</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4921</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4899,4922,5692</sub_loc>
		</source_loc>
		<signal>
			<name>ox_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4921</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>5961</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2142,5713</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_38_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5961</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_39_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5714</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_40_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5737</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4923</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4898,4924,5736</sub_loc>
		</source_loc>
		<signal>
			<name>oy_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4923</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>5946</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2142,5757</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_42_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5946</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5766</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5740,5756,5695,5711,5734,5822,5694,3465</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_37_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5766</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_43_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5758</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_44_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5781</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_44_in1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>2030</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4919</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4897,4920,5780</sub_loc>
		</source_loc>
		<signal>
			<name>of_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4919</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>5809</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5783,5799,5824,5782</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_45_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5809</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5930</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2142,5801</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_46_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5930</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5810</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5784,5800,5739,5755,5778,5823,5738,3446</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_41_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5810</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_47_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5802</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3474</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>894,3934</sub_loc>
		</source_loc>
		<source_loc>
			<id>1974</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>210</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3473</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>894,1974</sub_loc>
		</source_loc>
		<source_loc>
			<id>5958</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3474,3473,5709,5715,5725,5726</sub_loc>
		</source_loc>
		<signal>
			<name>ox_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5958</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>3533</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>860,4009</sub_loc>
		</source_loc>
		<source_loc>
			<id>1727</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>165</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3532</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>860,1727</sub_loc>
		</source_loc>
		<source_loc>
			<id>6009</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3533,3532,5058,5065,5076,5077</sub_loc>
		</source_loc>
		<signal>
			<name>ix_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>6009</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Add2Mul2u8u16u16_4_7_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4870</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3455</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>897,3909</sub_loc>
		</source_loc>
		<source_loc>
			<id>2011</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>225</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3454</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>897,2011</sub_loc>
		</source_loc>
		<source_loc>
			<id>5943</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3455,3454,5753,5759,5769,5770</sub_loc>
		</source_loc>
		<signal>
			<name>oy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5943</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>3513</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>864,3984</sub_loc>
		</source_loc>
		<source_loc>
			<id>1849</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>180</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3512</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>864,1849</sub_loc>
		</source_loc>
		<source_loc>
			<id>5991</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3513,3512,5105,5112,5123,5124</sub_loc>
		</source_loc>
		<signal>
			<name>iy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5991</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Add2Mul2u8u16u16_4_6_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4853</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3436</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>900,3884</sub_loc>
		</source_loc>
		<source_loc>
			<id>2050</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>240</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3435</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>900,2050</sub_loc>
		</source_loc>
		<source_loc>
			<id>5927</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3436,3435,5797,5803,5813,5814</sub_loc>
		</source_loc>
		<signal>
			<name>of_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5927</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>4843</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4840,4842</sub_loc>
		</source_loc>
		<source_loc>
			<id>4844</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4843,4845,4846,4991</sub_loc>
		</source_loc>
		<signal>
			<name>of_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4844</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Sub_16Ux8U_16S_4_20_out1</name>
			<datatype W="16">sc_int</datatype>
			<source_loc>4998</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Sub_16Ux8U_16S_4_19_out1</name>
			<datatype W="16">sc_int</datatype>
			<source_loc>4995</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Mul_16Ux16U_16U_4_21_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4993</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_22_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4996</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_23_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4999</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5013</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4818,4984,4997</sub_loc>
		</source_loc>
		<source_loc>
			<id>5022</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5013,5023,5024</sub_loc>
		</source_loc>
		<signal>
			<name>org_iy_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5022</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5014</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4819,4985,4994</sub_loc>
		</source_loc>
		<source_loc>
			<id>5025</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5014,5026,5027</sub_loc>
		</source_loc>
		<signal>
			<name>org_of_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5025</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5012</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4817,4983,5000</sub_loc>
		</source_loc>
		<source_loc>
			<id>5019</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5012,5020,5021</sub_loc>
		</source_loc>
		<signal>
			<name>org_ix_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5019</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Mul_16Ux16U_32U_1_5_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4822</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Mul_16Ux16U_32U_1_4_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4820</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4827</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4798,4815,4821</sub_loc>
		</source_loc>
		<source_loc>
			<id>4834</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4827,4835,4836</sub_loc>
		</source_loc>
		<signal>
			<name>sum_of</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4834</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4826</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4797,4814,4823</sub_loc>
		</source_loc>
		<source_loc>
			<id>4831</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4826,4832,4833</sub_loc>
		</source_loc>
		<signal>
			<name>sum_iy</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4831</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4825</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4796,4813,4824</sub_loc>
		</source_loc>
		<source_loc>
			<id>4828</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4825,4829,4830</sub_loc>
		</source_loc>
		<signal>
			<name>sum_ix_slice</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4828</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Add4u32u32u32u32_4_3_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4800</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_OrReduction_4U_1U_1_18_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4084</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4964</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4963</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3363</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4085,2214</sub_loc>
		</source_loc>
		<source_loc>
			<id>3362</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4085,2216</sub_loc>
		</source_loc>
		<source_loc>
			<id>5901</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3363,3362,4866,4871,4877,4878,4953,4987</sub_loc>
		</source_loc>
		<signal>
			<name>ix_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5901</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4962</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4961</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3361</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4086,2227</sub_loc>
		</source_loc>
		<source_loc>
			<id>3360</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4086,2229</sub_loc>
		</source_loc>
		<source_loc>
			<id>5898</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3361,3360,4849,4854,4860,4861,4954,4989</sub_loc>
		</source_loc>
		<signal>
			<name>iy_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5898</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5527</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5367,5404,5447,5452</sub_loc>
		</source_loc>
		<source_loc>
			<id>5644</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5527,5645,5646</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_valid_4d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5644</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5526</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5366,5403,5446,5453</sub_loc>
		</source_loc>
		<source_loc>
			<id>5641</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5526,5642,5643</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_valid_3d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5641</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5525</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5365,5402,5445,5454</sub_loc>
		</source_loc>
		<source_loc>
			<id>5638</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5525,5639,5640</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_valid_2d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5638</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5524</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5364,5401,5444,5455</sub_loc>
		</source_loc>
		<source_loc>
			<id>5635</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5524,5636,5637</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_valid_1d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5635</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5522</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5361,5399,5442,5458</sub_loc>
		</source_loc>
		<source_loc>
			<id>5563</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5522,5564,5565</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_9d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5563</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5521</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5360,5398,5441,5459</sub_loc>
		</source_loc>
		<source_loc>
			<id>5560</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5521,5561,5562</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_8d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5560</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5520</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5359,5397,5440,5460</sub_loc>
		</source_loc>
		<source_loc>
			<id>5557</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5520,5558,5559</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_7d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5557</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5519</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5358,5396,5439,5461</sub_loc>
		</source_loc>
		<source_loc>
			<id>5554</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5519,5555,5556</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_6d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5554</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5518</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5357,5395,5438,5462</sub_loc>
		</source_loc>
		<source_loc>
			<id>5551</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5518,5552,5553</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_5d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5551</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5517</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5356,5394,5437,5463</sub_loc>
		</source_loc>
		<source_loc>
			<id>5548</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5517,5549,5550</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_4d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5548</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5516</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5355,5393,5436,5464</sub_loc>
		</source_loc>
		<source_loc>
			<id>5545</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5516,5546,5547</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_3d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5545</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5515</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5354,5392,5435,5465</sub_loc>
		</source_loc>
		<source_loc>
			<id>5542</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5515,5543,5544</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_2d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5542</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5722</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5696,5712,5137,5433,5667,5690,5821,5136,3484</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5722</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5514</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5353,5391,5434,5466</sub_loc>
		</source_loc>
		<source_loc>
			<id>5539</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5514,5540,5541</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_1d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5539</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5512</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5350,5389,5431,5469</sub_loc>
		</source_loc>
		<source_loc>
			<id>5590</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5512,5591,5592</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_8d</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5590</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5511</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5349,5388,5430,5470</sub_loc>
		</source_loc>
		<source_loc>
			<id>5587</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5511,5588,5589</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_7d</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5587</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5510</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5348,5387,5429,5471</sub_loc>
		</source_loc>
		<source_loc>
			<id>5584</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5510,5585,5586</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_6d</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5584</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5509</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5347,5386,5428,5472</sub_loc>
		</source_loc>
		<source_loc>
			<id>5581</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5509,5582,5583</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_5d</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5581</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5508</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5346,5385,5427,5473</sub_loc>
		</source_loc>
		<source_loc>
			<id>5578</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5508,5579,5580</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_4d</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5578</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5507</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5345,5384,5426,5474</sub_loc>
		</source_loc>
		<source_loc>
			<id>5575</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5507,5576,5577</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_3d</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5575</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5506</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5344,5383,5425,5475</sub_loc>
		</source_loc>
		<source_loc>
			<id>5572</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5506,5573,5574</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_2d</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5572</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>3493</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>868,3959</sub_loc>
		</source_loc>
		<source_loc>
			<id>1937</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>195</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3492</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>868,1937</sub_loc>
		</source_loc>
		<source_loc>
			<id>5975</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3493,3492,5665,5671,5680,5681</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5975</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5505</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5343,5382,5424,5476</sub_loc>
		</source_loc>
		<source_loc>
			<id>5569</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5505,5570,5571</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_1d</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5569</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>3405</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4088,2130</sub_loc>
		</source_loc>
		<source_loc>
			<id>3403</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4088,2138</sub_loc>
		</source_loc>
		<source_loc>
			<id>5913</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3405,3403,4966,4986,5421,4965</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_gen_OrReduction_4U_1U_1_18_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5913</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5502</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5337,5378,5419,5482</sub_loc>
		</source_loc>
		<source_loc>
			<id>5629</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5502,5630,5631</sub_loc>
		</source_loc>
		<signal>
			<name>run_8d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5629</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5501</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5336,5377,5418,5483</sub_loc>
		</source_loc>
		<source_loc>
			<id>5626</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5501,5627,5628</sub_loc>
		</source_loc>
		<signal>
			<name>run_7d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5626</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5500</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5335,5376,5417,5484</sub_loc>
		</source_loc>
		<source_loc>
			<id>5623</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5500,5624,5625</sub_loc>
		</source_loc>
		<signal>
			<name>run_6d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5623</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5499</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5334,5375,5416,5485</sub_loc>
		</source_loc>
		<source_loc>
			<id>5620</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5499,5621,5622</sub_loc>
		</source_loc>
		<signal>
			<name>run_5d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5620</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5498</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5333,5374,5415,5486</sub_loc>
		</source_loc>
		<source_loc>
			<id>5617</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5498,5618,5619</sub_loc>
		</source_loc>
		<signal>
			<name>run_4d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5617</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>6015</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3542,5045,5061,4935,4940,4947,4948,5039,5412</sub_loc>
		</source_loc>
		<signal>
			<name>run</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6015</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5496</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5330,5371,5413,5489</sub_loc>
		</source_loc>
		<source_loc>
			<id>5608</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5496,5609,5610</sub_loc>
		</source_loc>
		<signal>
			<name>run_1d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5608</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5497</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5331,5372,5414,5488</sub_loc>
		</source_loc>
		<source_loc>
			<id>5611</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5497,5612,5613</sub_loc>
		</source_loc>
		<signal>
			<name>run_2d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5611</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5504</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5340,5380,5422,5479</sub_loc>
		</source_loc>
		<source_loc>
			<id>5596</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5504,5597,5598</sub_loc>
		</source_loc>
		<signal>
			<name>is_zero_1d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5596</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5503</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5338,5379,5420,5481</sub_loc>
		</source_loc>
		<source_loc>
			<id>5632</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5503,5633,5634</sub_loc>
		</source_loc>
		<signal>
			<name>run_9d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5632</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5528</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5368,5405,5448,5451</sub_loc>
		</source_loc>
		<source_loc>
			<id>5647</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5528,5648,5649</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_valid_5d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5647</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5513</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5351,5390,5432,5468</sub_loc>
		</source_loc>
		<source_loc>
			<id>5593</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5513,5594,5595</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_9d</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5593</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5523</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5362,5400,5443,5457</sub_loc>
		</source_loc>
		<source_loc>
			<id>5533</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5523,5534,5535</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_10d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5533</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5490</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4778,5332,5373,5487</sub_loc>
		</source_loc>
		<source_loc>
			<id>5614</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5490,5615,5616</sub_loc>
		</source_loc>
		<signal>
			<name>run_3d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5614</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>st_feature_addr_gen_Not_1U_1U_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4780</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5492</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4779,5341,5381,5478</sub_loc>
		</source_loc>
		<source_loc>
			<id>5599</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5492,5600,5601</sub_loc>
		</source_loc>
		<signal>
			<name>is_zero_2d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5599</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4781</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5491</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4769,5339,5480</sub_loc>
		</source_loc>
		<source_loc>
			<id>5605</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5491,5606,5607</sub_loc>
		</source_loc>
		<signal>
			<name>run_10d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5605</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5495</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4761,5369,5406,5450</sub_loc>
		</source_loc>
		<source_loc>
			<id>5650</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5495,5651,5652</sub_loc>
		</source_loc>
		<signal>
			<name>st_feature_addr_valid_6d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5650</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5493</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4753,5352,5467</sub_loc>
		</source_loc>
		<source_loc>
			<id>5566</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5493,5567,5568</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_10d</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5566</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>5494</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4745,5363,5456</sub_loc>
		</source_loc>
		<source_loc>
			<id>5536</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5494,5537,5538</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_11d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5536</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>2580</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>447</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3187</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2580</sub_loc>
		</source_loc>
		<thread>
			<name>drive_st_addr_if_start</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_addr_if_start</name>
			</lhs>
			<rhs>
				<name>if_clear_11d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3187</source_loc>
			<thread>_st_addr_if_start</thread>
		</thread>
		<source_loc>
			<id>2569</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>438</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3193</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2569</sub_loc>
		</source_loc>
		<thread>
			<name>drive_st_feature_data_sel</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_feature_data_sel</name>
			</lhs>
			<rhs>
				<name>if_cnt_10d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3193</source_loc>
			<thread>_st_feature_data_sel</thread>
		</thread>
		<source_loc>
			<id>2559</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>429</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3199</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2559</sub_loc>
		</source_loc>
		<thread>
			<name>drive_st_feature_data_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_feature_data_valid</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_valid_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3199</source_loc>
			<thread>_st_feature_data_valid</thread>
		</thread>
		<source_loc>
			<id>2548</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>419</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3205</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2548</sub_loc>
		</source_loc>
		<thread>
			<name>drive_cache_en</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>cache_en</name>
			</lhs>
			<rhs>
				<name>run_10d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3205</source_loc>
			<thread>_cache_en</thread>
		</thread>
		<source_loc>
			<id>2535</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>410</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3211</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2535</sub_loc>
		</source_loc>
		<thread>
			<name>drive_st_feature_addr_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_feature_addr_valid</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_4_2_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3211</source_loc>
			<thread>_st_feature_addr_valid</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Not_1U_1U_4_1</name>
			<dissolved_from>st_feature_addr_gen_Not_1U_1U_4_1</dissolved_from>
			<async/>
			<rhs>
				<name>is_zero_2d</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Not_1U_1U_4_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2542</source_loc>
			<thread>_st_feature_addr_valid</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_2</name>
			<dissolved_from>st_feature_addr_gen_And_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>run_3d</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_Not_1U_1U_4_1_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2543</source_loc>
			<thread>_st_feature_addr_valid</thread>
		</thread>
		<source_loc>
			<id>2251</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>321</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3218</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2251</sub_loc>
		</source_loc>
		<thread>
			<name>drive_if_clear_11d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_11d</name>
			</lhs>
			<rhs>
				<name>if_clear_10d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_10d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_10d</name>
			</lhs>
			<rhs>
				<name>if_cnt_9d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_st_feature_addr_valid_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_feature_addr_valid_6d</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_valid_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_10d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_10d</name>
			</lhs>
			<rhs>
				<name>run_9d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_is_zero_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>is_zero_2d</name>
			</lhs>
			<rhs>
				<name>is_zero_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_3d</name>
			</lhs>
			<rhs>
				<name>run_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_1d</name>
			</lhs>
			<rhs>
				<name>run</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_2d</name>
			</lhs>
			<rhs>
				<name>run_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_4d</name>
			</lhs>
			<rhs>
				<name>run_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_5d</name>
			</lhs>
			<rhs>
				<name>run_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_6d</name>
			</lhs>
			<rhs>
				<name>run_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_7d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_7d</name>
			</lhs>
			<rhs>
				<name>run_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_8d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_8d</name>
			</lhs>
			<rhs>
				<name>run_7d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_9d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_9d</name>
			</lhs>
			<rhs>
				<name>run_8d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_is_zero_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>is_zero_1d</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_OrReduction_4U_1U_1_18_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_1d</name>
			</lhs>
			<rhs>
				<name>if_cnt</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_2d</name>
			</lhs>
			<rhs>
				<name>if_cnt_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_3d</name>
			</lhs>
			<rhs>
				<name>if_cnt_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_4d</name>
			</lhs>
			<rhs>
				<name>if_cnt_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_5d</name>
			</lhs>
			<rhs>
				<name>if_cnt_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_6d</name>
			</lhs>
			<rhs>
				<name>if_cnt_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_7d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_7d</name>
			</lhs>
			<rhs>
				<name>if_cnt_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_8d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_8d</name>
			</lhs>
			<rhs>
				<name>if_cnt_7d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_9d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_9d</name>
			</lhs>
			<rhs>
				<name>if_cnt_8d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_1d</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_2d</name>
			</lhs>
			<rhs>
				<name>if_clear_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_3d</name>
			</lhs>
			<rhs>
				<name>if_clear_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_4d</name>
			</lhs>
			<rhs>
				<name>if_clear_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_5d</name>
			</lhs>
			<rhs>
				<name>if_clear_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_6d</name>
			</lhs>
			<rhs>
				<name>if_clear_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_7d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_7d</name>
			</lhs>
			<rhs>
				<name>if_clear_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_8d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_8d</name>
			</lhs>
			<rhs>
				<name>if_clear_7d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_9d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_9d</name>
			</lhs>
			<rhs>
				<name>if_clear_8d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_10d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_10d</name>
			</lhs>
			<rhs>
				<name>if_clear_9d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_st_feature_addr_valid_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_feature_addr_valid_1d</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_st_feature_addr_valid_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_feature_addr_valid_2d</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_valid_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_st_feature_addr_valid_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_feature_addr_valid_3d</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_valid_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_st_feature_addr_valid_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_feature_addr_valid_4d</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_valid_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_st_feature_addr_valid_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_feature_addr_valid_5d</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_valid_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3218</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_14</name>
			<dissolved_from>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_14</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>pad_bottom_size</name>
			</rhs>
			<rhs>
				<name>feature_height</name>
			</rhs>
			<rhs>
				<name>iy_pos</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2235</source_loc>
			<thread>_is_zero</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_15</name>
			<dissolved_from>st_feature_addr_gen_LessThan_16Ux8U_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<name>pad_top_size</name>
			</rhs>
			<rhs>
				<name>iy_pos</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2247</source_loc>
			<thread>_is_zero</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_16</name>
			<dissolved_from>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_16</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>pad_right_size</name>
			</rhs>
			<rhs>
				<name>feature_width</name>
			</rhs>
			<rhs>
				<name>ix_pos</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2235</source_loc>
			<thread>_is_zero</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_17</name>
			<dissolved_from>st_feature_addr_gen_LessThan_16Ux8U_1U_4_17</dissolved_from>
			<async/>
			<rhs>
				<name>pad_left_size</name>
			</rhs>
			<rhs>
				<name>ix_pos</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2247</source_loc>
			<thread>_is_zero</thread>
		</thread>
		<assign>
			<name>drive_st_feature_addr_gen_OrReduction_4U_1U_1_18_in1</name>
			<lhs>
				<name>st_feature_addr_gen_OrReduction_4U_1U_1_18_in1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_14_out1</name>
				<name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_15_out1</name>
				<name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_16_out1</name>
				<name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_17_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>st_feature_addr_gen_OrReduction_4U_1U_1_18</name>
			<dissolved_from>st_feature_addr_gen_OrReduction_4U_1U_1_18</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_OrReduction_4U_1U_1_18_in1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_OrReduction_4U_1U_1_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4084</source_loc>
			<thread>_is_zero</thread>
		</thread>
		<source_loc>
			<id>2196</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>303</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3366</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2196</sub_loc>
		</source_loc>
		<thread>
			<name>drive_st_feature_addr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_feature_addr</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_Add4u32u32u32u32_4_3_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3366</source_loc>
			<thread>_st_feature_addr</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Add4u32u32u32u32_4_3</name>
			<dissolved_from>st_feature_addr_gen_Add4u32u32u32u32_4_3</dissolved_from>
			<async/>
			<rhs>
				<name>read_feature_base_addr</name>
			</rhs>
			<rhs>
				<name>sum_of</name>
			</rhs>
			<rhs>
				<name>sum_iy</name>
			</rhs>
			<rhs>
				<value>0</value>
				<name>sum_ix_slice</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Add4u32u32u32u32_4_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2208</source_loc>
			<thread>_st_feature_addr</thread>
		</thread>
		<source_loc>
			<id>2158</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>288</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3375</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2158</sub_loc>
		</source_loc>
		<thread>
			<name>drive_sum_of</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>sum_of</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_Mul_16Ux16U_32U_1_4_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3375</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<thread>
			<name>drive_sum_iy</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>sum_iy</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_Mul_16Ux16U_32U_1_5_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3375</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<thread>
			<name>drive_sum_ix_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>sum_ix_slice</name>
			</lhs>
			<rhs>
				<name>org_ix_pos</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3375</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Mul_16Ux16U_32U_1_4</name>
			<dissolved_from>st_feature_addr_gen_Mul_16Ux16U_32U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>feature_width</name>
			</rhs>
			<rhs>
				<name>org_of_pos</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Mul_16Ux16U_32U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2185</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Mul_16Ux16U_32U_1_5</name>
			<dissolved_from>st_feature_addr_gen_Mul_16Ux16U_32U_1_5</dissolved_from>
			<async/>
			<rhs>
				<name>feature_width</name>
			</rhs>
			<rhs>
				<name>org_iy_pos</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Mul_16Ux16U_32U_1_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2185</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<source_loc>
			<id>2118</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>274</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3390</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2118</sub_loc>
		</source_loc>
		<thread>
			<name>drive_org_ix_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>org_ix_pos</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_23_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3390</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>drive_org_iy_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>org_iy_pos</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_22_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3390</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>drive_org_of_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>org_of_pos</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_Mul_16Ux16U_16U_4_21_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3390</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Sub_16Ux8U_16S_4_19</name>
			<dissolved_from>st_feature_addr_gen_Sub_16Ux8U_16S_4_19</dissolved_from>
			<async/>
			<rhs>
				<name>pad_top_size</name>
			</rhs>
			<rhs>
				<name>iy_pos</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Sub_16Ux8U_16S_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2142</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Sub_16Ux8U_16S_4_20</name>
			<dissolved_from>st_feature_addr_gen_Sub_16Ux8U_16S_4_20</dissolved_from>
			<async/>
			<rhs>
				<name>pad_left_size</name>
			</rhs>
			<rhs>
				<name>ix_pos</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Sub_16Ux8U_16S_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2142</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Mul_16Ux16U_16U_4_21</name>
			<dissolved_from>st_feature_addr_gen_Mul_16Ux16U_16U_4_21</dissolved_from>
			<async/>
			<rhs>
				<name>feature_height</name>
			</rhs>
			<rhs>
				<name>of_pos</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Mul_16Ux16U_16U_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2148</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_22</name>
			<dissolved_from>st_feature_addr_gen_N_Mux_16_2_25_4_22</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_22_out1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_Sub_16Ux8U_16S_4_19_out1</name>
			</rhs>
			<cond>
				<name>st_feature_addr_gen_OrReduction_4U_1U_1_18_out1</name>
			</cond>
			<source_loc>2143</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_23</name>
			<dissolved_from>st_feature_addr_gen_N_Mux_16_2_25_4_23</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_23_out1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_Sub_16Ux8U_16S_4_20_out1</name>
			</rhs>
			<cond>
				<name>st_feature_addr_gen_OrReduction_4U_1U_1_18_out1</name>
			</cond>
			<source_loc>2143</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<source_loc>
			<id>2107</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>266</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3408</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2107</sub_loc>
		</source_loc>
		<thread>
			<name>drive_of_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>of_pos</name>
			</lhs>
			<rhs>
				<name>of_cnt</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3408</source_loc>
			<thread>_of_pos</thread>
		</thread>
		<source_loc>
			<id>2077</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>252</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3414</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2077</sub_loc>
		</source_loc>
		<thread>
			<name>drive_iy_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>iy_pos</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_Add2Mul2u8u16u16_4_6_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3414</source_loc>
			<thread>_iy_pos</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Add2Mul2u8u16u16_4_6</name>
			<dissolved_from>st_feature_addr_gen_Add2Mul2u8u16u16_4_6</dissolved_from>
			<async/>
			<rhs>
				<name>stride_y</name>
			</rhs>
			<rhs>
				<name>oy_cnt</name>
			</rhs>
			<rhs>
				<name>iy_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Add2Mul2u8u16u16_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2087</source_loc>
			<thread>_iy_pos</thread>
		</thread>
		<source_loc>
			<id>2061</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>245</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3422</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2061</sub_loc>
		</source_loc>
		<thread>
			<name>drive_ix_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>ix_pos</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_Add2Mul2u8u16u16_4_7_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3422</source_loc>
			<thread>_ix_pos</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Add2Mul2u8u16u16_4_7</name>
			<dissolved_from>st_feature_addr_gen_Add2Mul2u8u16u16_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>stride_x</name>
			</rhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<rhs>
				<name>ix_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Add2Mul2u8u16u16_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2087</source_loc>
			<thread>_ix_pos</thread>
		</thread>
		<source_loc>
			<id>2039</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>234</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3430</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2039</sub_loc>
		</source_loc>
		<thread>
			<name>drive_of_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>of_cnt</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_47_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3430</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_46</name>
			<dissolved_from>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_46</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>of_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_46_out1</name>
			</lhs>
			<cond>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_41_out1</name>
			</cond>
			<source_loc>4089</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_47</name>
			<dissolved_from>st_feature_addr_gen_N_Mux_16_2_25_4_47</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_47_out1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_46_out1</name>
			</rhs>
			<cond>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_45_out1</name>
			</cond>
			<source_loc>2143</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<assign>
			<name>drive_st_feature_addr_gen_EqSubi1u16u16_1_44_in1</name>
			<lhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_44_in1</name>
			</lhs>
			<rhs>
				<name>of_cnt_max</name>
			</rhs>
		</assign>
		<thread>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_44</name>
			<dissolved_from>st_feature_addr_gen_EqSubi1u16u16_1_44</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_44_in1</name>
			</rhs>
			<rhs>
				<name>of_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1994</source_loc>
			<thread>_of_ctrl</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_45</name>
			<dissolved_from>st_feature_addr_gen_And_1Ux1U_1U_1_45</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_41_out1</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_44_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2543</source_loc>
			<thread>_of_ctrl</thread>
		</thread>
		<source_loc>
			<id>2000</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>219</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3449</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2000</sub_loc>
		</source_loc>
		<thread>
			<name>drive_oy_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>oy_cnt</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_43_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3449</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_42</name>
			<dissolved_from>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_42</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>oy_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_42_out1</name>
			</lhs>
			<cond>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_37_out1</name>
			</cond>
			<source_loc>4089</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_43</name>
			<dissolved_from>st_feature_addr_gen_N_Mux_16_2_25_4_43</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_43_out1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_42_out1</name>
			</rhs>
			<cond>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_41_out1</name>
			</cond>
			<source_loc>2143</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_40</name>
			<dissolved_from>st_feature_addr_gen_EqSubi1u16u16_1_40</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>oy_cnt_max</name>
			</rhs>
			<rhs>
				<name>oy_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1994</source_loc>
			<thread>_oy_ctrl</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_41</name>
			<dissolved_from>st_feature_addr_gen_And_1Ux1U_1U_1_41</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_37_out1</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_40_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2543</source_loc>
			<thread>_oy_ctrl</thread>
		</thread>
		<source_loc>
			<id>1963</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>204</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3468</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1963</sub_loc>
		</source_loc>
		<thread>
			<name>drive_ox_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>ox_cnt</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_39_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3468</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_38</name>
			<dissolved_from>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_38</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_38_out1</name>
			</lhs>
			<cond>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			</cond>
			<source_loc>4089</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_39</name>
			<dissolved_from>st_feature_addr_gen_N_Mux_16_2_25_4_39</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_39_out1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_38_out1</name>
			</rhs>
			<cond>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_37_out1</name>
			</cond>
			<source_loc>2143</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_36</name>
			<dissolved_from>st_feature_addr_gen_EqSubi1u16u16_1_36</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>ox_cnt_max</name>
			</rhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1994</source_loc>
			<thread>_ox_ctrl</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_37</name>
			<dissolved_from>st_feature_addr_gen_And_1Ux1U_1U_1_37</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_36_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2543</source_loc>
			<thread>_ox_ctrl</thread>
		</thread>
		<source_loc>
			<id>1926</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>189</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3487</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1926</sub_loc>
		</source_loc>
		<thread>
			<name>drive_if_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_35_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3487</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_4_34</name>
			<dissolved_from>st_feature_addr_gen_MuxAdd2i1u16u16u1_4_34</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>if_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_4_34_out1</name>
			</lhs>
			<cond>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_29_out1</name>
			</cond>
			<source_loc>4089</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_35</name>
			<dissolved_from>st_feature_addr_gen_N_Mux_16_2_25_4_35</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_35_out1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_4_34_out1</name>
			</rhs>
			<cond>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			</cond>
			<source_loc>2143</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_32</name>
			<dissolved_from>st_feature_addr_gen_EqSubi1u16u16_1_32</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>if_cnt_max</name>
			</rhs>
			<rhs>
				<name>if_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1994</source_loc>
			<thread>_if_ctrl</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_33</name>
			<dissolved_from>st_feature_addr_gen_And_1Ux1U_1U_1_33</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_29_out1</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_32_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2543</source_loc>
			<thread>_if_ctrl</thread>
		</thread>
		<source_loc>
			<id>1792</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>174</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3506</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1792</sub_loc>
		</source_loc>
		<thread>
			<name>drive_iy_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>iy_cnt</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_31_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3506</source_loc>
			<thread>_iy_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_1_30</name>
			<dissolved_from>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_1_30</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>dilation_y</name>
			</rhs>
			<rhs>
				<name>iy_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_1_30_out1</name>
			</lhs>
			<cond>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</cond>
			<source_loc>4097</source_loc>
			<thread>_iy_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_31</name>
			<dissolved_from>st_feature_addr_gen_N_Mux_16_2_25_4_31</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_31_out1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_1_30_out1</name>
			</rhs>
			<cond>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_29_out1</name>
			</cond>
			<source_loc>2143</source_loc>
			<thread>_iy_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_28</name>
			<dissolved_from>st_feature_addr_gen_EqSubi1u16u16_1_28</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>iy_cnt_max</name>
			</rhs>
			<rhs>
				<name>iy_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1994</source_loc>
			<thread>_iy_ctrl</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_29</name>
			<dissolved_from>st_feature_addr_gen_And_1Ux1U_1U_1_29</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_28_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2543</source_loc>
			<thread>_iy_ctrl</thread>
		</thread>
		<source_loc>
			<id>1719</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>159</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3526</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1719</sub_loc>
		</source_loc>
		<thread>
			<name>drive_ix_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>ix_cnt</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_27_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3526</source_loc>
			<thread>_ix_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_4_26</name>
			<dissolved_from>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_4_26</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>dilation_x</name>
			</rhs>
			<rhs>
				<name>ix_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_4_26_out1</name>
			</lhs>
			<cond>
				<name>run</name>
			</cond>
			<source_loc>4097</source_loc>
			<thread>_ix_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_27</name>
			<dissolved_from>st_feature_addr_gen_N_Mux_16_2_25_4_27</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_N_Mux_16_2_25_4_27_out1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_4_26_out1</name>
			</rhs>
			<cond>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</cond>
			<source_loc>2143</source_loc>
			<thread>_ix_counter</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_24</name>
			<dissolved_from>st_feature_addr_gen_EqSubi1u16u16_1_24</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>ix_cnt_max</name>
			</rhs>
			<rhs>
				<name>ix_cnt</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1994</source_loc>
			<thread>_ix_ctrl</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_25</name>
			<dissolved_from>st_feature_addr_gen_And_1Ux1U_1U_1_25</dissolved_from>
			<async/>
			<rhs>
				<name>run</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_EqSubi1u16u16_1_24_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2543</source_loc>
			<thread>_ix_ctrl</thread>
		</thread>
		<thread>
			<name>drive_of_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>out_feature_channel</name>
			</rhs>
			<lhs>
				<name>of_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4920</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_oy_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>out_feature_height</name>
			</rhs>
			<lhs>
				<name>oy_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4924</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_ox_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>out_feature_width</name>
			</rhs>
			<lhs>
				<name>ox_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4922</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>filter_channel</name>
			</rhs>
			<lhs>
				<name>if_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4914</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_iy_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>st_feature_addr_gen_Mul_16Ux9U_16U_1_10_out1</name>
			</rhs>
			<lhs>
				<name>iy_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4918</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_ix_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>st_feature_addr_gen_Mul_16Ux9U_16U_1_11_out1</name>
			</rhs>
			<lhs>
				<name>ix_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4916</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Add2i1u8_4_8</name>
			<dissolved_from>st_feature_addr_gen_Add2i1u8_4_8</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>dilation_y</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Add2i1u8_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1901</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Add2i1u8_4_9</name>
			<dissolved_from>st_feature_addr_gen_Add2i1u8_4_9</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>dilation_x</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Add2i1u8_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1901</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Mul_16Ux9U_16U_1_10</name>
			<dissolved_from>st_feature_addr_gen_Mul_16Ux9U_16U_1_10</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_Add2i1u8_4_8_out1</name>
			</rhs>
			<rhs>
				<name>filter_height</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Mul_16Ux9U_16U_1_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1816</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Mul_16Ux9U_16U_1_11</name>
			<dissolved_from>st_feature_addr_gen_Mul_16Ux9U_16U_1_11</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_Add2i1u8_4_9_out1</name>
			</rhs>
			<rhs>
				<name>filter_width</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Mul_16Ux9U_16U_1_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1816</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<source_loc>
			<id>1665</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>133</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3560</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1665</sub_loc>
		</source_loc>
		<thread>
			<name>drive_run</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_4_13_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3560</source_loc>
			<thread>_run</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Not_1U_1U_4_12</name>
			<dissolved_from>st_feature_addr_gen_Not_1U_1U_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>stop</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Not_1U_1U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2542</source_loc>
			<thread>_run</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_13</name>
			<dissolved_from>st_feature_addr_gen_And_1Ux1U_1U_4_13</dissolved_from>
			<async/>
			<rhs>
				<name>enable</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_Not_1U_1U_4_12_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2543</source_loc>
			<thread>_run</thread>
		</thread>
		<source_loc>
			<id>1641</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>123</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3567</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1641</sub_loc>
		</source_loc>
		<thread>
			<name>drive_enable</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>enable</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_Or_1Ux1U_1U_4_57_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3567</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Nei1u16_4_51</name>
			<dissolved_from>st_feature_addr_gen_Nei1u16_4_51</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>filter_width</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Nei1u16_4_51_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1766</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Nei1u16_4_52</name>
			<dissolved_from>st_feature_addr_gen_Nei1u16_4_52</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>filter_height</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Nei1u16_4_52_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1766</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Not_1U_1U_4_53</name>
			<dissolved_from>st_feature_addr_gen_Not_1U_1U_4_53</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_AndReduction_2S_1U_1_50_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Not_1U_1U_4_53_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2542</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_54</name>
			<dissolved_from>st_feature_addr_gen_And_1Ux1U_1U_4_54</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_Nei1u16_4_51_out1</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_Nei1u16_4_52_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_4_54_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2543</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_55</name>
			<dissolved_from>st_feature_addr_gen_And_1Ux1U_1U_4_55</dissolved_from>
			<async/>
			<rhs>
				<name>enable</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_Not_1U_1U_4_53_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_4_55_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2543</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_56</name>
			<dissolved_from>st_feature_addr_gen_And_1Ux1U_1U_4_56</dissolved_from>
			<async/>
			<rhs>
				<name>start_rising</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_4_54_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_4_56_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2543</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_feature_addr_gen_Or_1Ux1U_1U_4_57</name>
			<dissolved_from>st_feature_addr_gen_Or_1Ux1U_1U_4_57</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_4_55_out1</name>
			</rhs>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_4_56_out1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_Or_1Ux1U_1U_4_57_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4103</source_loc>
			<thread>_enable</thread>
		</thread>
		<assign>
			<name>drive_st_feature_addr_gen_AndReduction_4S_1U_1_48_in1</name>
			<lhs>
				<name>st_feature_addr_gen_AndReduction_4S_1U_1_48_in1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_45_out1</name>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_41_out1</name>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_37_out1</name>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>st_feature_addr_gen_AndReduction_4S_1U_1_48</name>
			<dissolved_from>st_feature_addr_gen_AndReduction_4S_1U_1_48</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_AndReduction_4S_1U_1_48_in1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_AndReduction_4S_1U_1_48_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1749</source_loc>
			<thread>_finish</thread>
		</thread>
		<assign>
			<name>drive_st_feature_addr_gen_AndReduction_2S_1U_4_49_in1</name>
			<lhs>
				<name>st_feature_addr_gen_AndReduction_2S_1U_4_49_in1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_29_out1</name>
				<name>st_feature_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>st_feature_addr_gen_AndReduction_2S_1U_4_49</name>
			<dissolved_from>st_feature_addr_gen_AndReduction_2S_1U_4_49</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_AndReduction_2S_1U_4_49_in1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_AndReduction_2S_1U_4_49_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1749</source_loc>
			<thread>_finish</thread>
		</thread>
		<assign>
			<name>drive_st_feature_addr_gen_AndReduction_2S_1U_1_50_in1</name>
			<lhs>
				<name>st_feature_addr_gen_AndReduction_2S_1U_1_50_in1</name>
			</lhs>
			<rhs>
				<name>st_feature_addr_gen_AndReduction_4S_1U_1_48_out1</name>
				<name>st_feature_addr_gen_AndReduction_2S_1U_4_49_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>st_feature_addr_gen_AndReduction_2S_1U_1_50</name>
			<dissolved_from>st_feature_addr_gen_AndReduction_2S_1U_1_50</dissolved_from>
			<async/>
			<rhs>
				<name>st_feature_addr_gen_AndReduction_2S_1U_1_50_in1</name>
			</rhs>
			<lhs>
				<name>st_feature_addr_gen_AndReduction_2S_1U_1_50_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1749</source_loc>
			<thread>_finish</thread>
		</thread>
		<source_loc>
			<id>4976</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4965</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_OrReduction_4U_1U_1</module_name>
			<name>st_feature_addr_gen_OrReduction_4U_1U_1_18</name>
			<instance_name>st_feature_addr_gen_OrReduction_4U_1U_1_18</instance_name>
			<source_loc>4976</source_loc>
			<thread>_is_zero</thread>
			<dissolved_to>st_feature_addr_gen_OrReduction_4U_1U_1_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4973</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4964</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_LessThan_16Ux8U_1U_4</module_name>
			<name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_17</name>
			<instance_name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_17</instance_name>
			<source_loc>4973</source_loc>
			<thread>_is_zero</thread>
			<dissolved_to>st_feature_addr_gen_LessThan_16Ux8U_1U_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4970</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4962</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_LessThan_16Ux8U_1U_4</module_name>
			<name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_15</name>
			<instance_name>st_feature_addr_gen_LessThan_16Ux8U_1U_4_15</instance_name>
			<source_loc>4970</source_loc>
			<thread>_is_zero</thread>
			<dissolved_to>st_feature_addr_gen_LessThan_16Ux8U_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4968</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4961</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1</module_name>
			<name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_14</name>
			<instance_name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_14</instance_name>
			<source_loc>4968</source_loc>
			<thread>_is_zero</thread>
			<dissolved_to>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4969</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4963</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1</module_name>
			<name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_16</name>
			<instance_name>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_16</instance_name>
			<source_loc>4969</source_loc>
			<thread>_is_zero</thread>
			<dissolved_to>st_feature_addr_gen_GtSubi1Add2u8u16u16_1_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4950</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4938</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Not_1U_1U_4</module_name>
			<name>st_feature_addr_gen_Not_1U_1U_4_12</name>
			<instance_name>st_feature_addr_gen_Not_1U_1U_4_12</instance_name>
			<source_loc>4950</source_loc>
			<thread>_run</thread>
			<dissolved_to>st_feature_addr_gen_Not_1U_1U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4949</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4939</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_13</name>
			<instance_name>st_feature_addr_gen_And_1Ux1U_1U_4_13</instance_name>
			<source_loc>4949</source_loc>
			<thread>_run</thread>
			<dissolved_to>st_feature_addr_gen_And_1Ux1U_1U_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5028</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4993</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Mul_16Ux16U_16U_4</module_name>
			<name>st_feature_addr_gen_Mul_16Ux16U_16U_4_21</name>
			<instance_name>st_feature_addr_gen_Mul_16Ux16U_16U_4_21</instance_name>
			<source_loc>5028</source_loc>
			<thread>_org_pos</thread>
			<dissolved_to>st_feature_addr_gen_Mul_16Ux16U_16U_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5030</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4996</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_22</name>
			<instance_name>st_feature_addr_gen_N_Mux_16_2_25_4_22</instance_name>
			<source_loc>5030</source_loc>
			<thread>_org_pos</thread>
			<dissolved_to>st_feature_addr_gen_N_Mux_16_2_25_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5031</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4999</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_23</name>
			<instance_name>st_feature_addr_gen_N_Mux_16_2_25_4_23</instance_name>
			<source_loc>5031</source_loc>
			<thread>_org_pos</thread>
			<dissolved_to>st_feature_addr_gen_N_Mux_16_2_25_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4932</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4905</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Mul_16Ux9U_16U_1</module_name>
			<name>st_feature_addr_gen_Mul_16Ux9U_16U_1_11</name>
			<instance_name>st_feature_addr_gen_Mul_16Ux9U_16U_1_11</instance_name>
			<source_loc>4932</source_loc>
			<thread>_set_max_num</thread>
			<dissolved_to>st_feature_addr_gen_Mul_16Ux9U_16U_1_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5032</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4995</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Sub_16Ux8U_16S_4</module_name>
			<name>st_feature_addr_gen_Sub_16Ux8U_16S_4_19</name>
			<instance_name>st_feature_addr_gen_Sub_16Ux8U_16S_4_19</instance_name>
			<source_loc>5032</source_loc>
			<thread>_org_pos</thread>
			<dissolved_to>st_feature_addr_gen_Sub_16Ux8U_16S_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4931</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4902</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Mul_16Ux9U_16U_1</module_name>
			<name>st_feature_addr_gen_Mul_16Ux9U_16U_1_10</name>
			<instance_name>st_feature_addr_gen_Mul_16Ux9U_16U_1_10</instance_name>
			<source_loc>4931</source_loc>
			<thread>_set_max_num</thread>
			<dissolved_to>st_feature_addr_gen_Mul_16Ux9U_16U_1_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5033</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4998</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Sub_16Ux8U_16S_4</module_name>
			<name>st_feature_addr_gen_Sub_16Ux8U_16S_4_20</name>
			<instance_name>st_feature_addr_gen_Sub_16Ux8U_16S_4_20</instance_name>
			<source_loc>5033</source_loc>
			<thread>_org_pos</thread>
			<dissolved_to>st_feature_addr_gen_Sub_16Ux8U_16S_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5047</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5043</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_25</name>
			<instance_name>st_feature_addr_gen_And_1Ux1U_1U_1_25</instance_name>
			<source_loc>5047</source_loc>
			<thread>_ix_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_And_1Ux1U_1U_1_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5048</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5042</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_24</name>
			<instance_name>st_feature_addr_gen_EqSubi1u16u16_1_24</instance_name>
			<source_loc>5048</source_loc>
			<thread>_ix_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_EqSubi1u16u16_1_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5078</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5063</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_4</module_name>
			<name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_4_26</name>
			<instance_name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_4_26</instance_name>
			<source_loc>5078</source_loc>
			<thread>_ix_counter</thread>
			<dissolved_to>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4928</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4904</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Add2i1u8_4</module_name>
			<name>st_feature_addr_gen_Add2i1u8_4_9</name>
			<instance_name>st_feature_addr_gen_Add2i1u8_4_9</instance_name>
			<source_loc>4928</source_loc>
			<thread>_set_max_num</thread>
			<dissolved_to>st_feature_addr_gen_Add2i1u8_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5080</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5064</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_27</name>
			<instance_name>st_feature_addr_gen_N_Mux_16_2_25_4_27</instance_name>
			<source_loc>5080</source_loc>
			<thread>_ix_counter</thread>
			<dissolved_to>st_feature_addr_gen_N_Mux_16_2_25_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5094</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5090</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_29</name>
			<instance_name>st_feature_addr_gen_And_1Ux1U_1U_1_29</instance_name>
			<source_loc>5094</source_loc>
			<thread>_iy_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_And_1Ux1U_1U_1_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5095</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5089</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_28</name>
			<instance_name>st_feature_addr_gen_EqSubi1u16u16_1_28</instance_name>
			<source_loc>5095</source_loc>
			<thread>_iy_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_EqSubi1u16u16_1_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5125</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5110</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_1</module_name>
			<name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_1_30</name>
			<instance_name>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_1_30</instance_name>
			<source_loc>5125</source_loc>
			<thread>_iy_counter</thread>
			<dissolved_to>st_feature_addr_gen_MuxAdd3i1u8u16u16u1_1_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4925</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4901</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Add2i1u8_4</module_name>
			<name>st_feature_addr_gen_Add2i1u8_4_8</name>
			<instance_name>st_feature_addr_gen_Add2i1u8_4_8</instance_name>
			<source_loc>4925</source_loc>
			<thread>_set_max_num</thread>
			<dissolved_to>st_feature_addr_gen_Add2i1u8_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5126</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5111</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_31</name>
			<instance_name>st_feature_addr_gen_N_Mux_16_2_25_4_31</instance_name>
			<source_loc>5126</source_loc>
			<thread>_iy_counter</thread>
			<dissolved_to>st_feature_addr_gen_N_Mux_16_2_25_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4879</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4870</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Add2Mul2u8u16u16_4</module_name>
			<name>st_feature_addr_gen_Add2Mul2u8u16u16_4_7</name>
			<instance_name>st_feature_addr_gen_Add2Mul2u8u16u16_4_7</instance_name>
			<source_loc>4879</source_loc>
			<thread>_ix_pos</thread>
			<dissolved_to>st_feature_addr_gen_Add2Mul2u8u16u16_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5139</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5136</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_33</name>
			<instance_name>st_feature_addr_gen_And_1Ux1U_1U_1_33</instance_name>
			<source_loc>5139</source_loc>
			<thread>_if_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_And_1Ux1U_1U_1_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4862</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4853</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Add2Mul2u8u16u16_4</module_name>
			<name>st_feature_addr_gen_Add2Mul2u8u16u16_4_6</name>
			<instance_name>st_feature_addr_gen_Add2Mul2u8u16u16_4_6</instance_name>
			<source_loc>4862</source_loc>
			<thread>_iy_pos</thread>
			<dissolved_to>st_feature_addr_gen_Add2Mul2u8u16u16_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5140</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5135</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_32</name>
			<instance_name>st_feature_addr_gen_EqSubi1u16u16_1_32</instance_name>
			<source_loc>5140</source_loc>
			<thread>_if_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_EqSubi1u16u16_1_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4838</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4822</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<name>st_feature_addr_gen_Mul_16Ux16U_32U_1_5</name>
			<instance_name>st_feature_addr_gen_Mul_16Ux16U_32U_1_5</instance_name>
			<source_loc>4838</source_loc>
			<thread>_sum_pos</thread>
			<dissolved_to>st_feature_addr_gen_Mul_16Ux16U_32U_1_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5682</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5669</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_4_34</name>
			<instance_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_4_34</instance_name>
			<source_loc>5682</source_loc>
			<thread>_if_counter</thread>
			<dissolved_to>st_feature_addr_gen_MuxAdd2i1u16u16u1_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4837</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4820</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<name>st_feature_addr_gen_Mul_16Ux16U_32U_1_4</name>
			<instance_name>st_feature_addr_gen_Mul_16Ux16U_32U_1_4</instance_name>
			<source_loc>4837</source_loc>
			<thread>_sum_pos</thread>
			<dissolved_to>st_feature_addr_gen_Mul_16Ux16U_32U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4792</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4780</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Not_1U_1U_4</module_name>
			<name>st_feature_addr_gen_Not_1U_1U_4_1</name>
			<instance_name>st_feature_addr_gen_Not_1U_1U_4_1</instance_name>
			<source_loc>4792</source_loc>
			<thread>_st_feature_addr_valid</thread>
			<dissolved_to>st_feature_addr_gen_Not_1U_1U_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4808</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4800</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Add4u32u32u32u32_4</module_name>
			<name>st_feature_addr_gen_Add4u32u32u32u32_4_3</name>
			<instance_name>st_feature_addr_gen_Add4u32u32u32u32_4_3</instance_name>
			<source_loc>4808</source_loc>
			<thread>_st_feature_addr</thread>
			<dissolved_to>st_feature_addr_gen_Add4u32u32u32u32_4_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5684</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5670</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_35</name>
			<instance_name>st_feature_addr_gen_N_Mux_16_2_25_4_35</instance_name>
			<source_loc>5684</source_loc>
			<thread>_if_counter</thread>
			<dissolved_to>st_feature_addr_gen_N_Mux_16_2_25_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4791</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4781</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_2</name>
			<instance_name>st_feature_addr_gen_And_1Ux1U_1U_4_2</instance_name>
			<source_loc>4791</source_loc>
			<thread>_st_feature_addr_valid</thread>
			<dissolved_to>st_feature_addr_gen_And_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5698</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5694</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_37</name>
			<instance_name>st_feature_addr_gen_And_1Ux1U_1U_1_37</instance_name>
			<source_loc>5698</source_loc>
			<thread>_ox_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_And_1Ux1U_1U_1_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5884</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5855</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Or_1Ux1U_1U_4</module_name>
			<name>st_feature_addr_gen_Or_1Ux1U_1U_4_57</name>
			<instance_name>st_feature_addr_gen_Or_1Ux1U_1U_4_57</instance_name>
			<source_loc>5884</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_feature_addr_gen_Or_1Ux1U_1U_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5699</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5693</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_36</name>
			<instance_name>st_feature_addr_gen_EqSubi1u16u16_1_36</instance_name>
			<source_loc>5699</source_loc>
			<thread>_ox_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_EqSubi1u16u16_1_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5883</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5849</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Not_1U_1U_4</module_name>
			<name>st_feature_addr_gen_Not_1U_1U_4_53</name>
			<instance_name>st_feature_addr_gen_Not_1U_1U_4_53</instance_name>
			<source_loc>5883</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_feature_addr_gen_Not_1U_1U_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5727</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5713</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_38</name>
			<instance_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_38</instance_name>
			<source_loc>5727</source_loc>
			<thread>_ox_counter</thread>
			<dissolved_to>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5882</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5852</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Nei1u16_4</module_name>
			<name>st_feature_addr_gen_Nei1u16_4_52</name>
			<instance_name>st_feature_addr_gen_Nei1u16_4_52</instance_name>
			<source_loc>5882</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_feature_addr_gen_Nei1u16_4_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5728</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5714</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_39</name>
			<instance_name>st_feature_addr_gen_N_Mux_16_2_25_4_39</instance_name>
			<source_loc>5728</source_loc>
			<thread>_ox_counter</thread>
			<dissolved_to>st_feature_addr_gen_N_Mux_16_2_25_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5881</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5851</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_Nei1u16_4</module_name>
			<name>st_feature_addr_gen_Nei1u16_4_51</name>
			<instance_name>st_feature_addr_gen_Nei1u16_4_51</instance_name>
			<source_loc>5881</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_feature_addr_gen_Nei1u16_4_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5742</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5738</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_41</name>
			<instance_name>st_feature_addr_gen_And_1Ux1U_1U_1_41</instance_name>
			<source_loc>5742</source_loc>
			<thread>_oy_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_And_1Ux1U_1U_1_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5880</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5854</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_56</name>
			<instance_name>st_feature_addr_gen_And_1Ux1U_1U_4_56</instance_name>
			<source_loc>5880</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_feature_addr_gen_And_1Ux1U_1U_4_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5743</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5737</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_40</name>
			<instance_name>st_feature_addr_gen_EqSubi1u16u16_1_40</instance_name>
			<source_loc>5743</source_loc>
			<thread>_oy_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_EqSubi1u16u16_1_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5879</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5850</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_55</name>
			<instance_name>st_feature_addr_gen_And_1Ux1U_1U_4_55</instance_name>
			<source_loc>5879</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_feature_addr_gen_And_1Ux1U_1U_4_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5771</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5757</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_42</name>
			<instance_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_42</instance_name>
			<source_loc>5771</source_loc>
			<thread>_oy_counter</thread>
			<dissolved_to>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5772</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5758</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_43</name>
			<instance_name>st_feature_addr_gen_N_Mux_16_2_25_4_43</instance_name>
			<source_loc>5772</source_loc>
			<thread>_oy_counter</thread>
			<dissolved_to>st_feature_addr_gen_N_Mux_16_2_25_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5878</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5853</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>st_feature_addr_gen_And_1Ux1U_1U_4_54</name>
			<instance_name>st_feature_addr_gen_And_1Ux1U_1U_4_54</instance_name>
			<source_loc>5878</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_feature_addr_gen_And_1Ux1U_1U_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5786</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5782</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_feature_addr_gen_And_1Ux1U_1U_1_45</name>
			<instance_name>st_feature_addr_gen_And_1Ux1U_1U_1_45</instance_name>
			<source_loc>5786</source_loc>
			<thread>_of_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_And_1Ux1U_1U_1_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5787</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5781</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<name>st_feature_addr_gen_EqSubi1u16u16_1_44</name>
			<instance_name>st_feature_addr_gen_EqSubi1u16u16_1_44</instance_name>
			<source_loc>5787</source_loc>
			<thread>_of_ctrl</thread>
			<dissolved_to>st_feature_addr_gen_EqSubi1u16u16_1_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5815</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5801</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_46</name>
			<instance_name>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_46</instance_name>
			<source_loc>5815</source_loc>
			<thread>_of_counter</thread>
			<dissolved_to>st_feature_addr_gen_MuxAdd2i1u16u16u1_1_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5816</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5802</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_N_Mux_16_2_25_4</module_name>
			<name>st_feature_addr_gen_N_Mux_16_2_25_4_47</name>
			<instance_name>st_feature_addr_gen_N_Mux_16_2_25_4_47</instance_name>
			<source_loc>5816</source_loc>
			<thread>_of_counter</thread>
			<dissolved_to>st_feature_addr_gen_N_Mux_16_2_25_4_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5829</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5827</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_AndReduction_2S_1U_1</module_name>
			<name>st_feature_addr_gen_AndReduction_2S_1U_1_50</name>
			<instance_name>st_feature_addr_gen_AndReduction_2S_1U_1_50</instance_name>
			<source_loc>5829</source_loc>
			<thread>_finish</thread>
			<dissolved_to>st_feature_addr_gen_AndReduction_2S_1U_1_50</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5830</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5826</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_AndReduction_2S_1U_4</module_name>
			<name>st_feature_addr_gen_AndReduction_2S_1U_4_49</name>
			<instance_name>st_feature_addr_gen_AndReduction_2S_1U_4_49</instance_name>
			<source_loc>5830</source_loc>
			<thread>_finish</thread>
			<dissolved_to>st_feature_addr_gen_AndReduction_2S_1U_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5833</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5825</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_feature_addr_gen_AndReduction_4S_1U_1</module_name>
			<name>st_feature_addr_gen_AndReduction_4S_1U_1_48</name>
			<instance_name>st_feature_addr_gen_AndReduction_4S_1U_1_48</instance_name>
			<source_loc>5833</source_loc>
			<thread>_finish</thread>
			<dissolved_to>st_feature_addr_gen_AndReduction_4S_1U_1_48</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 6 warnings, area=16353, bits=611</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>1290</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1641</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>333</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>60</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>314</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>314</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>120</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>71</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>46</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>50</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>140</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>87</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>174</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>101</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>96</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>29</count>
		</message_count>
	</message_counts>
	<end_time>Thu Jan 21 19:36:18 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>9</real_time>
			<cpu_time>3</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>9</real_time>
			<cpu_time>3</cpu_time>
		</phase>
	</timers>
	<footprint>551016</footprint>
	<subprocess_footprint>634652</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
