{"vcs1":{"timestamp_begin":1681678186.484456071, "rt":0.80, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1681678187.318908621, "rt":0.93, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681678188.272190653, "rt":0.58, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681678186.190785074}
{"VCS_COMP_START_TIME": 1681678186.190785074}
{"VCS_COMP_END_TIME": 1681678189.446363247}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
