{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508739349256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508739349259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 14:15:49 2017 " "Processing started: Mon Oct 23 14:15:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508739349259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739349259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ghrd_10as066n2 -c ghrd_10as066n2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ghrd_10as066n2 -c ghrd_10as066n2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739349259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508739358247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508739358248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/synth/ghrd_10as066n2.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/synth/ghrd_10as066n2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2 " "Found entity 1: ghrd_10as066n2" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/synth/ghrd_10as066n2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/synth/ghrd_10as066n2_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/synth/ghrd_10as066n2_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_cfg:config " "Found design unit 1: ghrd_10as066n2_cfg:config" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/synth/ghrd_10as066n2_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_l2zw7hy_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_dv3xayi_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_dv3xayi_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365117 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_dv3xayi " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_dv3xayi" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_dv3xayi.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_7j7u7zi_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_7j7u7zi_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365118 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_7j7u7zi " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_7j7u7zi" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_7j7u7zi.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_75rarwy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_75rarwy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_75rarwy " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_75rarwy" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_75rarwy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_75rarwy.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_hjzdcjq.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_hjzdcjq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_hjzdcjq " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_hjzdcjq" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_hjzdcjq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_hjzdcjq.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_7qkhisy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_7qkhisy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_7qkhisy " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_7qkhisy" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_7qkhisy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_7qkhisy.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365122 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_53v6b7a_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_53v6b7a_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365123 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_53v6b7a " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_53v6b7a" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_53v6b7a.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_axi_master_ni.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_address_alignment.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_base.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_burst_uncompressor.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_avalon_sc_fifo.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_address_alignment.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365136 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365136 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365136 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365136 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_incr_burst_converter.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_default_burst_converter.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_stage.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_base.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365147 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_sc_fifo.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_st_pipeline_base.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_ynxujwi_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_ynxujwi_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365151 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_ynxujwi " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_ynxujwi" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ynxujwi.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_n45amya.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_n45amya.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_n45amya " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_n45amya" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_n45amya.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_n45amya.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_wd25eay.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_wd25eay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_pio_161_wd25eay " "Found entity 1: ghrd_10as066n2_altera_avalon_pio_161_wd25eay" {  } { { "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_wd25eay.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_wd25eay.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_imbvr3i.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_imbvr3i.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_pio_161_imbvr3i " "Found entity 1: ghrd_10as066n2_altera_avalon_pio_161_imbvr3i" {  } { { "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_imbvr3i.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_imbvr3i.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/fmcomms2_v161_10/synth/ghrd_10as066n2_fmcomms2_v161_10_ewycpga.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/fmcomms2_v161_10/synth/ghrd_10as066n2_fmcomms2_v161_10_ewycpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_fmcomms2_v161_10_ewycpga " "Found entity 1: ghrd_10as066n2_fmcomms2_v161_10_ewycpga" {  } { { "ghrd_10as066n2/fmcomms2_v161_10/synth/ghrd_10as066n2_fmcomms2_v161_10_ewycpga.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/fmcomms2_v161_10/synth/ghrd_10as066n2_fmcomms2_v161_10_ewycpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/fmcomms2_v161_10/synth/ghrd_10as066n2_fmcomms2_v161_10_ewycpga_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/fmcomms2_v161_10/synth/ghrd_10as066n2_fmcomms2_v161_10_ewycpga_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_fmcomms2_v161_10_ewycpga_cfg:config " "Found design unit 1: ghrd_10as066n2_fmcomms2_v161_10_ewycpga_cfg:config" {  } { { "ghrd_10as066n2/fmcomms2_v161_10/synth/ghrd_10as066n2_fmcomms2_v161_10_ewycpga_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/fmcomms2_v161_10/synth/ghrd_10as066n2_fmcomms2_v161_10_ewycpga_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_synchronizer.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_xquwv6i.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_xquwv6i.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_pio_161_xquwv6i " "Found entity 1: ghrd_10as066n2_altera_avalon_pio_161_xquwv6i" {  } { { "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_xquwv6i.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_xquwv6i.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_lvds_clk " "Found entity 1: ad_lvds_clk" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_clk.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_clk.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_lvds_in " "Found entity 1: ad_lvds_in" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_in.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_in.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_lvds_out " "Found entity 1: ad_lvds_out" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_out.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_lvds_out.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mul " "Found entity 1: ad_mul" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_mul.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_mul.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_dcfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_dcfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dcfilter " "Found entity 1: ad_dcfilter" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_dcfilter.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_dcfilter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_rst " "Found entity 1: ad_rst" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_rst.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_rst.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_pnmon.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_pnmon.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_pnmon " "Found entity 1: ad_pnmon" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_pnmon.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_pnmon.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_dds_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_dds_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_sine " "Found entity 1: ad_dds_sine" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_dds_sine.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_dds_sine.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_dds_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_dds_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_1 " "Found entity 1: ad_dds_1" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_dds_1.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_dds_1.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_dds.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds " "Found entity 1: ad_dds" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_dds.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_dds.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_datafmt.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_datafmt.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_datafmt " "Found entity 1: ad_datafmt" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_datafmt.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_datafmt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_iqcor.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_iqcor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_iqcor " "Found entity 1: ad_iqcor" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_iqcor.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_iqcor.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_addsub " "Found entity 1: ad_addsub" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_addsub.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_addsub.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_tdd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_tdd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_tdd_control " "Found entity 1: ad_tdd_control" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_tdd_control.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_tdd_control.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/up_axi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/up_axi.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_axi " "Found entity 1: up_axi" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/up_axi.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/up_axi.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/up_xfer_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/up_xfer_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_cntrl " "Found entity 1: up_xfer_cntrl" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/up_xfer_cntrl.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/up_xfer_cntrl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/up_xfer_status.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/up_xfer_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_status " "Found entity 1: up_xfer_status" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/up_xfer_status.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/up_xfer_status.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/up_clock_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/up_clock_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_clock_mon " "Found entity 1: up_clock_mon" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/up_clock_mon.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/up_clock_mon.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/up_delay_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/up_delay_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_delay_cntrl " "Found entity 1: up_delay_cntrl" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/up_delay_cntrl.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/up_delay_cntrl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/up_adc_common.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/up_adc_common.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_adc_common " "Found entity 1: up_adc_common" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/up_adc_common.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/up_adc_common.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/up_adc_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/up_adc_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_adc_channel " "Found entity 1: up_adc_channel" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/up_adc_channel.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/up_adc_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/up_dac_common.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/up_dac_common.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_dac_common " "Found entity 1: up_dac_common" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/up_dac_common.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/up_dac_common.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/up_dac_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/up_dac_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_dac_channel " "Found entity 1: up_dac_channel" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/up_dac_channel.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/up_dac_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/up_tdd_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/up_tdd_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_tdd_cntrl " "Found entity 1: up_tdd_cntrl" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/up_tdd_cntrl.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/up_tdd_cntrl.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_alt_lvds_tx " "Found entity 1: axi_ad9361_alt_lvds_tx" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_tx.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_tx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_alt_lvds_rx " "Found entity 1: axi_ad9361_alt_lvds_rx" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_rx.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_rx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_lvds_if " "Found entity 1: axi_ad9361_lvds_if" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx_pnmon.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx_pnmon.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_rx_pnmon " "Found entity 1: axi_ad9361_rx_pnmon" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx_pnmon.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx_pnmon.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_rx_channel " "Found entity 1: axi_ad9361_rx_channel" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx_channel.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_rx " "Found entity 1: axi_ad9361_rx" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tx_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tx_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tx_channel " "Found entity 1: axi_ad9361_tx_channel" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tx_channel.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tx_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tx " "Found entity 1: axi_ad9361_tx" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tx.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tdd.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tdd.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tdd " "Found entity 1: axi_ad9361_tdd" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tdd.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tdd.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tdd_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tdd_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tdd_if " "Found entity 1: axi_ad9361_tdd_if" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tdd_if.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_tdd_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361 " "Found entity 1: axi_ad9361" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_out_core_a10.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_out_core_a10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_serdes_out_core_a10 " "Found entity 1: ad_serdes_out_core_a10" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_out_core_a10.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_out_core_a10.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_out_core_a10_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_out_core_a10_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad_serdes_out_core_a10_cfg:config " "Found design unit 1: ad_serdes_out_core_a10_cfg:config" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_out_core_a10_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_out_core_a10_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_jgwqmpq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_jgwqmpq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_alt_serdes_10_jgwqmpq " "Found entity 1: ghrd_10as066n2_alt_serdes_10_jgwqmpq" {  } { { "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_jgwqmpq.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_jgwqmpq.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_jgwqmpq_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_jgwqmpq_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_alt_serdes_10_jgwqmpq_cfg:config " "Found design unit 1: ghrd_10as066n2_alt_serdes_10_jgwqmpq_cfg:config" {  } { { "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_jgwqmpq_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_jgwqmpq_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_weuvy6y.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_weuvy6y.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_lvds_161_weuvy6y " "Found entity 1: ghrd_10as066n2_altera_lvds_161_weuvy6y" {  } { { "ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_weuvy6y.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_weuvy6y.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_weuvy6y_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_weuvy6y_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_lvds_161_weuvy6y_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_lvds_161_weuvy6y_cfg:config" {  } { { "ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_weuvy6y_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_weuvy6y_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_lvds_core20_161/synth/ghrd_10as066n2_altera_lvds_core20_161_kxkdavi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_lvds_core20_161/synth/ghrd_10as066n2_altera_lvds_core20_161_kxkdavi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_lvds_core20_161_kxkdavi " "Found entity 1: ghrd_10as066n2_altera_lvds_core20_161_kxkdavi" {  } { { "ghrd_10as066n2/altera_lvds_core20_161/synth/ghrd_10as066n2_altera_lvds_core20_161_kxkdavi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_lvds_core20_161/synth/ghrd_10as066n2_altera_lvds_core20_161_kxkdavi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20.sv 4 4 " "Found 4 design units, including 4 entities, in source file ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_lvds_core20 " "Found entity 1: altera_lvds_core20" {  } { { "ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365201 ""} { "Info" "ISGN_ENTITY_NAME" "2 reset_synchronizer_active_high " "Found entity 2: reset_synchronizer_active_high" {  } { { "ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20.sv" 821 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365201 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_synchronizer " "Found entity 3: data_synchronizer" {  } { { "ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20.sv" 846 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365201 ""} { "Info" "ISGN_ENTITY_NAME" "4 parallel_bitslip " "Found entity 4: parallel_bitslip" {  } { { "ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20.sv" 871 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_lvds_core20_pll " "Found entity 1: altera_lvds_core20_pll" {  } { { "ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20_pll.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_lvds_core20_161/synth/altera_lvds_core20_pll.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_clk_core.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_clk_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_serdes_clk_core " "Found entity 1: ad_serdes_clk_core" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_clk_core.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_clk_core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_clk_core_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_clk_core_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad_serdes_clk_core_cfg:config " "Found design unit 1: ad_serdes_clk_core_cfg:config" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_clk_core_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_clk_core_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_ruc4yeq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_ruc4yeq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_alt_serdes_10_ruc4yeq " "Found entity 1: ghrd_10as066n2_alt_serdes_10_ruc4yeq" {  } { { "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_ruc4yeq.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_ruc4yeq.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_ruc4yeq_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_ruc4yeq_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_alt_serdes_10_ruc4yeq_cfg:config " "Found design unit 1: ghrd_10as066n2_alt_serdes_10_ruc4yeq_cfg:config" {  } { { "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_ruc4yeq_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_ruc4yeq_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_iopll_161/synth/ghrd_10as066n2_altera_iopll_161_sacslaa.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_iopll_161/synth/ghrd_10as066n2_altera_iopll_161_sacslaa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_iopll_161_sacslaa " "Found entity 1: ghrd_10as066n2_altera_iopll_161_sacslaa" {  } { { "ghrd_10as066n2/altera_iopll_161/synth/ghrd_10as066n2_altera_iopll_161_sacslaa.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_iopll_161/synth/ghrd_10as066n2_altera_iopll_161_sacslaa.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_cmos_out_core_a10.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_cmos_out_core_a10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_cmos_out_core_a10 " "Found entity 1: ad_cmos_out_core_a10" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_cmos_out_core_a10.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_cmos_out_core_a10.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_cmos_out_core_a10_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_cmos_out_core_a10_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad_cmos_out_core_a10_cfg:config " "Found design unit 1: ad_cmos_out_core_a10_cfg:config" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_cmos_out_core_a10_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_cmos_out_core_a10_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_v6injpq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_v6injpq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_alt_serdes_10_v6injpq " "Found entity 1: ghrd_10as066n2_alt_serdes_10_v6injpq" {  } { { "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_v6injpq.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_v6injpq.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_v6injpq_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_v6injpq_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_alt_serdes_10_v6injpq_cfg:config " "Found design unit 1: ghrd_10as066n2_alt_serdes_10_v6injpq_cfg:config" {  } { { "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_v6injpq_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_v6injpq_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_gpio_161/synth/ghrd_10as066n2_altera_gpio_161_ojngebi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_gpio_161/synth/ghrd_10as066n2_altera_gpio_161_ojngebi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_gpio_161_ojngebi " "Found entity 1: ghrd_10as066n2_altera_gpio_161_ojngebi" {  } { { "ghrd_10as066n2/altera_gpio_161/synth/ghrd_10as066n2_altera_gpio_161_ojngebi.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_gpio_161/synth/ghrd_10as066n2_altera_gpio_161_ojngebi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_gpio_161/synth/ghrd_10as066n2_altera_gpio_161_ojngebi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_gpio_161/synth/ghrd_10as066n2_altera_gpio_161_ojngebi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_gpio_161_ojngebi_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_gpio_161_ojngebi_cfg:config" {  } { { "ghrd_10as066n2/altera_gpio_161/synth/ghrd_10as066n2_altera_gpio_161_ojngebi_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_gpio_161/synth/ghrd_10as066n2_altera_gpio_161_ojngebi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_gpio_core20_161/synth/altera_gpio.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_gpio_core20_161/synth/altera_gpio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_gpio_one_bit " "Found entity 1: altera_gpio_one_bit" {  } { { "ghrd_10as066n2/altera_gpio_core20_161/synth/altera_gpio.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_gpio_core20_161/synth/altera_gpio.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365213 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio " "Found entity 2: altera_gpio" {  } { { "ghrd_10as066n2/altera_gpio_core20_161/synth/altera_gpio.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_gpio_core20_161/synth/altera_gpio.sv" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_in_core_a10.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_in_core_a10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_serdes_in_core_a10 " "Found entity 1: ad_serdes_in_core_a10" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_in_core_a10.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_in_core_a10.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_in_core_a10_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_in_core_a10_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad_serdes_in_core_a10_cfg:config " "Found design unit 1: ad_serdes_in_core_a10_cfg:config" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_in_core_a10_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/ad_serdes_in_core_a10_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_vaq6iza.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_vaq6iza.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_alt_serdes_10_vaq6iza " "Found entity 1: ghrd_10as066n2_alt_serdes_10_vaq6iza" {  } { { "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_vaq6iza.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_vaq6iza.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_vaq6iza_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_vaq6iza_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_alt_serdes_10_vaq6iza_cfg:config " "Found design unit 1: ghrd_10as066n2_alt_serdes_10_vaq6iza_cfg:config" {  } { { "ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_vaq6iza_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/alt_serdes_10/synth/ghrd_10as066n2_alt_serdes_10_vaq6iza_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_l5lsykq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_l5lsykq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_lvds_161_l5lsykq " "Found entity 1: ghrd_10as066n2_altera_lvds_161_l5lsykq" {  } { { "ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_l5lsykq.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_l5lsykq.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_l5lsykq_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_l5lsykq_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_lvds_161_l5lsykq_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_lvds_161_l5lsykq_cfg:config" {  } { { "ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_l5lsykq_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_lvds_161/synth/ghrd_10as066n2_altera_lvds_161_l5lsykq_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_lvds_core20_161/synth/ghrd_10as066n2_altera_lvds_core20_161_ugkw4ha.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_lvds_core20_161/synth/ghrd_10as066n2_altera_lvds_core20_161_ugkw4ha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_lvds_core20_161_ugkw4ha " "Found entity 1: ghrd_10as066n2_altera_lvds_core20_161_ugkw4ha" {  } { { "ghrd_10as066n2/altera_lvds_core20_161/synth/ghrd_10as066n2_altera_lvds_core20_161_ugkw4ha.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_lvds_core20_161/synth/ghrd_10as066n2_altera_lvds_core20_161_ugkw4ha.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365219 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ghrd_10as066n2/util_wfifo_10/synth/ad_mem.v(55) " "Unrecognized synthesis attribute \"ram_style\" at ghrd_10as066n2/util_wfifo_10/synth/ad_mem.v(55)" {  } { { "ghrd_10as066n2/util_wfifo_10/synth/ad_mem.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/util_wfifo_10/synth/ad_mem.v" 55 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/util_wfifo_10/synth/ad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/util_wfifo_10/synth/ad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mem " "Found entity 1: ad_mem" {  } { { "ghrd_10as066n2/util_wfifo_10/synth/ad_mem.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/util_wfifo_10/synth/ad_mem.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/util_wfifo_10/synth/util_wfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/util_wfifo_10/synth/util_wfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_wfifo " "Found entity 1: util_wfifo" {  } { { "ghrd_10as066n2/util_wfifo_10/synth/util_wfifo.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/util_wfifo_10/synth/util_wfifo.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_spi_161/synth/ghrd_10as066n2_altera_avalon_spi_161_mfkaska.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_spi_161/synth/ghrd_10as066n2_altera_avalon_spi_161_mfkaska.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_spi_161_mfkaska " "Found entity 1: ghrd_10as066n2_altera_avalon_spi_161_mfkaska" {  } { { "ghrd_10as066n2/altera_avalon_spi_161/synth/ghrd_10as066n2_altera_avalon_spi_161_mfkaska.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_spi_161/synth/ghrd_10as066n2_altera_avalon_spi_161_mfkaska.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/sync_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/sync_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_bits " "Found entity 1: sync_bits" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/sync_bits.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/sync_bits.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/sync_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/sync_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_gray " "Found entity 1: sync_gray" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/sync_gray.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/sync_gray.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/up_axi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/up_axi.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_axi " "Found entity 1: up_axi" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/up_axi.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/up_axi.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/axi_repack.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/axi_repack.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_axis_resize " "Found entity 1: util_axis_resize" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/axi_repack.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/axi_repack.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_axis_fifo " "Found entity 1: util_axis_fifo" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/fifo.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/fifo.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/address_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/address_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_address_gray " "Found entity 1: fifo_address_gray" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/address_gray.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/address_gray.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/address_gray_pipelined.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/address_gray_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_address_gray_pipelined " "Found entity 1: fifo_address_gray_pipelined" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/address_gray_pipelined.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/address_gray_pipelined.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/address_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/address_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_address_sync " "Found entity 1: fifo_address_sync" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/address_sync.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/address_sync.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_address_generator " "Found entity 1: dmac_address_generator" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/address_generator.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/address_generator.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LAST last data_mover.v(42) " "Verilog HDL Declaration information at data_mover.v(42): object \"LAST\" differs only in case from object \"last\" in the same scope" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/data_mover.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/data_mover.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/data_mover.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/data_mover.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_data_mover " "Found entity 1: dmac_data_mover" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/data_mover.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/data_mover.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/request_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/request_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_request_arb " "Found entity 1: dmac_request_arb" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/request_arb.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/request_arb.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/request_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/request_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_request_generator " "Found entity 1: dmac_request_generator" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/request_generator.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/request_generator.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/response_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/response_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_response_handler " "Found entity 1: dmac_response_handler" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/response_handler.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/response_handler.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/axi_register_slice.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/axi_register_slice.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_register_slice " "Found entity 1: axi_register_slice" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/axi_register_slice.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/axi_register_slice.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/2d_transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/2d_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_2d_transfer " "Found entity 1: dmac_2d_transfer" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/2d_transfer.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/2d_transfer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/dest_axi_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/dest_axi_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_dest_mm_axi " "Found entity 1: dmac_dest_mm_axi" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/dest_axi_mm.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/dest_axi_mm.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/dest_axi_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/dest_axi_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_dest_axi_stream " "Found entity 1: dmac_dest_axi_stream" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/dest_axi_stream.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/dest_axi_stream.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/dest_fifo_inf.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/dest_fifo_inf.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_dest_fifo_inf " "Found entity 1: dmac_dest_fifo_inf" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/dest_fifo_inf.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/dest_fifo_inf.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/src_axi_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/src_axi_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_src_mm_axi " "Found entity 1: dmac_src_mm_axi" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/src_axi_mm.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/src_axi_mm.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/src_axi_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/src_axi_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_src_axi_stream " "Found entity 1: dmac_src_axi_stream" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/src_axi_stream.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/src_axi_stream.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/src_fifo_inf.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/src_fifo_inf.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_src_fifo_inf " "Found entity 1: dmac_src_fifo_inf" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/src_fifo_inf.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/src_fifo_inf.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 splitter " "Found entity 1: splitter" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/splitter.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/splitter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/response_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/response_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_response_generator " "Found entity 1: dmac_response_generator" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/response_generator.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/response_generator.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/axi_dmac_10/synth/axi_dmac.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/axi_dmac_10/synth/axi_dmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac " "Found entity 1: axi_dmac" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/axi_dmac.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/axi_dmac.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/util_upack_10/synth/util_upack_dmx.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/util_upack_10/synth/util_upack_dmx.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_upack_dmx " "Found entity 1: util_upack_dmx" {  } { { "ghrd_10as066n2/util_upack_10/synth/util_upack_dmx.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/util_upack_10/synth/util_upack_dmx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/util_upack_10/synth/util_upack_dsf.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/util_upack_10/synth/util_upack_dsf.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_upack_dsf " "Found entity 1: util_upack_dsf" {  } { { "ghrd_10as066n2/util_upack_10/synth/util_upack_dsf.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/util_upack_10/synth/util_upack_dsf.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/util_upack_10/synth/util_upack.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/util_upack_10/synth/util_upack.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_upack " "Found entity 1: util_upack" {  } { { "ghrd_10as066n2/util_upack_10/synth/util_upack.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/util_upack_10/synth/util_upack.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/util_cpack_10/synth/util_cpack_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/util_cpack_10/synth/util_cpack_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_cpack_mux " "Found entity 1: util_cpack_mux" {  } { { "ghrd_10as066n2/util_cpack_10/synth/util_cpack_mux.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/util_cpack_10/synth/util_cpack_mux.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/util_cpack_10/synth/util_cpack_dsf.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/util_cpack_10/synth/util_cpack_dsf.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_cpack_dsf " "Found entity 1: util_cpack_dsf" {  } { { "ghrd_10as066n2/util_cpack_10/synth/util_cpack_dsf.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/util_cpack_10/synth/util_cpack_dsf.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/util_cpack_10/synth/util_cpack.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/util_cpack_10/synth/util_cpack.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_cpack " "Found entity 1: util_cpack" {  } { { "ghrd_10as066n2/util_cpack_10/synth/util_cpack.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/util_cpack_10/synth/util_cpack.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_mm_bridge_161/synth/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_mm_bridge_161/synth/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "ghrd_10as066n2/altera_avalon_mm_bridge_161/synth/altera_avalon_mm_bridge.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_mm_bridge_161/synth/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_m7kouxi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_zvbuxiy_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_zvbuxiy_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365270 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_zvbuxiy " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_zvbuxiy" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zvbuxiy.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_4khdawa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_4khdawa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_4khdawa " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_4khdawa" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_4khdawa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_4khdawa.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_ujcnlfq_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_ujcnlfq_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365272 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_ujcnlfq " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_ujcnlfq" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ujcnlfq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_kezl4iy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_kezl4iy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_kezl4iy " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_kezl4iy" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_kezl4iy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_kezl4iy.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_address_alignment.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_burst_uncompressor.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_ltyfvwa_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_ltyfvwa_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365281 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_ltyfvwa " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_ltyfvwa" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ltyfvwa.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_utjzd6y.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_utjzd6y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_utjzd6y " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_utjzd6y" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_utjzd6y.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_utjzd6y.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_zd4cbxi_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_zd4cbxi_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365283 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_zd4cbxi " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_zd4cbxi" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_zd4cbxi.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_b6wts4i_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya " "Found entity 1: ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya" {  } { { "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg:config" {  } { { "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_bzz5nli.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_bzz5nli.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_error_adapter_161_bzz5nli " "Found entity 1: ghrd_10as066n2_error_adapter_161_bzz5nli" {  } { { "ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_bzz5nli.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_bzz5nli.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_sc_fifo_161/synth/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_sc_fifo_161/synth/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ghrd_10as066n2/altera_avalon_sc_fifo_161/synth/altera_avalon_sc_fifo.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_sc_fifo_161/synth/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_burst_uncompressor.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_vr26f3y_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_vr26f3y_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365297 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_vr26f3y " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_vr26f3y" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_slave_translator_161/synth/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_slave_translator_161/synth/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ghrd_10as066n2/altera_merlin_slave_translator_161/synth/altera_merlin_slave_translator.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_slave_translator_161/synth/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_master_translator_161/synth/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_master_translator_161/synth/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ghrd_10as066n2/altera_merlin_master_translator_161/synth/altera_merlin_master_translator.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_master_translator_161/synth/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_pvtvnwi_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_pvtvnwi_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365304 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_pvtvnwi " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_pvtvnwi" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_master_agent_161/synth/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_master_agent_161/synth/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ghrd_10as066n2/altera_merlin_master_agent_161/synth/altera_merlin_master_agent.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_master_agent_161/synth/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_2t26f5q_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_opr7r5q.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_opr7r5q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_opr7r5q " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_opr7r5q" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_opr7r5q.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_opr7r5q.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_tnqphuy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_tnqphuy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_tnqphuy " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_tnqphuy" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_tnqphuy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_tnqphuy.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_sgolcmq_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_sgolcmq_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365316 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_sgolcmq " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_sgolcmq" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sgolcmq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_xdfrsdq.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_xdfrsdq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_xdfrsdq " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_xdfrsdq" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_xdfrsdq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_xdfrsdq.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_k5cyj4i_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_k5cyj4i_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365318 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_k5cyj4i " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_k5cyj4i" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_k5cyj4i.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_cmipw2q_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_cmipw2q_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365320 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_cmipw2q " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_cmipw2q" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cmipw2q.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_yleiyny.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_yleiyny.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_yleiyny " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_yleiyny" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_yleiyny.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_yleiyny.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_4tad2hq_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_4tad2hq_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365322 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_4tad2hq " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_4tad2hq" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_4tad2hq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_tgym4hy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_tgym4hy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_tgym4hy " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_tgym4hy" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_tgym4hy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_tgym4hy.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_b4dw4qi_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_b4dw4qi_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365324 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_b4dw4qi " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_b4dw4qi" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_b4dw4qi.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_g6ro4ai.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_g6ro4ai.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_g6ro4ai " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_g6ro4ai" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_g6ro4ai.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_g6ro4ai.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_mswkbei_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_mswkbei_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365327 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_mswkbei " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_mswkbei" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mswkbei.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_cwrrjzq_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_cwrrjzq_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365328 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_cwrrjzq " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_cwrrjzq" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwrrjzq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_tkknnwy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_tkknnwy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_tkknnwy " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_tkknnwy" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_tkknnwy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_tkknnwy.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_xweuyaa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_xweuyaa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_xweuyaa " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_xweuyaa" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_xweuyaa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_xweuyaa.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_2eajr7q.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_2eajr7q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_2eajr7q " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_2eajr7q" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_2eajr7q.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_2eajr7q.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_p5oy5va.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_p5oy5va.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_pio_161_p5oy5va " "Found entity 1: ghrd_10as066n2_altera_avalon_pio_161_p5oy5va" {  } { { "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_p5oy5va.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_p5oy5va.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_sysid_qsys_161/synth/ghrd_10as066n2_altera_avalon_sysid_qsys_161_og3srga.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_sysid_qsys_161/synth/ghrd_10as066n2_altera_avalon_sysid_qsys_161_og3srga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_sysid_qsys_161_og3srga " "Found entity 1: ghrd_10as066n2_altera_avalon_sysid_qsys_161_og3srga" {  } { { "ghrd_10as066n2/altera_avalon_sysid_qsys_161/synth/ghrd_10as066n2_altera_avalon_sysid_qsys_161_og3srga.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_sysid_qsys_161/synth/ghrd_10as066n2_altera_avalon_sysid_qsys_161_og3srga.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_5qx5nsi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_ndeexqi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_ndeexqi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_ndeexqi " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_ndeexqi" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_ndeexqi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_ndeexqi.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_sptr6qy_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_sptr6qy_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365338 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_sptr6qy " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_sptr6qy" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sptr6qy.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_ukrlwxa_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_ukrlwxa_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365340 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_ukrlwxa " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_ukrlwxa" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_ukrlwxa.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy " "Found entity 1: ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy" {  } { { "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg:config" {  } { { "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_mg6siqa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_mg6siqa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_error_adapter_161_mg6siqa " "Found entity 1: ghrd_10as066n2_error_adapter_161_mg6siqa" {  } { { "ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_mg6siqa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_mg6siqa.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_afxevna.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_afxevna.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_afxevna " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_afxevna" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_afxevna.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_afxevna.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_tetq7vi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_tetq7vi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_tetq7vi " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_tetq7vi" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_tetq7vi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_tetq7vi.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_qcyoloy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_qcyoloy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_qcyoloy " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_qcyoloy" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_qcyoloy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_qcyoloy.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi " "Found entity 1: ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg:config" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365351 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365351 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_std_synchronizer_nocut.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_base.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_remover.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_inserter.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_stage.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/timing_adapter_161/synth/ghrd_10as066n2_timing_adapter_161_u532i6q.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/timing_adapter_161/synth/ghrd_10as066n2_timing_adapter_161_u532i6q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_timing_adapter_161_u532i6q " "Found entity 1: ghrd_10as066n2_timing_adapter_161_u532i6q" {  } { { "ghrd_10as066n2/timing_adapter_161/synth/ghrd_10as066n2_timing_adapter_161_u532i6q.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/timing_adapter_161/synth/ghrd_10as066n2_timing_adapter_161_u532i6q.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365365 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365365 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365365 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365365 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365365 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365365 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_xd7xncy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_xd7xncy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_channel_adapter_161_xd7xncy " "Found entity 1: ghrd_10as066n2_channel_adapter_161_xd7xncy" {  } { { "ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_xd7xncy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_xd7xncy.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_channel_adapter_161_fcviibi " "Found entity 1: ghrd_10as066n2_channel_adapter_161_fcviibi" {  } { { "ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_packets_to_bytes_161/synth/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_packets_to_bytes_161/synth/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "ghrd_10as066n2/altera_avalon_st_packets_to_bytes_161/synth/altera_avalon_st_packets_to_bytes.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_st_packets_to_bytes_161/synth/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_bytes_to_packets_161/synth/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_bytes_to_packets_161/synth/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "ghrd_10as066n2/altera_avalon_st_bytes_to_packets_161/synth/altera_avalon_st_bytes_to_packets.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_st_bytes_to_packets_161/synth/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_o7da2nq_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_y3bawqa_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_y3bawqa_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365375 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_y3bawqa " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_y3bawqa" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_y3bawqa.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_6f2tghi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_6f2tghi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_6f2tghi " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_6f2tghi" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_6f2tghi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_6f2tghi.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_yihgoia_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_yihgoia_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365377 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_yihgoia " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_yihgoia" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_yihgoia.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ctisdy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ctisdy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_5ctisdy " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_5ctisdy" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ctisdy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ctisdy.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_f5u5xsy_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_f5u5xsy_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365379 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_f5u5xsy " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_f5u5xsy" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_f5u5xsy.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_sf3gkfq_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_sf3gkfq_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365381 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_sf3gkfq " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_sf3gkfq" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_sf3gkfq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_upz5nya.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_upz5nya.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_upz5nya " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_upz5nya" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_upz5nya.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_upz5nya.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vlpmgzq.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vlpmgzq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_vlpmgzq " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_vlpmgzq" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vlpmgzq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vlpmgzq.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_avalon_dc_fifo.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_dcfifo_synchronizer_bundle.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_std_synchronizer_nocut.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_dc_fifo_161/synth/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_arria10_hps_161_kzeqlza " "Found entity 1: ghrd_10as066n2_altera_arria10_hps_161_kzeqlza" {  } { { "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_arria10_hps_161_kzeqlza_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_arria10_hps_161_kzeqlza_cfg:config" {  } { { "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi " "Found entity 1: ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi" {  } { { "ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi_cfg:config" {  } { { "ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_xty2kgi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_xty2kgi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_arria10_interface_generator_140_xty2kgi " "Found entity 1: ghrd_10as066n2_altera_arria10_interface_generator_140_xty2kgi" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_xty2kgi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_xty2kgi.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v 16 16 " "Found 16 design units, including 16 entities, in source file ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_emif_interface_to_ddr " "Found entity 1: hps_emif_interface_to_ddr" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "2 a10_hps_emif_interface " "Found entity 2: a10_hps_emif_interface" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "3 twentynm_hps_rl_interface_fpga2hps " "Found entity 3: twentynm_hps_rl_interface_fpga2hps" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 969 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "4 twentynm_hps_rl_interface_hps2fpga " "Found entity 4: twentynm_hps_rl_interface_hps2fpga" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "5 twentynm_hps_rl_interface_hps2fpga_light_weight " "Found entity 5: twentynm_hps_rl_interface_hps2fpga_light_weight" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "6 twentynm_hps_rl_mode0_fpga2sdram " "Found entity 6: twentynm_hps_rl_mode0_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "7 twentynm_hps_rl_mode1_fpga2sdram " "Found entity 7: twentynm_hps_rl_mode1_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 2583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "8 twentynm_hps_rl_mode2_fpga2sdram " "Found entity 8: twentynm_hps_rl_mode2_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 3421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "9 twentynm_hps_rl_mode3_fpga2sdram " "Found entity 9: twentynm_hps_rl_mode3_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 4016 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "10 s2f_rl_adp " "Found entity 10: s2f_rl_adp" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 4855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "11 f2s_rl_adp " "Found entity 11: f2s_rl_adp" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "12 full_reg_slice " "Found entity 12: full_reg_slice" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "13 twentynm_hps_rl_mode0es_fpga2sdram " "Found entity 13: twentynm_hps_rl_mode0es_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "14 twentynm_hps_rl_mode1es_fpga2sdram " "Found entity 14: twentynm_hps_rl_mode1es_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 6327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "15 f2s_rl_delay_adp " "Found entity 15: f2s_rl_delay_adp" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 6936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""} { "Info" "ISGN_ENTITY_NAME" "16 alentar " "Found entity 16: alentar" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna " "Found entity 1: ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_hqwxraa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_hqwxraa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_irq_mapper_161_hqwxraa " "Found entity 1: ghrd_10as066n2_altera_irq_mapper_161_hqwxraa" {  } { { "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_hqwxraa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_hqwxraa.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_ccgztyi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_ccgztyi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_onchip_memory2_161_ccgztyi " "Found entity 1: ghrd_10as066n2_altera_avalon_onchip_memory2_161_ccgztyi" {  } { { "ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_ccgztyi.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_ccgztyi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa " "Found entity 1: ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa" {  } { { "ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa_cfg:config" {  } { { "ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top " "Found entity 1: ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_io_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_io_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_io_aux " "Found entity 1: ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_io_aux" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_io_aux.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_io_aux.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq " "Found entity 1: ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_bufs " "Found entity 1: altera_emif_arch_nf_bufs" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_se_i " "Found entity 1: altera_emif_arch_nf_buf_udir_se_i" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_i.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_o.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_o.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_se_o " "Found entity 1: altera_emif_arch_nf_buf_udir_se_o" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_o.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_o.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_df_i " "Found entity 1: altera_emif_arch_nf_buf_udir_df_i" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_i.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_o.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_o.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_df_o " "Found entity 1: altera_emif_arch_nf_buf_udir_df_o" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_o.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_o.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_cp_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_cp_i " "Found entity 1: altera_emif_arch_nf_buf_udir_cp_i" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_df.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_df.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_bdir_df " "Found entity 1: altera_emif_arch_nf_buf_bdir_df" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_df.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_df.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_se.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_bdir_se " "Found entity 1: altera_emif_arch_nf_buf_bdir_se" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_se.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_se.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_unused.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_unused.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_unused " "Found entity 1: altera_emif_arch_nf_buf_unused" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_unused.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_unused.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll " "Found entity 1: altera_emif_arch_nf_pll" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_fast_sim.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_fast_sim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll_fast_sim " "Found entity 1: altera_emif_arch_nf_pll_fast_sim" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_fast_sim.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_fast_sim.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_extra_clks.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_extra_clks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll_extra_clks " "Found entity 1: altera_emif_arch_nf_pll_extra_clks" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_extra_clks.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_extra_clks.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_oct.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_oct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_oct " "Found entity 1: altera_emif_arch_nf_oct" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_oct.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_oct.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_core_clks_rsts.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_core_clks_rsts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_core_clks_rsts " "Found entity 1: altera_emif_arch_nf_core_clks_rsts" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_core_clks_rsts.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_core_clks_rsts.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hps_clks_rsts.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hps_clks_rsts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hps_clks_rsts " "Found entity 1: altera_emif_arch_nf_hps_clks_rsts" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hps_clks_rsts.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hps_clks_rsts.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles_wrap " "Found entity 1: altera_emif_arch_nf_io_tiles_wrap" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles " "Found entity 1: altera_emif_arch_nf_io_tiles" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles.sv" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_abphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_abphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles_abphy " "Found entity 1: altera_emif_arch_nf_io_tiles_abphy" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_abphy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_abphy.sv" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_abphy_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_abphy_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_abphy_mux " "Found entity 1: altera_emif_arch_nf_abphy_mux" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_abphy_mux.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_abphy_mux.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_avl_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_avl_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_avl_if " "Found entity 1: altera_emif_arch_nf_hmc_avl_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_avl_if.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_avl_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_sideband_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_sideband_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_sideband_if " "Found entity 1: altera_emif_arch_nf_hmc_sideband_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_sideband_if.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_sideband_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_mmr_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_mmr_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_mmr_if " "Found entity 1: altera_emif_arch_nf_hmc_mmr_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_mmr_if.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_mmr_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_amm_data_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_amm_data_if " "Found entity 1: altera_emif_arch_nf_hmc_amm_data_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_ast_data_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_ast_data_if " "Found entity 1: altera_emif_arch_nf_hmc_ast_data_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_afi_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_afi_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_afi_if " "Found entity 1: altera_emif_arch_nf_afi_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_afi_if.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_afi_if.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_seq_if " "Found entity 1: altera_emif_arch_nf_seq_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_regs " "Found entity 1: altera_emif_arch_nf_regs" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_regs.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_regs.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_oct " "Found entity 1: altera_oct" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct_um_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct_um_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_oct_um_fsm " "Found entity 1: altera_oct_um_fsm" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct_um_fsm.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct_um_fsm.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_latency_counter " "Found entity 1: interrupt_latency_counter" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/interrupt_latency_counter_161/synth/irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/interrupt_latency_counter_161/synth/irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_detector " "Found entity 1: irq_detector" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/irq_detector.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/interrupt_latency_counter_161/synth/irq_detector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/interrupt_latency_counter_161/synth/state_machine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/interrupt_latency_counter_161/synth/state_machine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_counter " "Found entity 1: state_machine_counter" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/state_machine_counter.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/interrupt_latency_counter_161/synth/state_machine_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_3dkk5pi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_nvquryy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_nvquryy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_irq_mapper_161_nvquryy " "Found entity 1: ghrd_10as066n2_altera_irq_mapper_161_nvquryy" {  } { { "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_nvquryy.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_nvquryy.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kbllf4q_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_v3i3spi_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_v3i3spi_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365505 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_v3i3spi " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_v3i3spi" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_v3i3spi.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_rr7j5xa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_rr7j5xa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_rr7j5xa " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_rr7j5xa" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_rr7j5xa.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_rr7j5xa.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_zfaomvq.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_zfaomvq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_zfaomvq " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_zfaomvq" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_zfaomvq.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_zfaomvq.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_esfhsha.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_esfhsha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_esfhsha " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_esfhsha" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_esfhsha.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_esfhsha.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_36ikc4a.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_36ikc4a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_36ikc4a " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_36ikc4a" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_36ikc4a.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_36ikc4a.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508739365511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_mnvfeji_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_mnvfeji_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365511 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_mnvfeji " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_mnvfeji" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_mnvfeji.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa_cfg.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_js4gnpa_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_axi_bridge_161/synth/altera_axi_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_axi_bridge_161/synth/altera_axi_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_axi_bridge " "Found entity 1: altera_axi_bridge" {  } { { "ghrd_10as066n2/altera_axi_bridge_161/synth/altera_axi_bridge.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_axi_bridge_161/synth/altera_axi_bridge.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_axi_bridge_161/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_axi_bridge_161/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ghrd_10as066n2/altera_axi_bridge_161/synth/altera_avalon_st_pipeline_base.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_axi_bridge_161/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_kbptgda.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_kbptgda.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_irq_mapper_161_kbptgda " "Found entity 1: ghrd_10as066n2_altera_irq_mapper_161_kbptgda" {  } { { "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_kbptgda.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_kbptgda.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_a10_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_a10_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_a10_top " "Found entity 1: ghrd_a10_top" {  } { { "ghrd_a10_top.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739365526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739365526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outclk_1 ghrd_10as066n2_altera_iopll_161_sacslaa.v(176) " "Verilog HDL Implicit Net warning at ghrd_10as066n2_altera_iopll_161_sacslaa.v(176): created implicit net for \"outclk_1\"" {  } { { "ghrd_10as066n2/altera_iopll_161/synth/ghrd_10as066n2_altera_iopll_161_sacslaa.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_iopll_161/synth/ghrd_10as066n2_altera_iopll_161_sacslaa.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739365527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outclk_0 ghrd_10as066n2_altera_iopll_161_sacslaa.v(176) " "Verilog HDL Implicit Net warning at ghrd_10as066n2_altera_iopll_161_sacslaa.v(176): created implicit net for \"outclk_0\"" {  } { { "ghrd_10as066n2/altera_iopll_161/synth/ghrd_10as066n2_altera_iopll_161_sacslaa.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_iopll_161/synth/ghrd_10as066n2_altera_iopll_161_sacslaa.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739365527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739365527 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ghrd_10as066n2_altera_avalon_spi_161_mfkaska.v(384) " "Verilog HDL or VHDL warning at ghrd_10as066n2_altera_avalon_spi_161_mfkaska.v(384): conditional expression evaluates to a constant" {  } { { "ghrd_10as066n2/altera_avalon_spi_161/synth/ghrd_10as066n2_altera_avalon_spi_161_mfkaska.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_avalon_spi_161/synth/ghrd_10as066n2_altera_avalon_spi_161_mfkaska.v" 384 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1508739365573 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dmac_request_arb request_arb.v(174) " "Verilog HDL Parameter Declaration warning at request_arb.v(174): Parameter Declaration in module \"dmac_request_arb\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ghrd_10as066n2/axi_dmac_10/synth/request_arb.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_dmac_10/synth/request_arb.v" 174 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1508739365576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd_a10_top " "Elaborating entity \"ghrd_a10_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508739365962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2 ghrd_10as066n2:soc_inst " "Elaborating entity \"ghrd_10as066n2\" for hierarchy \"ghrd_10as066n2:soc_inst\"" {  } { { "ghrd_a10_top.v" "soc_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739365972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_latency_counter ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc " "Elaborating entity \"interrupt_latency_counter\" for hierarchy \"ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "ilc" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/synth/ghrd_10as066n2.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739367675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 interrupt_latency_counter.v(93) " "Verilog HDL assignment warning at interrupt_latency_counter.v(93): truncated value with size 32 to match size of target (1)" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508739367678 "|ghrd_a10_top|ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 interrupt_latency_counter.v(94) " "Verilog HDL assignment warning at interrupt_latency_counter.v(94): truncated value with size 32 to match size of target (6)" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508739367678 "|ghrd_a10_top|ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_detector ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector " "Elaborating entity \"irq_detector\" for hierarchy \"ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector\"" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" "irq_detector_cicuit\[0\].irq_detector" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739367709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_counter ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter " "Elaborating entity \"state_machine_counter\" for hierarchy \"ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter\"" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" "state_machine\[0\].state_machine_counter" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739367719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_arria10_hps_161_kzeqlza ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps " "Elaborating entity \"ghrd_10as066n2_altera_arria10_hps_161_kzeqlza\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "arria10_hps" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739367732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces " "Elaborating entity \"ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\"" {  } { { "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza.v" "fpga_interfaces" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739368354 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "emif_gp_to_emif ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv(33) " "Output port \"emif_gp_to_emif\" at ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv(33) has no driver" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1508739368380 "|ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a10_hps_emif_interface ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|a10_hps_emif_interface:emif_interface " "Elaborating entity \"a10_hps_emif_interface\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|a10_hps_emif_interface:emif_interface\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" "emif_interface" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739368785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_emif_interface_to_ddr ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|a10_hps_emif_interface:emif_interface\|hps_emif_interface_to_ddr:inst " "Elaborating entity \"hps_emif_interface_to_ddr\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|a10_hps_emif_interface:emif_interface\|hps_emif_interface_to_ddr:inst\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739368897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_fpga2hps ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps " "Elaborating entity \"twentynm_hps_rl_interface_fpga2hps\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" "fpga2hps" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739368951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_adp ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst " "Elaborating entity \"f2s_rl_adp\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739368969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_ar " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_ar\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_ar" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_w" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_r" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_b " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_b\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_b" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "wdata_alen" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "awaddr_alen" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_cache_alen" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_ar_user" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_hps2fpga_light_weight ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight " "Elaborating entity \"twentynm_hps_rl_interface_hps2fpga_light_weight\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" "hps2fpga_light_weight" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2f_rl_adp ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst " "Elaborating entity \"s2f_rl_adp\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "s2f_rl_adp_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_ar " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_ar\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_ar" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_w\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_w" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_r\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_r" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_b " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_b\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_b" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_hps2fpga ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga " "Elaborating entity \"twentynm_hps_rl_interface_hps2fpga\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" "hps2fpga" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2f_rl_adp ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins " "Elaborating entity \"s2f_rl_adp\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "s2f_rl_adp_ins" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_w\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_w" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_r\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_r" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_mode2_fpga2sdram ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram " "Elaborating entity \"twentynm_hps_rl_mode2_fpga2sdram\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" "f2sdram" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna.sv" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_delay_adp ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0 " "Elaborating entity \"f2s_rl_delay_adp\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst_0" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 3838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "wdata_alen" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "awaddr_alen" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_cache_alen" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_ar_user" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_burst_alen" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_prot_alen" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "aw_valid_alen" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "w_strb_alen" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_adp ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|f2s_rl_adp:f2s_rl_adp_inst " "Elaborating entity \"f2s_rl_adp\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|f2s_rl_adp:f2s_rl_adp_inst\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_w" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_interface_generator_140_3zstnna:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_r" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi:hps_io " "Elaborating entity \"ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi:hps_io\"" {  } { { "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza.v" "hps_io" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_kzeqlza.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_arria10_interface_generator_140_xty2kgi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi:hps_io\|ghrd_10as066n2_altera_arria10_interface_generator_140_xty2kgi:border " "Elaborating entity \"ghrd_10as066n2_altera_arria10_interface_generator_140_xty2kgi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_kzeqlza:arria10_hps\|ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi:hps_io\|ghrd_10as066n2_altera_arria10_interface_generator_140_xty2kgi:border\"" {  } { { "ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi.v" "border" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_5o74lpi.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_avalon_pio_161_imbvr3i ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_pio_161_imbvr3i:button_pio " "Elaborating entity \"ghrd_10as066n2_altera_avalon_pio_161_imbvr3i\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_pio_161_imbvr3i:button_pio\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "button_pio" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_avalon_pio_161_wd25eay ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_pio_161_wd25eay:dipsw_pio " "Elaborating entity \"ghrd_10as066n2_altera_avalon_pio_161_wd25eay\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_pio_161_wd25eay:dipsw_pio\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "dipsw_pio" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps " "Elaborating entity \"ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "emif_a10_hps" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739369984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch " "Elaborating entity \"ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\"" {  } { { "ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa.v" "arch" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739370357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst " "Elaborating entity \"ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq.sv" "arch_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq.sv" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739371062 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl1_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl1_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl2_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl2_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739371317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst " "Elaborating entity \"altera_emif_arch_nf_pll\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "pll_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739371506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll_extra_clks ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst " "Elaborating entity \"altera_emif_arch_nf_pll_extra_clks\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "pll_extra_clks_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739371530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_oct ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst " "Elaborating entity \"altera_emif_arch_nf_oct\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "oct_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739371537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hps_clks_rsts ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_hps_clks_rsts:hps.hps_clks_rsts_inst " "Elaborating entity \"altera_emif_arch_nf_hps_clks_rsts\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_hps_clks_rsts:hps.hps_clks_rsts_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "hps.hps_clks_rsts_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 2462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739371545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_bufs ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst " "Elaborating entity \"altera_emif_arch_nf_bufs\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "bufs_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739371551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_unused ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_unused:unused_pin\[0\].ub " "Elaborating entity \"altera_emif_arch_nf_buf_unused\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_unused:unused_pin\[0\].ub\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "unused_pin\[0\].ub" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739371591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_df_o ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_df_o\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_ck.inst\[0\].b" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739371710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_o ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_o\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_a.inst\[0\].b" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739371725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_o ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_o\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_reset_n.inst\[0\].b" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739371893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_bdir_se ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_bdir_se\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_dq.inst\[0\].b" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739371917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_i ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_i\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_alert_n.inst\[0\].b" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_bdir_df ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_bdir_df\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_dqs.inst\[0\].b" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_io_aux ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_io_aux:io_aux_inst " "Elaborating entity \"ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_io_aux\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_io_aux:io_aux_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "io_aux_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles_wrap ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles_wrap\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "io_tiles_wrap_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372130 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "io_tiles_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372260 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk_phs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk_phs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372460 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_abphy_mux ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst " "Elaborating entity \"altera_emif_arch_nf_abphy_mux\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "altera_emif_arch_nf_abphy_mux_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372582 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372582 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372582 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372582 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372582 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372582 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372582 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372582 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372582 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372586 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372586 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_seq_if ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst " "Elaborating entity \"altera_emif_arch_nf_seq_if\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "seq_if_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" "afi_cal_req_regs" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" "afi_ctl_refresh_done_regs" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" "afi_rlat_regs" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_avl_if ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_avl_if\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "hmc_avl_if_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_sideband_if ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_sideband_if\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "hmc_sideband_if_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372671 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372674 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_mmr_if ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_hmc_mmr_if:hmc_mmr_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_mmr_if\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_hmc_mmr_if:hmc_mmr_if_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "hmc_mmr_if_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_ast_data_if ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_hmc_ast_data_if:hmc.hmc_ast.data_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_ast_data_if\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_3riofoa:emif_a10_hps\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top:arch_inst\|altera_emif_arch_nf_hmc_ast_data_if:hmc.hmc_ast.data_if_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" "hmc.hmc_ast.data_if_inst" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_guvuorq_top.sv" 3339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372690 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372860 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372860 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372860 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372861 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372861 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508739372861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_fmcomms2_v161_10_ewycpga ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2 " "Elaborating entity \"ghrd_10as066n2_fmcomms2_v161_10_ewycpga\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "fmcomms2" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361 ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361 " "Elaborating entity \"axi_ad9361\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\"" {  } { { "ghrd_10as066n2/fmcomms2_v161_10/synth/ghrd_10as066n2_fmcomms2_v161_10_ewycpga.v" "axi_ad9361" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/fmcomms2_v161_10/synth/ghrd_10as066n2_fmcomms2_v161_10_ewycpga.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if " "Elaborating entity \"axi_ad9361_lvds_if\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\"" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361.v" "i_dev_if" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372937 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "up_adc_drdata axi_ad9361_lvds_if.v(103) " "Output port \"up_adc_drdata\" at axi_ad9361_lvds_if.v(103) has no driver" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1508739372940 "|ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "up_dac_drdata axi_ad9361_lvds_if.v(106) " "Output port \"up_dac_drdata\" at axi_ad9361_lvds_if.v(106) has no driver" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1508739372940 "|ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "up_drp_rdata axi_ad9361_lvds_if.v(117) " "Output port \"up_drp_rdata\" at axi_ad9361_lvds_if.v(117) has no driver" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1508739372940 "|ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "up_drp_ready axi_ad9361_lvds_if.v(118) " "Output port \"up_drp_ready\" at axi_ad9361_lvds_if.v(118) has no driver" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1508739372940 "|ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "up_drp_locked axi_ad9361_lvds_if.v(119) " "Output port \"up_drp_locked\" at axi_ad9361_lvds_if.v(119) has no driver" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1508739372940 "|ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_alt_lvds_tx ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx " "Elaborating entity \"axi_ad9361_alt_lvds_tx\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx\"" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" "i_tx" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_lvds_if.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx\|altlvds_tx:i_altlvds_tx " "Elaborating entity \"altlvds_tx\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx\|altlvds_tx:i_altlvds_tx\"" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_tx.v" "i_altlvds_tx" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_tx.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739372997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx\|altlvds_tx:i_altlvds_tx " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx\|altlvds_tx:i_altlvds_tx\"" {  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_tx.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_tx.v" 181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739373007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx\|altlvds_tx:i_altlvds_tx " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx\|altlvds_tx:i_altlvds_tx\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll ON " "Parameter \"common_rx_tx_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 1 " "Parameter \"coreclock_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 500.0 Mbps " "Parameter \"data_rate\" = \"500.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 4000 " "Parameter \"inclock_period\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=axi_ad9361_alt_lvds_tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=axi_ad9361_alt_lvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 7 " "Parameter \"number_of_channels\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 2 " "Parameter \"outclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource Regional clock " "Parameter \"outclock_resource\" = \"Regional clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 500 " "Parameter \"output_data_rate\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency 250.000000 MHz " "Parameter \"refclk_frequency\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CORECLK " "Parameter \"registered_input\" = \"TX_CORECLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508739373008 ""}  } { { "ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_tx.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_10as066n2/axi_ad9361_10/synth/axi_ad9361_alt_lvds_tx.v" 181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508739373008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/axi_ad9361_alt_lvds_tx_lvds_tx.v 2 2 " "Found 2 design units, including 2 entities, in source file db/axi_ad9361_alt_lvds_tx_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_alt_lvds_tx_altclkctrl " "Found entity 1: axi_ad9361_alt_lvds_tx_altclkctrl" {  } { { "db/axi_ad9361_alt_lvds_tx_lvds_tx.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/db/axi_ad9361_alt_lvds_tx_lvds_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739373040 ""} { "Info" "ISGN_ENTITY_NAME" "2 axi_ad9361_alt_lvds_tx_lvds_tx " "Found entity 2: axi_ad9361_alt_lvds_tx_lvds_tx" {  } { { "db/axi_ad9361_alt_lvds_tx_lvds_tx.v" "" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/db/axi_ad9361_alt_lvds_tx_lvds_tx.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508739373040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739373040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_alt_lvds_tx_lvds_tx ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx\|altlvds_tx:i_altlvds_tx\|axi_ad9361_alt_lvds_tx_lvds_tx:auto_generated " "Elaborating entity \"axi_ad9361_alt_lvds_tx_lvds_tx\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx\|altlvds_tx:i_altlvds_tx\|axi_ad9361_alt_lvds_tx_lvds_tx:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739373044 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "clock0 stratixii_lvds_transmitter tx_0 " "Port \"clock0\" does not exist in primitive \"stratixii_lvds_transmitter\" of instance \"tx_0\"" {  } { { "db/axi_ad9361_alt_lvds_tx_lvds_tx.v" "tx_0" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/db/axi_ad9361_alt_lvds_tx_lvds_tx.v" 202 -1 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739373054 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "clock0 stratixii_lvds_transmitter tx_1 " "Port \"clock0\" does not exist in primitive \"stratixii_lvds_transmitter\" of instance \"tx_1\"" {  } { { "db/axi_ad9361_alt_lvds_tx_lvds_tx.v" "tx_1" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/db/axi_ad9361_alt_lvds_tx_lvds_tx.v" 231 -1 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739373054 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "clock0 stratixii_lvds_transmitter tx_2 " "Port \"clock0\" does not exist in primitive \"stratixii_lvds_transmitter\" of instance \"tx_2\"" {  } { { "db/axi_ad9361_alt_lvds_tx_lvds_tx.v" "tx_2" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/db/axi_ad9361_alt_lvds_tx_lvds_tx.v" 260 -1 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739373054 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "clock0 stratixii_lvds_transmitter tx_3 " "Port \"clock0\" does not exist in primitive \"stratixii_lvds_transmitter\" of instance \"tx_3\"" {  } { { "db/axi_ad9361_alt_lvds_tx_lvds_tx.v" "tx_3" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/db/axi_ad9361_alt_lvds_tx_lvds_tx.v" 289 -1 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739373054 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "clock0 stratixii_lvds_transmitter tx_4 " "Port \"clock0\" does not exist in primitive \"stratixii_lvds_transmitter\" of instance \"tx_4\"" {  } { { "db/axi_ad9361_alt_lvds_tx_lvds_tx.v" "tx_4" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/db/axi_ad9361_alt_lvds_tx_lvds_tx.v" 318 -1 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739373054 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "clock0 stratixii_lvds_transmitter tx_5 " "Port \"clock0\" does not exist in primitive \"stratixii_lvds_transmitter\" of instance \"tx_5\"" {  } { { "db/axi_ad9361_alt_lvds_tx_lvds_tx.v" "tx_5" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/db/axi_ad9361_alt_lvds_tx_lvds_tx.v" 347 -1 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739373054 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "clock0 stratixii_lvds_transmitter tx_6 " "Port \"clock0\" does not exist in primitive \"stratixii_lvds_transmitter\" of instance \"tx_6\"" {  } { { "db/axi_ad9361_alt_lvds_tx_lvds_tx.v" "tx_6" { Text "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/db/axi_ad9361_alt_lvds_tx_lvds_tx.v" 376 -1 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739373055 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx\|altlvds_tx:i_altlvds_tx\|axi_ad9361_alt_lvds_tx_lvds_tx:auto_generated " "Can't elaborate user hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_fmcomms2_v161_10_ewycpga:fmcomms2\|axi_ad9361:axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_alt_lvds_tx:i_tx\|altlvds_tx:i_altlvds_tx\|axi_ad9361_alt_lvds_tx_lvds_tx:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508739373055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/QuartusWorkspaces/FMCOMMS2_A10SOC/output_files/ghrd_10as066n2.map.smsg " "Generated suppressed messages file F:/QuartusWorkspaces/FMCOMMS2_A10SOC/output_files/ghrd_10as066n2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739373851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1006 " "Peak virtual memory: 1006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508739405216 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 23 14:16:45 2017 " "Processing ended: Mon Oct 23 14:16:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508739405216 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508739405216 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508739405216 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508739405216 ""}
