{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['we', 'addr', 'data', 'ram', 'addr']],
       'DLines': ['12:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdefa2cee90>]}}
