<SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-18; mso-bidi-font-family: Minion-Regular-0-1000-18; mso-font-kerning: 0pt">8.6 Instruction Encodings</SPAN></P>
<p><SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-18; mso-bidi-font-family: Minion-Regular-0-1000-18; mso-font-kerning: 0pt">All MIPS instructions defined by Release 2 of the MIPS32/64 ISA (and a judicious choice of different instructions defined by architectural variants) are listed in order of encoding in Table 8.6. Subsections 8.6.2 and 8.6.3 provide further notes on the material in this table.</SPAN></P>
<p><SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-18; mso-bidi-font-family: Minion-Regular-0-1000-18; mso-font-kerning: 0pt">Most MIPS manuals say there are only three instruction formats used. I daresay this corresponds to some reality in the original internal design of the chip, but it never looked like that to the user, to whom it appears that different instructions use the fields for quite different purposes. Newer instructions use more complex encodings.</SPAN></P>
<p><SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-18; mso-bidi-font-family: Minion-Regular-0-1000-18; mso-font-kerning: 0pt">Table 8.6 tells you the binary encoding and the mnemonic of the instruction in assembly code.</SPAN></P>
<p><SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-18; mso-bidi-font-family: Minion-Regular-0-1000-18; mso-font-kerning: 0pt">The column headed </SPAN><SPAN style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-18; mso-bidi-font-family: Minion-Regular-0-1000-18; mso-font-kerning: 0pt">&#8220;<SPAN lang=EN-US>ISA not MIPS32?</SPAN>&#8221;<SPAN lang=EN-US> identifies instructions that are not implemented by all MIPS32-compliant CPUs: Entries in this column include </SPAN>&#8220;<SPAN lang=EN-US>R2</SPAN>&#8221;<SPAN lang=EN-US> for instructions not required until MIPS32/64 Revision 2, </SPAN>&#8220;<SPAN lang=EN-US>MIPS64</SPAN>&#8221;<SPAN lang=EN-US> for instructions only required for 64-bit CPUs, </SPAN>&#8220;<SPAN lang=EN-US>EJTAG</SPAN>&#8221;<SPAN lang=EN-US> for instructions associated with the debug unit, </SPAN>&#8220;<SPAN lang=EN-US>3D</SPAN>&#8221;<SPAN lang=EN-US> and </SPAN>&#8220;<SPAN lang=EN-US>PS</SPAN>&#8221;<SPAN lang=EN-US> for the related MIPS-3D and paired-single optional extensions to floating point, and </SPAN>&#8220;<SPAN lang=EN-US>not in MIPS32/64</SPAN>&#8221;<SPAN lang=EN-US> for instructions that were in MIPS I but are now obsolete. Occasionally, this last column will have the name of a specific CPU that offers a special instruction.</SPAN></SPAN>