
stm32-cmsisV2-freertos-blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004618  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080047b8  080047b8  000147b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004840  08004840  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08004840  08004840  00014840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004848  08004848  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004848  08004848  00014848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800484c  0800484c  0001484c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004850  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049c0  20000010  08004860  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200049d0  08004860  000249d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015f80  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cce  00000000  00000000  00035fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001178  00000000  00000000  00038c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001050  00000000  00000000  00039e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b5c  00000000  00000000  0003ae58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000118ff  00000000  00000000  0003d9b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000945e0  00000000  00000000  0004f2b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e3893  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000492c  00000000  00000000  000e38e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080047a0 	.word	0x080047a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	080047a0 	.word	0x080047a0

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001f4:	f000 b96e 	b.w	80004d4 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468c      	mov	ip, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	f040 8083 	bne.w	8000326 <__udivmoddi4+0x116>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d947      	bls.n	80002b6 <__udivmoddi4+0xa6>
 8000226:	fab2 f282 	clz	r2, r2
 800022a:	b142      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022c:	f1c2 0020 	rsb	r0, r2, #32
 8000230:	fa24 f000 	lsr.w	r0, r4, r0
 8000234:	4091      	lsls	r1, r2
 8000236:	4097      	lsls	r7, r2
 8000238:	ea40 0c01 	orr.w	ip, r0, r1
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbbc f6f8 	udiv	r6, ip, r8
 8000248:	fa1f fe87 	uxth.w	lr, r7
 800024c:	fb08 c116 	mls	r1, r8, r6, ip
 8000250:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000254:	fb06 f10e 	mul.w	r1, r6, lr
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18fb      	adds	r3, r7, r3
 800025e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000262:	f080 8119 	bcs.w	8000498 <__udivmoddi4+0x288>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8116 	bls.w	8000498 <__udivmoddi4+0x288>
 800026c:	3e02      	subs	r6, #2
 800026e:	443b      	add	r3, r7
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0f8 	udiv	r0, r3, r8
 8000278:	fb08 3310 	mls	r3, r8, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fe0e 	mul.w	lr, r0, lr
 8000284:	45a6      	cmp	lr, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	193c      	adds	r4, r7, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028e:	f080 8105 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000292:	45a6      	cmp	lr, r4
 8000294:	f240 8102 	bls.w	800049c <__udivmoddi4+0x28c>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a0:	eba4 040e 	sub.w	r4, r4, lr
 80002a4:	2600      	movs	r6, #0
 80002a6:	b11d      	cbz	r5, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c5 4300 	strd	r4, r3, [r5]
 80002b0:	4631      	mov	r1, r6
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	b902      	cbnz	r2, 80002ba <__udivmoddi4+0xaa>
 80002b8:	deff      	udf	#255	; 0xff
 80002ba:	fab2 f282 	clz	r2, r2
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d150      	bne.n	8000364 <__udivmoddi4+0x154>
 80002c2:	1bcb      	subs	r3, r1, r7
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f f887 	uxth.w	r8, r7
 80002cc:	2601      	movs	r6, #1
 80002ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80002d2:	0c21      	lsrs	r1, r4, #16
 80002d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002dc:	fb08 f30c 	mul.w	r3, r8, ip
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d907      	bls.n	80002f4 <__udivmoddi4+0xe4>
 80002e4:	1879      	adds	r1, r7, r1
 80002e6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0xe2>
 80002ec:	428b      	cmp	r3, r1
 80002ee:	f200 80e9 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 80002f2:	4684      	mov	ip, r0
 80002f4:	1ac9      	subs	r1, r1, r3
 80002f6:	b2a3      	uxth	r3, r4
 80002f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000300:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000304:	fb08 f800 	mul.w	r8, r8, r0
 8000308:	45a0      	cmp	r8, r4
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x10c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x10a>
 8000314:	45a0      	cmp	r8, r4
 8000316:	f200 80d9 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 800031a:	4618      	mov	r0, r3
 800031c:	eba4 0408 	sub.w	r4, r4, r8
 8000320:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000324:	e7bf      	b.n	80002a6 <__udivmoddi4+0x96>
 8000326:	428b      	cmp	r3, r1
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x12e>
 800032a:	2d00      	cmp	r5, #0
 800032c:	f000 80b1 	beq.w	8000492 <__udivmoddi4+0x282>
 8000330:	2600      	movs	r6, #0
 8000332:	e9c5 0100 	strd	r0, r1, [r5]
 8000336:	4630      	mov	r0, r6
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	fab3 f683 	clz	r6, r3
 8000342:	2e00      	cmp	r6, #0
 8000344:	d14a      	bne.n	80003dc <__udivmoddi4+0x1cc>
 8000346:	428b      	cmp	r3, r1
 8000348:	d302      	bcc.n	8000350 <__udivmoddi4+0x140>
 800034a:	4282      	cmp	r2, r0
 800034c:	f200 80b8 	bhi.w	80004c0 <__udivmoddi4+0x2b0>
 8000350:	1a84      	subs	r4, r0, r2
 8000352:	eb61 0103 	sbc.w	r1, r1, r3
 8000356:	2001      	movs	r0, #1
 8000358:	468c      	mov	ip, r1
 800035a:	2d00      	cmp	r5, #0
 800035c:	d0a8      	beq.n	80002b0 <__udivmoddi4+0xa0>
 800035e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000362:	e7a5      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000364:	f1c2 0320 	rsb	r3, r2, #32
 8000368:	fa20 f603 	lsr.w	r6, r0, r3
 800036c:	4097      	lsls	r7, r2
 800036e:	fa01 f002 	lsl.w	r0, r1, r2
 8000372:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000376:	40d9      	lsrs	r1, r3
 8000378:	4330      	orrs	r0, r6
 800037a:	0c03      	lsrs	r3, r0, #16
 800037c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000380:	fa1f f887 	uxth.w	r8, r7
 8000384:	fb0e 1116 	mls	r1, lr, r6, r1
 8000388:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800038c:	fb06 f108 	mul.w	r1, r6, r8
 8000390:	4299      	cmp	r1, r3
 8000392:	fa04 f402 	lsl.w	r4, r4, r2
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x19c>
 8000398:	18fb      	adds	r3, r7, r3
 800039a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800039e:	f080 808d 	bcs.w	80004bc <__udivmoddi4+0x2ac>
 80003a2:	4299      	cmp	r1, r3
 80003a4:	f240 808a 	bls.w	80004bc <__udivmoddi4+0x2ac>
 80003a8:	3e02      	subs	r6, #2
 80003aa:	443b      	add	r3, r7
 80003ac:	1a5b      	subs	r3, r3, r1
 80003ae:	b281      	uxth	r1, r0
 80003b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb00 f308 	mul.w	r3, r0, r8
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x1c4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003ca:	d273      	bcs.n	80004b4 <__udivmoddi4+0x2a4>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d971      	bls.n	80004b4 <__udivmoddi4+0x2a4>
 80003d0:	3802      	subs	r0, #2
 80003d2:	4439      	add	r1, r7
 80003d4:	1acb      	subs	r3, r1, r3
 80003d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003da:	e778      	b.n	80002ce <__udivmoddi4+0xbe>
 80003dc:	f1c6 0c20 	rsb	ip, r6, #32
 80003e0:	fa03 f406 	lsl.w	r4, r3, r6
 80003e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e8:	431c      	orrs	r4, r3
 80003ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80003ee:	fa01 f306 	lsl.w	r3, r1, r6
 80003f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80003fa:	431f      	orrs	r7, r3
 80003fc:	0c3b      	lsrs	r3, r7, #16
 80003fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000402:	fa1f f884 	uxth.w	r8, r4
 8000406:	fb0e 1119 	mls	r1, lr, r9, r1
 800040a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800040e:	fb09 fa08 	mul.w	sl, r9, r8
 8000412:	458a      	cmp	sl, r1
 8000414:	fa02 f206 	lsl.w	r2, r2, r6
 8000418:	fa00 f306 	lsl.w	r3, r0, r6
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x220>
 800041e:	1861      	adds	r1, r4, r1
 8000420:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000424:	d248      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 8000426:	458a      	cmp	sl, r1
 8000428:	d946      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800042a:	f1a9 0902 	sub.w	r9, r9, #2
 800042e:	4421      	add	r1, r4
 8000430:	eba1 010a 	sub.w	r1, r1, sl
 8000434:	b2bf      	uxth	r7, r7
 8000436:	fbb1 f0fe 	udiv	r0, r1, lr
 800043a:	fb0e 1110 	mls	r1, lr, r0, r1
 800043e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000442:	fb00 f808 	mul.w	r8, r0, r8
 8000446:	45b8      	cmp	r8, r7
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x24a>
 800044a:	19e7      	adds	r7, r4, r7
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000450:	d22e      	bcs.n	80004b0 <__udivmoddi4+0x2a0>
 8000452:	45b8      	cmp	r8, r7
 8000454:	d92c      	bls.n	80004b0 <__udivmoddi4+0x2a0>
 8000456:	3802      	subs	r0, #2
 8000458:	4427      	add	r7, r4
 800045a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800045e:	eba7 0708 	sub.w	r7, r7, r8
 8000462:	fba0 8902 	umull	r8, r9, r0, r2
 8000466:	454f      	cmp	r7, r9
 8000468:	46c6      	mov	lr, r8
 800046a:	4649      	mov	r1, r9
 800046c:	d31a      	bcc.n	80004a4 <__udivmoddi4+0x294>
 800046e:	d017      	beq.n	80004a0 <__udivmoddi4+0x290>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x27a>
 8000472:	ebb3 020e 	subs.w	r2, r3, lr
 8000476:	eb67 0701 	sbc.w	r7, r7, r1
 800047a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800047e:	40f2      	lsrs	r2, r6
 8000480:	ea4c 0202 	orr.w	r2, ip, r2
 8000484:	40f7      	lsrs	r7, r6
 8000486:	e9c5 2700 	strd	r2, r7, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e70b      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e9      	b.n	8000270 <__udivmoddi4+0x60>
 800049c:	4618      	mov	r0, r3
 800049e:	e6fd      	b.n	800029c <__udivmoddi4+0x8c>
 80004a0:	4543      	cmp	r3, r8
 80004a2:	d2e5      	bcs.n	8000470 <__udivmoddi4+0x260>
 80004a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a8:	eb69 0104 	sbc.w	r1, r9, r4
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7df      	b.n	8000470 <__udivmoddi4+0x260>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e7d2      	b.n	800045a <__udivmoddi4+0x24a>
 80004b4:	4660      	mov	r0, ip
 80004b6:	e78d      	b.n	80003d4 <__udivmoddi4+0x1c4>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e7b9      	b.n	8000430 <__udivmoddi4+0x220>
 80004bc:	4666      	mov	r6, ip
 80004be:	e775      	b.n	80003ac <__udivmoddi4+0x19c>
 80004c0:	4630      	mov	r0, r6
 80004c2:	e74a      	b.n	800035a <__udivmoddi4+0x14a>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	4439      	add	r1, r7
 80004ca:	e713      	b.n	80002f4 <__udivmoddi4+0xe4>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	e724      	b.n	800031c <__udivmoddi4+0x10c>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004dc:	f000 f9d0 	bl	8000880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e0:	f000 f824 	bl	800052c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e4:	f000 f882 	bl	80005ec <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004e8:	f001 fbd0 	bl	8001c8c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of buzz01 */
  buzz01Handle = osThreadNew(StartBuzzer01, NULL, &buzz01_attributes);
 80004ec:	4a09      	ldr	r2, [pc, #36]	; (8000514 <main+0x3c>)
 80004ee:	2100      	movs	r1, #0
 80004f0:	4809      	ldr	r0, [pc, #36]	; (8000518 <main+0x40>)
 80004f2:	f001 fc15 	bl	8001d20 <osThreadNew>
 80004f6:	4603      	mov	r3, r0
 80004f8:	4a08      	ldr	r2, [pc, #32]	; (800051c <main+0x44>)
 80004fa:	6013      	str	r3, [r2, #0]

  /* creation of buzz02 */
  buzz02Handle = osThreadNew(StartBuzzer02, NULL, &buzz02_attributes);
 80004fc:	4a08      	ldr	r2, [pc, #32]	; (8000520 <main+0x48>)
 80004fe:	2100      	movs	r1, #0
 8000500:	4808      	ldr	r0, [pc, #32]	; (8000524 <main+0x4c>)
 8000502:	f001 fc0d 	bl	8001d20 <osThreadNew>
 8000506:	4603      	mov	r3, r0
 8000508:	4a07      	ldr	r2, [pc, #28]	; (8000528 <main+0x50>)
 800050a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800050c:	f001 fbe2 	bl	8001cd4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000510:	e7fe      	b.n	8000510 <main+0x38>
 8000512:	bf00      	nop
 8000514:	080047e0 	.word	0x080047e0
 8000518:	08000651 	.word	0x08000651
 800051c:	20004940 	.word	0x20004940
 8000520:	08004804 	.word	0x08004804
 8000524:	08000671 	.word	0x08000671
 8000528:	2000493c 	.word	0x2000493c

0800052c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b094      	sub	sp, #80	; 0x50
 8000530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000532:	f107 0320 	add.w	r3, r7, #32
 8000536:	2230      	movs	r2, #48	; 0x30
 8000538:	2100      	movs	r1, #0
 800053a:	4618      	mov	r0, r3
 800053c:	f004 f928 	bl	8004790 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000540:	f107 030c 	add.w	r3, r7, #12
 8000544:	2200      	movs	r2, #0
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	605a      	str	r2, [r3, #4]
 800054a:	609a      	str	r2, [r3, #8]
 800054c:	60da      	str	r2, [r3, #12]
 800054e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000550:	2300      	movs	r3, #0
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	4b23      	ldr	r3, [pc, #140]	; (80005e4 <SystemClock_Config+0xb8>)
 8000556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000558:	4a22      	ldr	r2, [pc, #136]	; (80005e4 <SystemClock_Config+0xb8>)
 800055a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800055e:	6413      	str	r3, [r2, #64]	; 0x40
 8000560:	4b20      	ldr	r3, [pc, #128]	; (80005e4 <SystemClock_Config+0xb8>)
 8000562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000568:	60bb      	str	r3, [r7, #8]
 800056a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800056c:	2300      	movs	r3, #0
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	4b1d      	ldr	r3, [pc, #116]	; (80005e8 <SystemClock_Config+0xbc>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000578:	4a1b      	ldr	r2, [pc, #108]	; (80005e8 <SystemClock_Config+0xbc>)
 800057a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800057e:	6013      	str	r3, [r2, #0]
 8000580:	4b19      	ldr	r3, [pc, #100]	; (80005e8 <SystemClock_Config+0xbc>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000588:	607b      	str	r3, [r7, #4]
 800058a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800058c:	2302      	movs	r3, #2
 800058e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000590:	2301      	movs	r3, #1
 8000592:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000594:	2310      	movs	r3, #16
 8000596:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000598:	2300      	movs	r3, #0
 800059a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059c:	f107 0320 	add.w	r3, r7, #32
 80005a0:	4618      	mov	r0, r3
 80005a2:	f000 fc49 	bl	8000e38 <HAL_RCC_OscConfig>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005ac:	f000 f882 	bl	80006b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80005b0:	230f      	movs	r3, #15
 80005b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005b4:	2300      	movs	r3, #0
 80005b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b8:	2300      	movs	r3, #0
 80005ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005bc:	2300      	movs	r3, #0
 80005be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005c0:	2300      	movs	r3, #0
 80005c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005c4:	f107 030c 	add.w	r3, r7, #12
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f000 feac 	bl	8001328 <HAL_RCC_ClockConfig>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <SystemClock_Config+0xae>
  {
    Error_Handler();
 80005d6:	f000 f86d 	bl	80006b4 <Error_Handler>
  }
}
 80005da:	bf00      	nop
 80005dc:	3750      	adds	r7, #80	; 0x50
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40023800 	.word	0x40023800
 80005e8:	40007000 	.word	0x40007000

080005ec <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000600:	2300      	movs	r3, #0
 8000602:	603b      	str	r3, [r7, #0]
 8000604:	4b10      	ldr	r3, [pc, #64]	; (8000648 <MX_GPIO_Init+0x5c>)
 8000606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000608:	4a0f      	ldr	r2, [pc, #60]	; (8000648 <MX_GPIO_Init+0x5c>)
 800060a:	f043 0301 	orr.w	r3, r3, #1
 800060e:	6313      	str	r3, [r2, #48]	; 0x30
 8000610:	4b0d      	ldr	r3, [pc, #52]	; (8000648 <MX_GPIO_Init+0x5c>)
 8000612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000614:	f003 0301 	and.w	r3, r3, #1
 8000618:	603b      	str	r3, [r7, #0]
 800061a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer1_Pin | Buzzer2_Pin, GPIO_PIN_RESET);
 800061c:	2200      	movs	r2, #0
 800061e:	21c0      	movs	r1, #192	; 0xc0
 8000620:	480a      	ldr	r0, [pc, #40]	; (800064c <MX_GPIO_Init+0x60>)
 8000622:	f000 fbd5 	bl	8000dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Buzzer1_Pin Buzzer2_Pin */
  GPIO_InitStruct.Pin = Buzzer1_Pin | Buzzer2_Pin;
 8000626:	23c0      	movs	r3, #192	; 0xc0
 8000628:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800062a:	2301      	movs	r3, #1
 800062c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062e:	2300      	movs	r3, #0
 8000630:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000632:	2300      	movs	r3, #0
 8000634:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000636:	1d3b      	adds	r3, r7, #4
 8000638:	4619      	mov	r1, r3
 800063a:	4804      	ldr	r0, [pc, #16]	; (800064c <MX_GPIO_Init+0x60>)
 800063c:	f000 fa44 	bl	8000ac8 <HAL_GPIO_Init>
}
 8000640:	bf00      	nop
 8000642:	3718      	adds	r7, #24
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40023800 	.word	0x40023800
 800064c:	40020000 	.word	0x40020000

08000650 <StartBuzzer01>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBuzzer01 */
void StartBuzzer01(void *argument)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for (;;)
  {
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8000658:	2140      	movs	r1, #64	; 0x40
 800065a:	4804      	ldr	r0, [pc, #16]	; (800066c <StartBuzzer01+0x1c>)
 800065c:	f000 fbd1 	bl	8000e02 <HAL_GPIO_TogglePin>
    osDelay(500);
 8000660:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000664:	f001 fbee 	bl	8001e44 <osDelay>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8000668:	e7f6      	b.n	8000658 <StartBuzzer01+0x8>
 800066a:	bf00      	nop
 800066c:	40020000 	.word	0x40020000

08000670 <StartBuzzer02>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBuzzer02 */
void StartBuzzer02(void *argument)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBuzzer02 */
  /* Infinite loop */
  for (;;)
  {
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 8000678:	2180      	movs	r1, #128	; 0x80
 800067a:	4804      	ldr	r0, [pc, #16]	; (800068c <StartBuzzer02+0x1c>)
 800067c:	f000 fbc1 	bl	8000e02 <HAL_GPIO_TogglePin>
    osDelay(300);
 8000680:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000684:	f001 fbde 	bl	8001e44 <osDelay>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 8000688:	e7f6      	b.n	8000678 <StartBuzzer02+0x8>
 800068a:	bf00      	nop
 800068c:	40020000 	.word	0x40020000

08000690 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a04      	ldr	r2, [pc, #16]	; (80006b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d101      	bne.n	80006a6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80006a2:	f000 f90f 	bl	80008c4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80006a6:	bf00      	nop
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40010000 	.word	0x40010000

080006b4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b8:	b672      	cpsid	i
}
 80006ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006bc:	e7fe      	b.n	80006bc <Error_Handler+0x8>
	...

080006c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006c6:	2300      	movs	r3, #0
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	4b12      	ldr	r3, [pc, #72]	; (8000714 <HAL_MspInit+0x54>)
 80006cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ce:	4a11      	ldr	r2, [pc, #68]	; (8000714 <HAL_MspInit+0x54>)
 80006d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006d4:	6453      	str	r3, [r2, #68]	; 0x44
 80006d6:	4b0f      	ldr	r3, [pc, #60]	; (8000714 <HAL_MspInit+0x54>)
 80006d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e2:	2300      	movs	r3, #0
 80006e4:	603b      	str	r3, [r7, #0]
 80006e6:	4b0b      	ldr	r3, [pc, #44]	; (8000714 <HAL_MspInit+0x54>)
 80006e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ea:	4a0a      	ldr	r2, [pc, #40]	; (8000714 <HAL_MspInit+0x54>)
 80006ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006f0:	6413      	str	r3, [r2, #64]	; 0x40
 80006f2:	4b08      	ldr	r3, [pc, #32]	; (8000714 <HAL_MspInit+0x54>)
 80006f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006fa:	603b      	str	r3, [r7, #0]
 80006fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80006fe:	2200      	movs	r2, #0
 8000700:	210f      	movs	r1, #15
 8000702:	f06f 0001 	mvn.w	r0, #1
 8000706:	f000 f9b5 	bl	8000a74 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800070a:	bf00      	nop
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40023800 	.word	0x40023800

08000718 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08c      	sub	sp, #48	; 0x30
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000720:	2300      	movs	r3, #0
 8000722:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000724:	2300      	movs	r3, #0
 8000726:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000728:	2200      	movs	r2, #0
 800072a:	6879      	ldr	r1, [r7, #4]
 800072c:	2019      	movs	r0, #25
 800072e:	f000 f9a1 	bl	8000a74 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000732:	2019      	movs	r0, #25
 8000734:	f000 f9ba 	bl	8000aac <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	4b1e      	ldr	r3, [pc, #120]	; (80007b8 <HAL_InitTick+0xa0>)
 800073e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000740:	4a1d      	ldr	r2, [pc, #116]	; (80007b8 <HAL_InitTick+0xa0>)
 8000742:	f043 0301 	orr.w	r3, r3, #1
 8000746:	6453      	str	r3, [r2, #68]	; 0x44
 8000748:	4b1b      	ldr	r3, [pc, #108]	; (80007b8 <HAL_InitTick+0xa0>)
 800074a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800074c:	f003 0301 	and.w	r3, r3, #1
 8000750:	60fb      	str	r3, [r7, #12]
 8000752:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000754:	f107 0210 	add.w	r2, r7, #16
 8000758:	f107 0314 	add.w	r3, r7, #20
 800075c:	4611      	mov	r1, r2
 800075e:	4618      	mov	r0, r3
 8000760:	f000 ff9e 	bl	80016a0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000764:	f000 ff88 	bl	8001678 <HAL_RCC_GetPCLK2Freq>
 8000768:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800076a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800076c:	4a13      	ldr	r2, [pc, #76]	; (80007bc <HAL_InitTick+0xa4>)
 800076e:	fba2 2303 	umull	r2, r3, r2, r3
 8000772:	0c9b      	lsrs	r3, r3, #18
 8000774:	3b01      	subs	r3, #1
 8000776:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000778:	4b11      	ldr	r3, [pc, #68]	; (80007c0 <HAL_InitTick+0xa8>)
 800077a:	4a12      	ldr	r2, [pc, #72]	; (80007c4 <HAL_InitTick+0xac>)
 800077c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800077e:	4b10      	ldr	r3, [pc, #64]	; (80007c0 <HAL_InitTick+0xa8>)
 8000780:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000784:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000786:	4a0e      	ldr	r2, [pc, #56]	; (80007c0 <HAL_InitTick+0xa8>)
 8000788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800078a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800078c:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <HAL_InitTick+0xa8>)
 800078e:	2200      	movs	r2, #0
 8000790:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000792:	4b0b      	ldr	r3, [pc, #44]	; (80007c0 <HAL_InitTick+0xa8>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000798:	4809      	ldr	r0, [pc, #36]	; (80007c0 <HAL_InitTick+0xa8>)
 800079a:	f000 ffb3 	bl	8001704 <HAL_TIM_Base_Init>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d104      	bne.n	80007ae <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80007a4:	4806      	ldr	r0, [pc, #24]	; (80007c0 <HAL_InitTick+0xa8>)
 80007a6:	f001 f807 	bl	80017b8 <HAL_TIM_Base_Start_IT>
 80007aa:	4603      	mov	r3, r0
 80007ac:	e000      	b.n	80007b0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80007ae:	2301      	movs	r3, #1
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3730      	adds	r7, #48	; 0x30
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40023800 	.word	0x40023800
 80007bc:	431bde83 	.word	0x431bde83
 80007c0:	20004944 	.word	0x20004944
 80007c4:	40010000 	.word	0x40010000

080007c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007cc:	e7fe      	b.n	80007cc <NMI_Handler+0x4>

080007ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ce:	b480      	push	{r7}
 80007d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d2:	e7fe      	b.n	80007d2 <HardFault_Handler+0x4>

080007d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007d8:	e7fe      	b.n	80007d8 <MemManage_Handler+0x4>

080007da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007da:	b480      	push	{r7}
 80007dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007de:	e7fe      	b.n	80007de <BusFault_Handler+0x4>

080007e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e4:	e7fe      	b.n	80007e4 <UsageFault_Handler+0x4>

080007e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007e6:	b480      	push	{r7}
 80007e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007ea:	bf00      	nop
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80007f8:	4802      	ldr	r0, [pc, #8]	; (8000804 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80007fa:	f001 f83f 	bl	800187c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80007fe:	bf00      	nop
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	20004944 	.word	0x20004944

08000808 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800080c:	4b06      	ldr	r3, [pc, #24]	; (8000828 <SystemInit+0x20>)
 800080e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000812:	4a05      	ldr	r2, [pc, #20]	; (8000828 <SystemInit+0x20>)
 8000814:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000818:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	e000ed00 	.word	0xe000ed00

0800082c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800082c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000864 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000830:	480d      	ldr	r0, [pc, #52]	; (8000868 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000832:	490e      	ldr	r1, [pc, #56]	; (800086c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000834:	4a0e      	ldr	r2, [pc, #56]	; (8000870 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000838:	e002      	b.n	8000840 <LoopCopyDataInit>

0800083a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800083a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800083c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800083e:	3304      	adds	r3, #4

08000840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000844:	d3f9      	bcc.n	800083a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000846:	4a0b      	ldr	r2, [pc, #44]	; (8000874 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000848:	4c0b      	ldr	r4, [pc, #44]	; (8000878 <LoopFillZerobss+0x26>)
  movs r3, #0
 800084a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800084c:	e001      	b.n	8000852 <LoopFillZerobss>

0800084e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800084e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000850:	3204      	adds	r2, #4

08000852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000854:	d3fb      	bcc.n	800084e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000856:	f7ff ffd7 	bl	8000808 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800085a:	f003 ff67 	bl	800472c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800085e:	f7ff fe3b 	bl	80004d8 <main>
  bx  lr    
 8000862:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000864:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800086c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000870:	08004850 	.word	0x08004850
  ldr r2, =_sbss
 8000874:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000878:	200049d0 	.word	0x200049d0

0800087c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800087c:	e7fe      	b.n	800087c <ADC_IRQHandler>
	...

08000880 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000884:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <HAL_Init+0x40>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a0d      	ldr	r2, [pc, #52]	; (80008c0 <HAL_Init+0x40>)
 800088a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800088e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000890:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <HAL_Init+0x40>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a0a      	ldr	r2, [pc, #40]	; (80008c0 <HAL_Init+0x40>)
 8000896:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800089a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800089c:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <HAL_Init+0x40>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a07      	ldr	r2, [pc, #28]	; (80008c0 <HAL_Init+0x40>)
 80008a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008a8:	2003      	movs	r0, #3
 80008aa:	f000 f8d8 	bl	8000a5e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008ae:	200f      	movs	r0, #15
 80008b0:	f7ff ff32 	bl	8000718 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008b4:	f7ff ff04 	bl	80006c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008b8:	2300      	movs	r3, #0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40023c00 	.word	0x40023c00

080008c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008c8:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <HAL_IncTick+0x20>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	461a      	mov	r2, r3
 80008ce:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <HAL_IncTick+0x24>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	4413      	add	r3, r2
 80008d4:	4a04      	ldr	r2, [pc, #16]	; (80008e8 <HAL_IncTick+0x24>)
 80008d6:	6013      	str	r3, [r2, #0]
}
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	20000008 	.word	0x20000008
 80008e8:	2000498c 	.word	0x2000498c

080008ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  return uwTick;
 80008f0:	4b03      	ldr	r3, [pc, #12]	; (8000900 <HAL_GetTick+0x14>)
 80008f2:	681b      	ldr	r3, [r3, #0]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	2000498c 	.word	0x2000498c

08000904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	f003 0307 	and.w	r3, r3, #7
 8000912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000914:	4b0c      	ldr	r3, [pc, #48]	; (8000948 <__NVIC_SetPriorityGrouping+0x44>)
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800091a:	68ba      	ldr	r2, [r7, #8]
 800091c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000920:	4013      	ands	r3, r2
 8000922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800092c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000934:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000936:	4a04      	ldr	r2, [pc, #16]	; (8000948 <__NVIC_SetPriorityGrouping+0x44>)
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	60d3      	str	r3, [r2, #12]
}
 800093c:	bf00      	nop
 800093e:	3714      	adds	r7, #20
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	e000ed00 	.word	0xe000ed00

0800094c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000950:	4b04      	ldr	r3, [pc, #16]	; (8000964 <__NVIC_GetPriorityGrouping+0x18>)
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	0a1b      	lsrs	r3, r3, #8
 8000956:	f003 0307 	and.w	r3, r3, #7
}
 800095a:	4618      	mov	r0, r3
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr
 8000964:	e000ed00 	.word	0xe000ed00

08000968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000976:	2b00      	cmp	r3, #0
 8000978:	db0b      	blt.n	8000992 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	f003 021f 	and.w	r2, r3, #31
 8000980:	4907      	ldr	r1, [pc, #28]	; (80009a0 <__NVIC_EnableIRQ+0x38>)
 8000982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000986:	095b      	lsrs	r3, r3, #5
 8000988:	2001      	movs	r0, #1
 800098a:	fa00 f202 	lsl.w	r2, r0, r2
 800098e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000992:	bf00      	nop
 8000994:	370c      	adds	r7, #12
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	e000e100 	.word	0xe000e100

080009a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	6039      	str	r1, [r7, #0]
 80009ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	db0a      	blt.n	80009ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	490c      	ldr	r1, [pc, #48]	; (80009f0 <__NVIC_SetPriority+0x4c>)
 80009be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c2:	0112      	lsls	r2, r2, #4
 80009c4:	b2d2      	uxtb	r2, r2
 80009c6:	440b      	add	r3, r1
 80009c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009cc:	e00a      	b.n	80009e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	b2da      	uxtb	r2, r3
 80009d2:	4908      	ldr	r1, [pc, #32]	; (80009f4 <__NVIC_SetPriority+0x50>)
 80009d4:	79fb      	ldrb	r3, [r7, #7]
 80009d6:	f003 030f 	and.w	r3, r3, #15
 80009da:	3b04      	subs	r3, #4
 80009dc:	0112      	lsls	r2, r2, #4
 80009de:	b2d2      	uxtb	r2, r2
 80009e0:	440b      	add	r3, r1
 80009e2:	761a      	strb	r2, [r3, #24]
}
 80009e4:	bf00      	nop
 80009e6:	370c      	adds	r7, #12
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr
 80009f0:	e000e100 	.word	0xe000e100
 80009f4:	e000ed00 	.word	0xe000ed00

080009f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b089      	sub	sp, #36	; 0x24
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	f003 0307 	and.w	r3, r3, #7
 8000a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	f1c3 0307 	rsb	r3, r3, #7
 8000a12:	2b04      	cmp	r3, #4
 8000a14:	bf28      	it	cs
 8000a16:	2304      	movcs	r3, #4
 8000a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	3304      	adds	r3, #4
 8000a1e:	2b06      	cmp	r3, #6
 8000a20:	d902      	bls.n	8000a28 <NVIC_EncodePriority+0x30>
 8000a22:	69fb      	ldr	r3, [r7, #28]
 8000a24:	3b03      	subs	r3, #3
 8000a26:	e000      	b.n	8000a2a <NVIC_EncodePriority+0x32>
 8000a28:	2300      	movs	r3, #0
 8000a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000a30:	69bb      	ldr	r3, [r7, #24]
 8000a32:	fa02 f303 	lsl.w	r3, r2, r3
 8000a36:	43da      	mvns	r2, r3
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	401a      	ands	r2, r3
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a40:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	fa01 f303 	lsl.w	r3, r1, r3
 8000a4a:	43d9      	mvns	r1, r3
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a50:	4313      	orrs	r3, r2
         );
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3724      	adds	r7, #36	; 0x24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr

08000a5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b082      	sub	sp, #8
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f7ff ff4c 	bl	8000904 <__NVIC_SetPriorityGrouping>
}
 8000a6c:	bf00      	nop
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}

08000a74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	60b9      	str	r1, [r7, #8]
 8000a7e:	607a      	str	r2, [r7, #4]
 8000a80:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a86:	f7ff ff61 	bl	800094c <__NVIC_GetPriorityGrouping>
 8000a8a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	68b9      	ldr	r1, [r7, #8]
 8000a90:	6978      	ldr	r0, [r7, #20]
 8000a92:	f7ff ffb1 	bl	80009f8 <NVIC_EncodePriority>
 8000a96:	4602      	mov	r2, r0
 8000a98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a9c:	4611      	mov	r1, r2
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f7ff ff80 	bl	80009a4 <__NVIC_SetPriority>
}
 8000aa4:	bf00      	nop
 8000aa6:	3718      	adds	r7, #24
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff ff54 	bl	8000968 <__NVIC_EnableIRQ>
}
 8000ac0:	bf00      	nop
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b089      	sub	sp, #36	; 0x24
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ada:	2300      	movs	r3, #0
 8000adc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ade:	2300      	movs	r3, #0
 8000ae0:	61fb      	str	r3, [r7, #28]
 8000ae2:	e159      	b.n	8000d98 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8000aec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	697a      	ldr	r2, [r7, #20]
 8000af4:	4013      	ands	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000af8:	693a      	ldr	r2, [r7, #16]
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	429a      	cmp	r2, r3
 8000afe:	f040 8148 	bne.w	8000d92 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	f003 0303 	and.w	r3, r3, #3
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d005      	beq.n	8000b1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000b16:	2b02      	cmp	r3, #2
 8000b18:	d130      	bne.n	8000b7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	689b      	ldr	r3, [r3, #8]
 8000b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b20:	69fb      	ldr	r3, [r7, #28]
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	2203      	movs	r2, #3
 8000b26:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2a:	43db      	mvns	r3, r3
 8000b2c:	69ba      	ldr	r2, [r7, #24]
 8000b2e:	4013      	ands	r3, r2
 8000b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	68da      	ldr	r2, [r3, #12]
 8000b36:	69fb      	ldr	r3, [r7, #28]
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3e:	69ba      	ldr	r2, [r7, #24]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	69ba      	ldr	r2, [r7, #24]
 8000b48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b50:	2201      	movs	r2, #1
 8000b52:	69fb      	ldr	r3, [r7, #28]
 8000b54:	fa02 f303 	lsl.w	r3, r2, r3
 8000b58:	43db      	mvns	r3, r3
 8000b5a:	69ba      	ldr	r2, [r7, #24]
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	091b      	lsrs	r3, r3, #4
 8000b66:	f003 0201 	and.w	r2, r3, #1
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b70:	69ba      	ldr	r2, [r7, #24]
 8000b72:	4313      	orrs	r3, r2
 8000b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	69ba      	ldr	r2, [r7, #24]
 8000b7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	f003 0303 	and.w	r3, r3, #3
 8000b84:	2b03      	cmp	r3, #3
 8000b86:	d017      	beq.n	8000bb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000b8e:	69fb      	ldr	r3, [r7, #28]
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	2203      	movs	r2, #3
 8000b94:	fa02 f303 	lsl.w	r3, r2, r3
 8000b98:	43db      	mvns	r3, r3
 8000b9a:	69ba      	ldr	r2, [r7, #24]
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	689a      	ldr	r2, [r3, #8]
 8000ba4:	69fb      	ldr	r3, [r7, #28]
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bac:	69ba      	ldr	r2, [r7, #24]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	69ba      	ldr	r2, [r7, #24]
 8000bb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	f003 0303 	and.w	r3, r3, #3
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d123      	bne.n	8000c0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000bc4:	69fb      	ldr	r3, [r7, #28]
 8000bc6:	08da      	lsrs	r2, r3, #3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	3208      	adds	r2, #8
 8000bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	f003 0307 	and.w	r3, r3, #7
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	220f      	movs	r2, #15
 8000bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000be0:	43db      	mvns	r3, r3
 8000be2:	69ba      	ldr	r2, [r7, #24]
 8000be4:	4013      	ands	r3, r2
 8000be6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	691a      	ldr	r2, [r3, #16]
 8000bec:	69fb      	ldr	r3, [r7, #28]
 8000bee:	f003 0307 	and.w	r3, r3, #7
 8000bf2:	009b      	lsls	r3, r3, #2
 8000bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf8:	69ba      	ldr	r2, [r7, #24]
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	08da      	lsrs	r2, r3, #3
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	3208      	adds	r2, #8
 8000c06:	69b9      	ldr	r1, [r7, #24]
 8000c08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	005b      	lsls	r3, r3, #1
 8000c16:	2203      	movs	r2, #3
 8000c18:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1c:	43db      	mvns	r3, r3
 8000c1e:	69ba      	ldr	r2, [r7, #24]
 8000c20:	4013      	ands	r3, r2
 8000c22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f003 0203 	and.w	r2, r3, #3
 8000c2c:	69fb      	ldr	r3, [r7, #28]
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	69ba      	ldr	r2, [r7, #24]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	69ba      	ldr	r2, [r7, #24]
 8000c3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	f000 80a2 	beq.w	8000d92 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	4b57      	ldr	r3, [pc, #348]	; (8000db0 <HAL_GPIO_Init+0x2e8>)
 8000c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c56:	4a56      	ldr	r2, [pc, #344]	; (8000db0 <HAL_GPIO_Init+0x2e8>)
 8000c58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c5e:	4b54      	ldr	r3, [pc, #336]	; (8000db0 <HAL_GPIO_Init+0x2e8>)
 8000c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c6a:	4a52      	ldr	r2, [pc, #328]	; (8000db4 <HAL_GPIO_Init+0x2ec>)
 8000c6c:	69fb      	ldr	r3, [r7, #28]
 8000c6e:	089b      	lsrs	r3, r3, #2
 8000c70:	3302      	adds	r3, #2
 8000c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	f003 0303 	and.w	r3, r3, #3
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	220f      	movs	r2, #15
 8000c82:	fa02 f303 	lsl.w	r3, r2, r3
 8000c86:	43db      	mvns	r3, r3
 8000c88:	69ba      	ldr	r2, [r7, #24]
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4a49      	ldr	r2, [pc, #292]	; (8000db8 <HAL_GPIO_Init+0x2f0>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d019      	beq.n	8000cca <HAL_GPIO_Init+0x202>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4a48      	ldr	r2, [pc, #288]	; (8000dbc <HAL_GPIO_Init+0x2f4>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d013      	beq.n	8000cc6 <HAL_GPIO_Init+0x1fe>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4a47      	ldr	r2, [pc, #284]	; (8000dc0 <HAL_GPIO_Init+0x2f8>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d00d      	beq.n	8000cc2 <HAL_GPIO_Init+0x1fa>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4a46      	ldr	r2, [pc, #280]	; (8000dc4 <HAL_GPIO_Init+0x2fc>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d007      	beq.n	8000cbe <HAL_GPIO_Init+0x1f6>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a45      	ldr	r2, [pc, #276]	; (8000dc8 <HAL_GPIO_Init+0x300>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d101      	bne.n	8000cba <HAL_GPIO_Init+0x1f2>
 8000cb6:	2304      	movs	r3, #4
 8000cb8:	e008      	b.n	8000ccc <HAL_GPIO_Init+0x204>
 8000cba:	2307      	movs	r3, #7
 8000cbc:	e006      	b.n	8000ccc <HAL_GPIO_Init+0x204>
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	e004      	b.n	8000ccc <HAL_GPIO_Init+0x204>
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	e002      	b.n	8000ccc <HAL_GPIO_Init+0x204>
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e000      	b.n	8000ccc <HAL_GPIO_Init+0x204>
 8000cca:	2300      	movs	r3, #0
 8000ccc:	69fa      	ldr	r2, [r7, #28]
 8000cce:	f002 0203 	and.w	r2, r2, #3
 8000cd2:	0092      	lsls	r2, r2, #2
 8000cd4:	4093      	lsls	r3, r2
 8000cd6:	69ba      	ldr	r2, [r7, #24]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000cdc:	4935      	ldr	r1, [pc, #212]	; (8000db4 <HAL_GPIO_Init+0x2ec>)
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	089b      	lsrs	r3, r3, #2
 8000ce2:	3302      	adds	r3, #2
 8000ce4:	69ba      	ldr	r2, [r7, #24]
 8000ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cea:	4b38      	ldr	r3, [pc, #224]	; (8000dcc <HAL_GPIO_Init+0x304>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	43db      	mvns	r3, r3
 8000cf4:	69ba      	ldr	r2, [r7, #24]
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d003      	beq.n	8000d0e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000d06:	69ba      	ldr	r2, [r7, #24]
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000d0e:	4a2f      	ldr	r2, [pc, #188]	; (8000dcc <HAL_GPIO_Init+0x304>)
 8000d10:	69bb      	ldr	r3, [r7, #24]
 8000d12:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000d14:	4b2d      	ldr	r3, [pc, #180]	; (8000dcc <HAL_GPIO_Init+0x304>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	43db      	mvns	r3, r3
 8000d1e:	69ba      	ldr	r2, [r7, #24]
 8000d20:	4013      	ands	r3, r2
 8000d22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d003      	beq.n	8000d38 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000d30:	69ba      	ldr	r2, [r7, #24]
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000d38:	4a24      	ldr	r2, [pc, #144]	; (8000dcc <HAL_GPIO_Init+0x304>)
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d3e:	4b23      	ldr	r3, [pc, #140]	; (8000dcc <HAL_GPIO_Init+0x304>)
 8000d40:	689b      	ldr	r3, [r3, #8]
 8000d42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	43db      	mvns	r3, r3
 8000d48:	69ba      	ldr	r2, [r7, #24]
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d003      	beq.n	8000d62 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000d5a:	69ba      	ldr	r2, [r7, #24]
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000d62:	4a1a      	ldr	r2, [pc, #104]	; (8000dcc <HAL_GPIO_Init+0x304>)
 8000d64:	69bb      	ldr	r3, [r7, #24]
 8000d66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d68:	4b18      	ldr	r3, [pc, #96]	; (8000dcc <HAL_GPIO_Init+0x304>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	43db      	mvns	r3, r3
 8000d72:	69ba      	ldr	r2, [r7, #24]
 8000d74:	4013      	ands	r3, r2
 8000d76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d003      	beq.n	8000d8c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000d84:	69ba      	ldr	r2, [r7, #24]
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000d8c:	4a0f      	ldr	r2, [pc, #60]	; (8000dcc <HAL_GPIO_Init+0x304>)
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	3301      	adds	r3, #1
 8000d96:	61fb      	str	r3, [r7, #28]
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	2b0f      	cmp	r3, #15
 8000d9c:	f67f aea2 	bls.w	8000ae4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000da0:	bf00      	nop
 8000da2:	bf00      	nop
 8000da4:	3724      	adds	r7, #36	; 0x24
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	40023800 	.word	0x40023800
 8000db4:	40013800 	.word	0x40013800
 8000db8:	40020000 	.word	0x40020000
 8000dbc:	40020400 	.word	0x40020400
 8000dc0:	40020800 	.word	0x40020800
 8000dc4:	40020c00 	.word	0x40020c00
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	40013c00 	.word	0x40013c00

08000dd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	460b      	mov	r3, r1
 8000dda:	807b      	strh	r3, [r7, #2]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000de0:	787b      	ldrb	r3, [r7, #1]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d003      	beq.n	8000dee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000de6:	887a      	ldrh	r2, [r7, #2]
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000dec:	e003      	b.n	8000df6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000dee:	887b      	ldrh	r3, [r7, #2]
 8000df0:	041a      	lsls	r2, r3, #16
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	619a      	str	r2, [r3, #24]
}
 8000df6:	bf00      	nop
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr

08000e02 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e02:	b480      	push	{r7}
 8000e04:	b085      	sub	sp, #20
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	6078      	str	r0, [r7, #4]
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	695b      	ldr	r3, [r3, #20]
 8000e12:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e14:	887a      	ldrh	r2, [r7, #2]
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	041a      	lsls	r2, r3, #16
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	43d9      	mvns	r1, r3
 8000e20:	887b      	ldrh	r3, [r7, #2]
 8000e22:	400b      	ands	r3, r1
 8000e24:	431a      	orrs	r2, r3
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	619a      	str	r2, [r3, #24]
}
 8000e2a:	bf00      	nop
 8000e2c:	3714      	adds	r7, #20
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
	...

08000e38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d101      	bne.n	8000e4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	e264      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d075      	beq.n	8000f42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e56:	4ba3      	ldr	r3, [pc, #652]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	f003 030c 	and.w	r3, r3, #12
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	d00c      	beq.n	8000e7c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e62:	4ba0      	ldr	r3, [pc, #640]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000e64:	689b      	ldr	r3, [r3, #8]
 8000e66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e6a:	2b08      	cmp	r3, #8
 8000e6c:	d112      	bne.n	8000e94 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e6e:	4b9d      	ldr	r3, [pc, #628]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000e7a:	d10b      	bne.n	8000e94 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e7c:	4b99      	ldr	r3, [pc, #612]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d05b      	beq.n	8000f40 <HAL_RCC_OscConfig+0x108>
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d157      	bne.n	8000f40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000e90:	2301      	movs	r3, #1
 8000e92:	e23f      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e9c:	d106      	bne.n	8000eac <HAL_RCC_OscConfig+0x74>
 8000e9e:	4b91      	ldr	r3, [pc, #580]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a90      	ldr	r2, [pc, #576]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ea8:	6013      	str	r3, [r2, #0]
 8000eaa:	e01d      	b.n	8000ee8 <HAL_RCC_OscConfig+0xb0>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000eb4:	d10c      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x98>
 8000eb6:	4b8b      	ldr	r3, [pc, #556]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a8a      	ldr	r2, [pc, #552]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000ebc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ec0:	6013      	str	r3, [r2, #0]
 8000ec2:	4b88      	ldr	r3, [pc, #544]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a87      	ldr	r2, [pc, #540]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ecc:	6013      	str	r3, [r2, #0]
 8000ece:	e00b      	b.n	8000ee8 <HAL_RCC_OscConfig+0xb0>
 8000ed0:	4b84      	ldr	r3, [pc, #528]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a83      	ldr	r2, [pc, #524]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000ed6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000eda:	6013      	str	r3, [r2, #0]
 8000edc:	4b81      	ldr	r3, [pc, #516]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a80      	ldr	r2, [pc, #512]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000ee2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ee6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d013      	beq.n	8000f18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef0:	f7ff fcfc 	bl	80008ec <HAL_GetTick>
 8000ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ef6:	e008      	b.n	8000f0a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ef8:	f7ff fcf8 	bl	80008ec <HAL_GetTick>
 8000efc:	4602      	mov	r2, r0
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	2b64      	cmp	r3, #100	; 0x64
 8000f04:	d901      	bls.n	8000f0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	e204      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f0a:	4b76      	ldr	r3, [pc, #472]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d0f0      	beq.n	8000ef8 <HAL_RCC_OscConfig+0xc0>
 8000f16:	e014      	b.n	8000f42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f18:	f7ff fce8 	bl	80008ec <HAL_GetTick>
 8000f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f1e:	e008      	b.n	8000f32 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f20:	f7ff fce4 	bl	80008ec <HAL_GetTick>
 8000f24:	4602      	mov	r2, r0
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	2b64      	cmp	r3, #100	; 0x64
 8000f2c:	d901      	bls.n	8000f32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	e1f0      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f32:	4b6c      	ldr	r3, [pc, #432]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d1f0      	bne.n	8000f20 <HAL_RCC_OscConfig+0xe8>
 8000f3e:	e000      	b.n	8000f42 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d063      	beq.n	8001016 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000f4e:	4b65      	ldr	r3, [pc, #404]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	f003 030c 	and.w	r3, r3, #12
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d00b      	beq.n	8000f72 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f5a:	4b62      	ldr	r3, [pc, #392]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000f62:	2b08      	cmp	r3, #8
 8000f64:	d11c      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f66:	4b5f      	ldr	r3, [pc, #380]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d116      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f72:	4b5c      	ldr	r3, [pc, #368]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f003 0302 	and.w	r3, r3, #2
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d005      	beq.n	8000f8a <HAL_RCC_OscConfig+0x152>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	68db      	ldr	r3, [r3, #12]
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d001      	beq.n	8000f8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e1c4      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f8a:	4b56      	ldr	r3, [pc, #344]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	691b      	ldr	r3, [r3, #16]
 8000f96:	00db      	lsls	r3, r3, #3
 8000f98:	4952      	ldr	r1, [pc, #328]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f9e:	e03a      	b.n	8001016 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d020      	beq.n	8000fea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fa8:	4b4f      	ldr	r3, [pc, #316]	; (80010e8 <HAL_RCC_OscConfig+0x2b0>)
 8000faa:	2201      	movs	r2, #1
 8000fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fae:	f7ff fc9d 	bl	80008ec <HAL_GetTick>
 8000fb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fb4:	e008      	b.n	8000fc8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fb6:	f7ff fc99 	bl	80008ec <HAL_GetTick>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	2b02      	cmp	r3, #2
 8000fc2:	d901      	bls.n	8000fc8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	e1a5      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fc8:	4b46      	ldr	r3, [pc, #280]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 0302 	and.w	r3, r3, #2
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d0f0      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fd4:	4b43      	ldr	r3, [pc, #268]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	691b      	ldr	r3, [r3, #16]
 8000fe0:	00db      	lsls	r3, r3, #3
 8000fe2:	4940      	ldr	r1, [pc, #256]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	600b      	str	r3, [r1, #0]
 8000fe8:	e015      	b.n	8001016 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fea:	4b3f      	ldr	r3, [pc, #252]	; (80010e8 <HAL_RCC_OscConfig+0x2b0>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ff0:	f7ff fc7c 	bl	80008ec <HAL_GetTick>
 8000ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ff6:	e008      	b.n	800100a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ff8:	f7ff fc78 	bl	80008ec <HAL_GetTick>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	2b02      	cmp	r3, #2
 8001004:	d901      	bls.n	800100a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001006:	2303      	movs	r3, #3
 8001008:	e184      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800100a:	4b36      	ldr	r3, [pc, #216]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	2b00      	cmp	r3, #0
 8001014:	d1f0      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f003 0308 	and.w	r3, r3, #8
 800101e:	2b00      	cmp	r3, #0
 8001020:	d030      	beq.n	8001084 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d016      	beq.n	8001058 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800102a:	4b30      	ldr	r3, [pc, #192]	; (80010ec <HAL_RCC_OscConfig+0x2b4>)
 800102c:	2201      	movs	r2, #1
 800102e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001030:	f7ff fc5c 	bl	80008ec <HAL_GetTick>
 8001034:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001036:	e008      	b.n	800104a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001038:	f7ff fc58 	bl	80008ec <HAL_GetTick>
 800103c:	4602      	mov	r2, r0
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	2b02      	cmp	r3, #2
 8001044:	d901      	bls.n	800104a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	e164      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800104a:	4b26      	ldr	r3, [pc, #152]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 800104c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800104e:	f003 0302 	and.w	r3, r3, #2
 8001052:	2b00      	cmp	r3, #0
 8001054:	d0f0      	beq.n	8001038 <HAL_RCC_OscConfig+0x200>
 8001056:	e015      	b.n	8001084 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001058:	4b24      	ldr	r3, [pc, #144]	; (80010ec <HAL_RCC_OscConfig+0x2b4>)
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800105e:	f7ff fc45 	bl	80008ec <HAL_GetTick>
 8001062:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001064:	e008      	b.n	8001078 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001066:	f7ff fc41 	bl	80008ec <HAL_GetTick>
 800106a:	4602      	mov	r2, r0
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	2b02      	cmp	r3, #2
 8001072:	d901      	bls.n	8001078 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e14d      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001078:	4b1a      	ldr	r3, [pc, #104]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 800107a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800107c:	f003 0302 	and.w	r3, r3, #2
 8001080:	2b00      	cmp	r3, #0
 8001082:	d1f0      	bne.n	8001066 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 0304 	and.w	r3, r3, #4
 800108c:	2b00      	cmp	r3, #0
 800108e:	f000 80a0 	beq.w	80011d2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001092:	2300      	movs	r3, #0
 8001094:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001096:	4b13      	ldr	r3, [pc, #76]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 8001098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d10f      	bne.n	80010c2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010a2:	2300      	movs	r3, #0
 80010a4:	60bb      	str	r3, [r7, #8]
 80010a6:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 80010a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010aa:	4a0e      	ldr	r2, [pc, #56]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 80010ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010b0:	6413      	str	r3, [r2, #64]	; 0x40
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <HAL_RCC_OscConfig+0x2ac>)
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ba:	60bb      	str	r3, [r7, #8]
 80010bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010be:	2301      	movs	r3, #1
 80010c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010c2:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <HAL_RCC_OscConfig+0x2b8>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d121      	bne.n	8001112 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010ce:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <HAL_RCC_OscConfig+0x2b8>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a07      	ldr	r2, [pc, #28]	; (80010f0 <HAL_RCC_OscConfig+0x2b8>)
 80010d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010da:	f7ff fc07 	bl	80008ec <HAL_GetTick>
 80010de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010e0:	e011      	b.n	8001106 <HAL_RCC_OscConfig+0x2ce>
 80010e2:	bf00      	nop
 80010e4:	40023800 	.word	0x40023800
 80010e8:	42470000 	.word	0x42470000
 80010ec:	42470e80 	.word	0x42470e80
 80010f0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010f4:	f7ff fbfa 	bl	80008ec <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d901      	bls.n	8001106 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e106      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001106:	4b85      	ldr	r3, [pc, #532]	; (800131c <HAL_RCC_OscConfig+0x4e4>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800110e:	2b00      	cmp	r3, #0
 8001110:	d0f0      	beq.n	80010f4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d106      	bne.n	8001128 <HAL_RCC_OscConfig+0x2f0>
 800111a:	4b81      	ldr	r3, [pc, #516]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 800111c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800111e:	4a80      	ldr	r2, [pc, #512]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	6713      	str	r3, [r2, #112]	; 0x70
 8001126:	e01c      	b.n	8001162 <HAL_RCC_OscConfig+0x32a>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	2b05      	cmp	r3, #5
 800112e:	d10c      	bne.n	800114a <HAL_RCC_OscConfig+0x312>
 8001130:	4b7b      	ldr	r3, [pc, #492]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 8001132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001134:	4a7a      	ldr	r2, [pc, #488]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 8001136:	f043 0304 	orr.w	r3, r3, #4
 800113a:	6713      	str	r3, [r2, #112]	; 0x70
 800113c:	4b78      	ldr	r3, [pc, #480]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 800113e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001140:	4a77      	ldr	r2, [pc, #476]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 8001142:	f043 0301 	orr.w	r3, r3, #1
 8001146:	6713      	str	r3, [r2, #112]	; 0x70
 8001148:	e00b      	b.n	8001162 <HAL_RCC_OscConfig+0x32a>
 800114a:	4b75      	ldr	r3, [pc, #468]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 800114c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800114e:	4a74      	ldr	r2, [pc, #464]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 8001150:	f023 0301 	bic.w	r3, r3, #1
 8001154:	6713      	str	r3, [r2, #112]	; 0x70
 8001156:	4b72      	ldr	r3, [pc, #456]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 8001158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800115a:	4a71      	ldr	r2, [pc, #452]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 800115c:	f023 0304 	bic.w	r3, r3, #4
 8001160:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d015      	beq.n	8001196 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800116a:	f7ff fbbf 	bl	80008ec <HAL_GetTick>
 800116e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001170:	e00a      	b.n	8001188 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001172:	f7ff fbbb 	bl	80008ec <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001180:	4293      	cmp	r3, r2
 8001182:	d901      	bls.n	8001188 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e0c5      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001188:	4b65      	ldr	r3, [pc, #404]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 800118a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800118c:	f003 0302 	and.w	r3, r3, #2
 8001190:	2b00      	cmp	r3, #0
 8001192:	d0ee      	beq.n	8001172 <HAL_RCC_OscConfig+0x33a>
 8001194:	e014      	b.n	80011c0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001196:	f7ff fba9 	bl	80008ec <HAL_GetTick>
 800119a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800119c:	e00a      	b.n	80011b4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800119e:	f7ff fba5 	bl	80008ec <HAL_GetTick>
 80011a2:	4602      	mov	r2, r0
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d901      	bls.n	80011b4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80011b0:	2303      	movs	r3, #3
 80011b2:	e0af      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011b4:	4b5a      	ldr	r3, [pc, #360]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 80011b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011b8:	f003 0302 	and.w	r3, r3, #2
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d1ee      	bne.n	800119e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80011c0:	7dfb      	ldrb	r3, [r7, #23]
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d105      	bne.n	80011d2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011c6:	4b56      	ldr	r3, [pc, #344]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 80011c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ca:	4a55      	ldr	r2, [pc, #340]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 80011cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	f000 809b 	beq.w	8001312 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80011dc:	4b50      	ldr	r3, [pc, #320]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f003 030c 	and.w	r3, r3, #12
 80011e4:	2b08      	cmp	r3, #8
 80011e6:	d05c      	beq.n	80012a2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	699b      	ldr	r3, [r3, #24]
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d141      	bne.n	8001274 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011f0:	4b4c      	ldr	r3, [pc, #304]	; (8001324 <HAL_RCC_OscConfig+0x4ec>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f6:	f7ff fb79 	bl	80008ec <HAL_GetTick>
 80011fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011fc:	e008      	b.n	8001210 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011fe:	f7ff fb75 	bl	80008ec <HAL_GetTick>
 8001202:	4602      	mov	r2, r0
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	1ad3      	subs	r3, r2, r3
 8001208:	2b02      	cmp	r3, #2
 800120a:	d901      	bls.n	8001210 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800120c:	2303      	movs	r3, #3
 800120e:	e081      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001210:	4b43      	ldr	r3, [pc, #268]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001218:	2b00      	cmp	r3, #0
 800121a:	d1f0      	bne.n	80011fe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	69da      	ldr	r2, [r3, #28]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a1b      	ldr	r3, [r3, #32]
 8001224:	431a      	orrs	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122a:	019b      	lsls	r3, r3, #6
 800122c:	431a      	orrs	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001232:	085b      	lsrs	r3, r3, #1
 8001234:	3b01      	subs	r3, #1
 8001236:	041b      	lsls	r3, r3, #16
 8001238:	431a      	orrs	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800123e:	061b      	lsls	r3, r3, #24
 8001240:	4937      	ldr	r1, [pc, #220]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 8001242:	4313      	orrs	r3, r2
 8001244:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001246:	4b37      	ldr	r3, [pc, #220]	; (8001324 <HAL_RCC_OscConfig+0x4ec>)
 8001248:	2201      	movs	r2, #1
 800124a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124c:	f7ff fb4e 	bl	80008ec <HAL_GetTick>
 8001250:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001252:	e008      	b.n	8001266 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001254:	f7ff fb4a 	bl	80008ec <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b02      	cmp	r3, #2
 8001260:	d901      	bls.n	8001266 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e056      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001266:	4b2e      	ldr	r3, [pc, #184]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d0f0      	beq.n	8001254 <HAL_RCC_OscConfig+0x41c>
 8001272:	e04e      	b.n	8001312 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001274:	4b2b      	ldr	r3, [pc, #172]	; (8001324 <HAL_RCC_OscConfig+0x4ec>)
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800127a:	f7ff fb37 	bl	80008ec <HAL_GetTick>
 800127e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001280:	e008      	b.n	8001294 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001282:	f7ff fb33 	bl	80008ec <HAL_GetTick>
 8001286:	4602      	mov	r2, r0
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	2b02      	cmp	r3, #2
 800128e:	d901      	bls.n	8001294 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001290:	2303      	movs	r3, #3
 8001292:	e03f      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001294:	4b22      	ldr	r3, [pc, #136]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d1f0      	bne.n	8001282 <HAL_RCC_OscConfig+0x44a>
 80012a0:	e037      	b.n	8001312 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d101      	bne.n	80012ae <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e032      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80012ae:	4b1c      	ldr	r3, [pc, #112]	; (8001320 <HAL_RCC_OscConfig+0x4e8>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d028      	beq.n	800130e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d121      	bne.n	800130e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d11a      	bne.n	800130e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80012d8:	68fa      	ldr	r2, [r7, #12]
 80012da:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80012de:	4013      	ands	r3, r2
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80012e4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d111      	bne.n	800130e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012f4:	085b      	lsrs	r3, r3, #1
 80012f6:	3b01      	subs	r3, #1
 80012f8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d107      	bne.n	800130e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001308:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800130a:	429a      	cmp	r2, r3
 800130c:	d001      	beq.n	8001312 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e000      	b.n	8001314 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001312:	2300      	movs	r3, #0
}
 8001314:	4618      	mov	r0, r3
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40007000 	.word	0x40007000
 8001320:	40023800 	.word	0x40023800
 8001324:	42470060 	.word	0x42470060

08001328 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d101      	bne.n	800133c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	e0cc      	b.n	80014d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800133c:	4b68      	ldr	r3, [pc, #416]	; (80014e0 <HAL_RCC_ClockConfig+0x1b8>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 0307 	and.w	r3, r3, #7
 8001344:	683a      	ldr	r2, [r7, #0]
 8001346:	429a      	cmp	r2, r3
 8001348:	d90c      	bls.n	8001364 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800134a:	4b65      	ldr	r3, [pc, #404]	; (80014e0 <HAL_RCC_ClockConfig+0x1b8>)
 800134c:	683a      	ldr	r2, [r7, #0]
 800134e:	b2d2      	uxtb	r2, r2
 8001350:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001352:	4b63      	ldr	r3, [pc, #396]	; (80014e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	683a      	ldr	r2, [r7, #0]
 800135c:	429a      	cmp	r2, r3
 800135e:	d001      	beq.n	8001364 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e0b8      	b.n	80014d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	2b00      	cmp	r3, #0
 800136e:	d020      	beq.n	80013b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f003 0304 	and.w	r3, r3, #4
 8001378:	2b00      	cmp	r3, #0
 800137a:	d005      	beq.n	8001388 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800137c:	4b59      	ldr	r3, [pc, #356]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	4a58      	ldr	r2, [pc, #352]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001382:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001386:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f003 0308 	and.w	r3, r3, #8
 8001390:	2b00      	cmp	r3, #0
 8001392:	d005      	beq.n	80013a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001394:	4b53      	ldr	r3, [pc, #332]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	4a52      	ldr	r2, [pc, #328]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 800139a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800139e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013a0:	4b50      	ldr	r3, [pc, #320]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	494d      	ldr	r1, [pc, #308]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 80013ae:	4313      	orrs	r3, r2
 80013b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d044      	beq.n	8001448 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d107      	bne.n	80013d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c6:	4b47      	ldr	r3, [pc, #284]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d119      	bne.n	8001406 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e07f      	b.n	80014d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d003      	beq.n	80013e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013e2:	2b03      	cmp	r3, #3
 80013e4:	d107      	bne.n	80013f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013e6:	4b3f      	ldr	r3, [pc, #252]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d109      	bne.n	8001406 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e06f      	b.n	80014d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f6:	4b3b      	ldr	r3, [pc, #236]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d101      	bne.n	8001406 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e067      	b.n	80014d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001406:	4b37      	ldr	r3, [pc, #220]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f023 0203 	bic.w	r2, r3, #3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	4934      	ldr	r1, [pc, #208]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001414:	4313      	orrs	r3, r2
 8001416:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001418:	f7ff fa68 	bl	80008ec <HAL_GetTick>
 800141c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800141e:	e00a      	b.n	8001436 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001420:	f7ff fa64 	bl	80008ec <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	f241 3288 	movw	r2, #5000	; 0x1388
 800142e:	4293      	cmp	r3, r2
 8001430:	d901      	bls.n	8001436 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e04f      	b.n	80014d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001436:	4b2b      	ldr	r3, [pc, #172]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	f003 020c 	and.w	r2, r3, #12
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	429a      	cmp	r2, r3
 8001446:	d1eb      	bne.n	8001420 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001448:	4b25      	ldr	r3, [pc, #148]	; (80014e0 <HAL_RCC_ClockConfig+0x1b8>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0307 	and.w	r3, r3, #7
 8001450:	683a      	ldr	r2, [r7, #0]
 8001452:	429a      	cmp	r2, r3
 8001454:	d20c      	bcs.n	8001470 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001456:	4b22      	ldr	r3, [pc, #136]	; (80014e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800145e:	4b20      	ldr	r3, [pc, #128]	; (80014e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0307 	and.w	r3, r3, #7
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	429a      	cmp	r2, r3
 800146a:	d001      	beq.n	8001470 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e032      	b.n	80014d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0304 	and.w	r3, r3, #4
 8001478:	2b00      	cmp	r3, #0
 800147a:	d008      	beq.n	800148e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800147c:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	4916      	ldr	r1, [pc, #88]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 800148a:	4313      	orrs	r3, r2
 800148c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0308 	and.w	r3, r3, #8
 8001496:	2b00      	cmp	r3, #0
 8001498:	d009      	beq.n	80014ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800149a:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	691b      	ldr	r3, [r3, #16]
 80014a6:	00db      	lsls	r3, r3, #3
 80014a8:	490e      	ldr	r1, [pc, #56]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 80014aa:	4313      	orrs	r3, r2
 80014ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80014ae:	f000 f821 	bl	80014f4 <HAL_RCC_GetSysClockFreq>
 80014b2:	4602      	mov	r2, r0
 80014b4:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <HAL_RCC_ClockConfig+0x1bc>)
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	091b      	lsrs	r3, r3, #4
 80014ba:	f003 030f 	and.w	r3, r3, #15
 80014be:	490a      	ldr	r1, [pc, #40]	; (80014e8 <HAL_RCC_ClockConfig+0x1c0>)
 80014c0:	5ccb      	ldrb	r3, [r1, r3]
 80014c2:	fa22 f303 	lsr.w	r3, r2, r3
 80014c6:	4a09      	ldr	r2, [pc, #36]	; (80014ec <HAL_RCC_ClockConfig+0x1c4>)
 80014c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80014ca:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <HAL_RCC_ClockConfig+0x1c8>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff f922 	bl	8000718 <HAL_InitTick>

  return HAL_OK;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3710      	adds	r7, #16
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40023c00 	.word	0x40023c00
 80014e4:	40023800 	.word	0x40023800
 80014e8:	08004828 	.word	0x08004828
 80014ec:	20000000 	.word	0x20000000
 80014f0:	20000004 	.word	0x20000004

080014f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014f4:	b5b0      	push	{r4, r5, r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80014fa:	2100      	movs	r1, #0
 80014fc:	6079      	str	r1, [r7, #4]
 80014fe:	2100      	movs	r1, #0
 8001500:	60f9      	str	r1, [r7, #12]
 8001502:	2100      	movs	r1, #0
 8001504:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001506:	2100      	movs	r1, #0
 8001508:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800150a:	4952      	ldr	r1, [pc, #328]	; (8001654 <HAL_RCC_GetSysClockFreq+0x160>)
 800150c:	6889      	ldr	r1, [r1, #8]
 800150e:	f001 010c 	and.w	r1, r1, #12
 8001512:	2908      	cmp	r1, #8
 8001514:	d00d      	beq.n	8001532 <HAL_RCC_GetSysClockFreq+0x3e>
 8001516:	2908      	cmp	r1, #8
 8001518:	f200 8094 	bhi.w	8001644 <HAL_RCC_GetSysClockFreq+0x150>
 800151c:	2900      	cmp	r1, #0
 800151e:	d002      	beq.n	8001526 <HAL_RCC_GetSysClockFreq+0x32>
 8001520:	2904      	cmp	r1, #4
 8001522:	d003      	beq.n	800152c <HAL_RCC_GetSysClockFreq+0x38>
 8001524:	e08e      	b.n	8001644 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001526:	4b4c      	ldr	r3, [pc, #304]	; (8001658 <HAL_RCC_GetSysClockFreq+0x164>)
 8001528:	60bb      	str	r3, [r7, #8]
       break;
 800152a:	e08e      	b.n	800164a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800152c:	4b4b      	ldr	r3, [pc, #300]	; (800165c <HAL_RCC_GetSysClockFreq+0x168>)
 800152e:	60bb      	str	r3, [r7, #8]
      break;
 8001530:	e08b      	b.n	800164a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001532:	4948      	ldr	r1, [pc, #288]	; (8001654 <HAL_RCC_GetSysClockFreq+0x160>)
 8001534:	6849      	ldr	r1, [r1, #4]
 8001536:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800153a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800153c:	4945      	ldr	r1, [pc, #276]	; (8001654 <HAL_RCC_GetSysClockFreq+0x160>)
 800153e:	6849      	ldr	r1, [r1, #4]
 8001540:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001544:	2900      	cmp	r1, #0
 8001546:	d024      	beq.n	8001592 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001548:	4942      	ldr	r1, [pc, #264]	; (8001654 <HAL_RCC_GetSysClockFreq+0x160>)
 800154a:	6849      	ldr	r1, [r1, #4]
 800154c:	0989      	lsrs	r1, r1, #6
 800154e:	4608      	mov	r0, r1
 8001550:	f04f 0100 	mov.w	r1, #0
 8001554:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001558:	f04f 0500 	mov.w	r5, #0
 800155c:	ea00 0204 	and.w	r2, r0, r4
 8001560:	ea01 0305 	and.w	r3, r1, r5
 8001564:	493d      	ldr	r1, [pc, #244]	; (800165c <HAL_RCC_GetSysClockFreq+0x168>)
 8001566:	fb01 f003 	mul.w	r0, r1, r3
 800156a:	2100      	movs	r1, #0
 800156c:	fb01 f102 	mul.w	r1, r1, r2
 8001570:	1844      	adds	r4, r0, r1
 8001572:	493a      	ldr	r1, [pc, #232]	; (800165c <HAL_RCC_GetSysClockFreq+0x168>)
 8001574:	fba2 0101 	umull	r0, r1, r2, r1
 8001578:	1863      	adds	r3, r4, r1
 800157a:	4619      	mov	r1, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	461a      	mov	r2, r3
 8001580:	f04f 0300 	mov.w	r3, #0
 8001584:	f7fe fe2c 	bl	80001e0 <__aeabi_uldivmod>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	4613      	mov	r3, r2
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	e04a      	b.n	8001628 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001592:	4b30      	ldr	r3, [pc, #192]	; (8001654 <HAL_RCC_GetSysClockFreq+0x160>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	099b      	lsrs	r3, r3, #6
 8001598:	461a      	mov	r2, r3
 800159a:	f04f 0300 	mov.w	r3, #0
 800159e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80015a2:	f04f 0100 	mov.w	r1, #0
 80015a6:	ea02 0400 	and.w	r4, r2, r0
 80015aa:	ea03 0501 	and.w	r5, r3, r1
 80015ae:	4620      	mov	r0, r4
 80015b0:	4629      	mov	r1, r5
 80015b2:	f04f 0200 	mov.w	r2, #0
 80015b6:	f04f 0300 	mov.w	r3, #0
 80015ba:	014b      	lsls	r3, r1, #5
 80015bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80015c0:	0142      	lsls	r2, r0, #5
 80015c2:	4610      	mov	r0, r2
 80015c4:	4619      	mov	r1, r3
 80015c6:	1b00      	subs	r0, r0, r4
 80015c8:	eb61 0105 	sbc.w	r1, r1, r5
 80015cc:	f04f 0200 	mov.w	r2, #0
 80015d0:	f04f 0300 	mov.w	r3, #0
 80015d4:	018b      	lsls	r3, r1, #6
 80015d6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80015da:	0182      	lsls	r2, r0, #6
 80015dc:	1a12      	subs	r2, r2, r0
 80015de:	eb63 0301 	sbc.w	r3, r3, r1
 80015e2:	f04f 0000 	mov.w	r0, #0
 80015e6:	f04f 0100 	mov.w	r1, #0
 80015ea:	00d9      	lsls	r1, r3, #3
 80015ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80015f0:	00d0      	lsls	r0, r2, #3
 80015f2:	4602      	mov	r2, r0
 80015f4:	460b      	mov	r3, r1
 80015f6:	1912      	adds	r2, r2, r4
 80015f8:	eb45 0303 	adc.w	r3, r5, r3
 80015fc:	f04f 0000 	mov.w	r0, #0
 8001600:	f04f 0100 	mov.w	r1, #0
 8001604:	0299      	lsls	r1, r3, #10
 8001606:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800160a:	0290      	lsls	r0, r2, #10
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	4610      	mov	r0, r2
 8001612:	4619      	mov	r1, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	461a      	mov	r2, r3
 8001618:	f04f 0300 	mov.w	r3, #0
 800161c:	f7fe fde0 	bl	80001e0 <__aeabi_uldivmod>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4613      	mov	r3, r2
 8001626:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001628:	4b0a      	ldr	r3, [pc, #40]	; (8001654 <HAL_RCC_GetSysClockFreq+0x160>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	0c1b      	lsrs	r3, r3, #16
 800162e:	f003 0303 	and.w	r3, r3, #3
 8001632:	3301      	adds	r3, #1
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001638:	68fa      	ldr	r2, [r7, #12]
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001640:	60bb      	str	r3, [r7, #8]
      break;
 8001642:	e002      	b.n	800164a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001644:	4b04      	ldr	r3, [pc, #16]	; (8001658 <HAL_RCC_GetSysClockFreq+0x164>)
 8001646:	60bb      	str	r3, [r7, #8]
      break;
 8001648:	bf00      	nop
    }
  }
  return sysclockfreq;
 800164a:	68bb      	ldr	r3, [r7, #8]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bdb0      	pop	{r4, r5, r7, pc}
 8001654:	40023800 	.word	0x40023800
 8001658:	00f42400 	.word	0x00f42400
 800165c:	017d7840 	.word	0x017d7840

08001660 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001664:	4b03      	ldr	r3, [pc, #12]	; (8001674 <HAL_RCC_GetHCLKFreq+0x14>)
 8001666:	681b      	ldr	r3, [r3, #0]
}
 8001668:	4618      	mov	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	20000000 	.word	0x20000000

08001678 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800167c:	f7ff fff0 	bl	8001660 <HAL_RCC_GetHCLKFreq>
 8001680:	4602      	mov	r2, r0
 8001682:	4b05      	ldr	r3, [pc, #20]	; (8001698 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	0b5b      	lsrs	r3, r3, #13
 8001688:	f003 0307 	and.w	r3, r3, #7
 800168c:	4903      	ldr	r1, [pc, #12]	; (800169c <HAL_RCC_GetPCLK2Freq+0x24>)
 800168e:	5ccb      	ldrb	r3, [r1, r3]
 8001690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001694:	4618      	mov	r0, r3
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40023800 	.word	0x40023800
 800169c:	08004838 	.word	0x08004838

080016a0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	220f      	movs	r2, #15
 80016ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80016b0:	4b12      	ldr	r3, [pc, #72]	; (80016fc <HAL_RCC_GetClockConfig+0x5c>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	f003 0203 	and.w	r2, r3, #3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80016bc:	4b0f      	ldr	r3, [pc, #60]	; (80016fc <HAL_RCC_GetClockConfig+0x5c>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80016c8:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <HAL_RCC_GetClockConfig+0x5c>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80016d4:	4b09      	ldr	r3, [pc, #36]	; (80016fc <HAL_RCC_GetClockConfig+0x5c>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	08db      	lsrs	r3, r3, #3
 80016da:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80016e2:	4b07      	ldr	r3, [pc, #28]	; (8001700 <HAL_RCC_GetClockConfig+0x60>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0207 	and.w	r2, r3, #7
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	601a      	str	r2, [r3, #0]
}
 80016ee:	bf00      	nop
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	40023800 	.word	0x40023800
 8001700:	40023c00 	.word	0x40023c00

08001704 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d101      	bne.n	8001716 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e041      	b.n	800179a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b00      	cmp	r3, #0
 8001720:	d106      	bne.n	8001730 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2200      	movs	r2, #0
 8001726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f000 f839 	bl	80017a2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2202      	movs	r2, #2
 8001734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	3304      	adds	r3, #4
 8001740:	4619      	mov	r1, r3
 8001742:	4610      	mov	r0, r2
 8001744:	f000 f9ca 	bl	8001adc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2201      	movs	r2, #1
 800174c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2201      	movs	r2, #1
 8001754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2201      	movs	r2, #1
 800175c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2201      	movs	r2, #1
 8001764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2201      	movs	r2, #1
 800176c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2201      	movs	r2, #1
 8001774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2201      	movs	r2, #1
 800177c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2201      	movs	r2, #1
 8001784:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2201      	movs	r2, #1
 8001794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
	...

080017b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d001      	beq.n	80017d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e044      	b.n	800185a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2202      	movs	r2, #2
 80017d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	68da      	ldr	r2, [r3, #12]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f042 0201 	orr.w	r2, r2, #1
 80017e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a1e      	ldr	r2, [pc, #120]	; (8001868 <HAL_TIM_Base_Start_IT+0xb0>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d018      	beq.n	8001824 <HAL_TIM_Base_Start_IT+0x6c>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017fa:	d013      	beq.n	8001824 <HAL_TIM_Base_Start_IT+0x6c>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a1a      	ldr	r2, [pc, #104]	; (800186c <HAL_TIM_Base_Start_IT+0xb4>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d00e      	beq.n	8001824 <HAL_TIM_Base_Start_IT+0x6c>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a19      	ldr	r2, [pc, #100]	; (8001870 <HAL_TIM_Base_Start_IT+0xb8>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d009      	beq.n	8001824 <HAL_TIM_Base_Start_IT+0x6c>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a17      	ldr	r2, [pc, #92]	; (8001874 <HAL_TIM_Base_Start_IT+0xbc>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d004      	beq.n	8001824 <HAL_TIM_Base_Start_IT+0x6c>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a16      	ldr	r2, [pc, #88]	; (8001878 <HAL_TIM_Base_Start_IT+0xc0>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d111      	bne.n	8001848 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2b06      	cmp	r3, #6
 8001834:	d010      	beq.n	8001858 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f042 0201 	orr.w	r2, r2, #1
 8001844:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001846:	e007      	b.n	8001858 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f042 0201 	orr.w	r2, r2, #1
 8001856:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001858:	2300      	movs	r3, #0
}
 800185a:	4618      	mov	r0, r3
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	40010000 	.word	0x40010000
 800186c:	40000400 	.word	0x40000400
 8001870:	40000800 	.word	0x40000800
 8001874:	40000c00 	.word	0x40000c00
 8001878:	40014000 	.word	0x40014000

0800187c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	691b      	ldr	r3, [r3, #16]
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b02      	cmp	r3, #2
 8001890:	d122      	bne.n	80018d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	f003 0302 	and.w	r3, r3, #2
 800189c:	2b02      	cmp	r3, #2
 800189e:	d11b      	bne.n	80018d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f06f 0202 	mvn.w	r2, #2
 80018a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2201      	movs	r2, #1
 80018ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	699b      	ldr	r3, [r3, #24]
 80018b6:	f003 0303 	and.w	r3, r3, #3
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d003      	beq.n	80018c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f000 f8ee 	bl	8001aa0 <HAL_TIM_IC_CaptureCallback>
 80018c4:	e005      	b.n	80018d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f000 f8e0 	bl	8001a8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f000 f8f1 	bl	8001ab4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	2b04      	cmp	r3, #4
 80018e4:	d122      	bne.n	800192c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	d11b      	bne.n	800192c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f06f 0204 	mvn.w	r2, #4
 80018fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2202      	movs	r2, #2
 8001902:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800190e:	2b00      	cmp	r3, #0
 8001910:	d003      	beq.n	800191a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f000 f8c4 	bl	8001aa0 <HAL_TIM_IC_CaptureCallback>
 8001918:	e005      	b.n	8001926 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f000 f8b6 	bl	8001a8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f000 f8c7 	bl	8001ab4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	f003 0308 	and.w	r3, r3, #8
 8001936:	2b08      	cmp	r3, #8
 8001938:	d122      	bne.n	8001980 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	f003 0308 	and.w	r3, r3, #8
 8001944:	2b08      	cmp	r3, #8
 8001946:	d11b      	bne.n	8001980 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f06f 0208 	mvn.w	r2, #8
 8001950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2204      	movs	r2, #4
 8001956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	69db      	ldr	r3, [r3, #28]
 800195e:	f003 0303 	and.w	r3, r3, #3
 8001962:	2b00      	cmp	r3, #0
 8001964:	d003      	beq.n	800196e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f000 f89a 	bl	8001aa0 <HAL_TIM_IC_CaptureCallback>
 800196c:	e005      	b.n	800197a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f000 f88c 	bl	8001a8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 f89d 	bl	8001ab4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	691b      	ldr	r3, [r3, #16]
 8001986:	f003 0310 	and.w	r3, r3, #16
 800198a:	2b10      	cmp	r3, #16
 800198c:	d122      	bne.n	80019d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	f003 0310 	and.w	r3, r3, #16
 8001998:	2b10      	cmp	r3, #16
 800199a:	d11b      	bne.n	80019d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f06f 0210 	mvn.w	r2, #16
 80019a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2208      	movs	r2, #8
 80019aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d003      	beq.n	80019c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f000 f870 	bl	8001aa0 <HAL_TIM_IC_CaptureCallback>
 80019c0:	e005      	b.n	80019ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f000 f862 	bl	8001a8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f000 f873 	bl	8001ab4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2200      	movs	r2, #0
 80019d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d10e      	bne.n	8001a00 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d107      	bne.n	8001a00 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f06f 0201 	mvn.w	r2, #1
 80019f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f7fe fe48 	bl	8000690 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	691b      	ldr	r3, [r3, #16]
 8001a06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a0a:	2b80      	cmp	r3, #128	; 0x80
 8001a0c:	d10e      	bne.n	8001a2c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a18:	2b80      	cmp	r3, #128	; 0x80
 8001a1a:	d107      	bne.n	8001a2c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f000 f8e2 	bl	8001bf0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a36:	2b40      	cmp	r3, #64	; 0x40
 8001a38:	d10e      	bne.n	8001a58 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a44:	2b40      	cmp	r3, #64	; 0x40
 8001a46:	d107      	bne.n	8001a58 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001a50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f000 f838 	bl	8001ac8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	691b      	ldr	r3, [r3, #16]
 8001a5e:	f003 0320 	and.w	r3, r3, #32
 8001a62:	2b20      	cmp	r3, #32
 8001a64:	d10e      	bne.n	8001a84 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	f003 0320 	and.w	r3, r3, #32
 8001a70:	2b20      	cmp	r3, #32
 8001a72:	d107      	bne.n	8001a84 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f06f 0220 	mvn.w	r2, #32
 8001a7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f000 f8ac 	bl	8001bdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001a84:	bf00      	nop
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a34      	ldr	r2, [pc, #208]	; (8001bc0 <TIM_Base_SetConfig+0xe4>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d00f      	beq.n	8001b14 <TIM_Base_SetConfig+0x38>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001afa:	d00b      	beq.n	8001b14 <TIM_Base_SetConfig+0x38>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a31      	ldr	r2, [pc, #196]	; (8001bc4 <TIM_Base_SetConfig+0xe8>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d007      	beq.n	8001b14 <TIM_Base_SetConfig+0x38>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a30      	ldr	r2, [pc, #192]	; (8001bc8 <TIM_Base_SetConfig+0xec>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d003      	beq.n	8001b14 <TIM_Base_SetConfig+0x38>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a2f      	ldr	r2, [pc, #188]	; (8001bcc <TIM_Base_SetConfig+0xf0>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d108      	bne.n	8001b26 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	68fa      	ldr	r2, [r7, #12]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a25      	ldr	r2, [pc, #148]	; (8001bc0 <TIM_Base_SetConfig+0xe4>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d01b      	beq.n	8001b66 <TIM_Base_SetConfig+0x8a>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b34:	d017      	beq.n	8001b66 <TIM_Base_SetConfig+0x8a>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a22      	ldr	r2, [pc, #136]	; (8001bc4 <TIM_Base_SetConfig+0xe8>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d013      	beq.n	8001b66 <TIM_Base_SetConfig+0x8a>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a21      	ldr	r2, [pc, #132]	; (8001bc8 <TIM_Base_SetConfig+0xec>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d00f      	beq.n	8001b66 <TIM_Base_SetConfig+0x8a>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a20      	ldr	r2, [pc, #128]	; (8001bcc <TIM_Base_SetConfig+0xf0>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d00b      	beq.n	8001b66 <TIM_Base_SetConfig+0x8a>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a1f      	ldr	r2, [pc, #124]	; (8001bd0 <TIM_Base_SetConfig+0xf4>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d007      	beq.n	8001b66 <TIM_Base_SetConfig+0x8a>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a1e      	ldr	r2, [pc, #120]	; (8001bd4 <TIM_Base_SetConfig+0xf8>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d003      	beq.n	8001b66 <TIM_Base_SetConfig+0x8a>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a1d      	ldr	r2, [pc, #116]	; (8001bd8 <TIM_Base_SetConfig+0xfc>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d108      	bne.n	8001b78 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	695b      	ldr	r3, [r3, #20]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	689a      	ldr	r2, [r3, #8]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	4a08      	ldr	r2, [pc, #32]	; (8001bc0 <TIM_Base_SetConfig+0xe4>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d103      	bne.n	8001bac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	691a      	ldr	r2, [r3, #16]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	615a      	str	r2, [r3, #20]
}
 8001bb2:	bf00      	nop
 8001bb4:	3714      	adds	r7, #20
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	40010000 	.word	0x40010000
 8001bc4:	40000400 	.word	0x40000400
 8001bc8:	40000800 	.word	0x40000800
 8001bcc:	40000c00 	.word	0x40000c00
 8001bd0:	40014000 	.word	0x40014000
 8001bd4:	40014400 	.word	0x40014400
 8001bd8:	40014800 	.word	0x40014800

08001bdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <__NVIC_SetPriority>:
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	6039      	str	r1, [r7, #0]
 8001c0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	db0a      	blt.n	8001c2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	b2da      	uxtb	r2, r3
 8001c1c:	490c      	ldr	r1, [pc, #48]	; (8001c50 <__NVIC_SetPriority+0x4c>)
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	0112      	lsls	r2, r2, #4
 8001c24:	b2d2      	uxtb	r2, r2
 8001c26:	440b      	add	r3, r1
 8001c28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001c2c:	e00a      	b.n	8001c44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	4908      	ldr	r1, [pc, #32]	; (8001c54 <__NVIC_SetPriority+0x50>)
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	f003 030f 	and.w	r3, r3, #15
 8001c3a:	3b04      	subs	r3, #4
 8001c3c:	0112      	lsls	r2, r2, #4
 8001c3e:	b2d2      	uxtb	r2, r2
 8001c40:	440b      	add	r3, r1
 8001c42:	761a      	strb	r2, [r3, #24]
}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	e000e100 	.word	0xe000e100
 8001c54:	e000ed00 	.word	0xe000ed00

08001c58 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001c5c:	4b05      	ldr	r3, [pc, #20]	; (8001c74 <SysTick_Handler+0x1c>)
 8001c5e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001c60:	f001 fcfe 	bl	8003660 <xTaskGetSchedulerState>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d001      	beq.n	8001c6e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8001c6a:	f002 fae5 	bl	8004238 <xPortSysTickHandler>
  }
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	e000e010 	.word	0xe000e010

08001c78 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	f06f 0004 	mvn.w	r0, #4
 8001c82:	f7ff ffbf 	bl	8001c04 <__NVIC_SetPriority>
#endif
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c92:	f3ef 8305 	mrs	r3, IPSR
 8001c96:	603b      	str	r3, [r7, #0]
  return(result);
 8001c98:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d003      	beq.n	8001ca6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001c9e:	f06f 0305 	mvn.w	r3, #5
 8001ca2:	607b      	str	r3, [r7, #4]
 8001ca4:	e00c      	b.n	8001cc0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001ca6:	4b0a      	ldr	r3, [pc, #40]	; (8001cd0 <osKernelInitialize+0x44>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d105      	bne.n	8001cba <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001cae:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <osKernelInitialize+0x44>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	607b      	str	r3, [r7, #4]
 8001cb8:	e002      	b.n	8001cc0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cbe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001cc0:	687b      	ldr	r3, [r7, #4]
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	2000002c 	.word	0x2000002c

08001cd4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001cda:	f3ef 8305 	mrs	r3, IPSR
 8001cde:	603b      	str	r3, [r7, #0]
  return(result);
 8001ce0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d003      	beq.n	8001cee <osKernelStart+0x1a>
    stat = osErrorISR;
 8001ce6:	f06f 0305 	mvn.w	r3, #5
 8001cea:	607b      	str	r3, [r7, #4]
 8001cec:	e010      	b.n	8001d10 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001cee:	4b0b      	ldr	r3, [pc, #44]	; (8001d1c <osKernelStart+0x48>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d109      	bne.n	8001d0a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001cf6:	f7ff ffbf 	bl	8001c78 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001cfa:	4b08      	ldr	r3, [pc, #32]	; (8001d1c <osKernelStart+0x48>)
 8001cfc:	2202      	movs	r2, #2
 8001cfe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001d00:	f001 f866 	bl	8002dd0 <vTaskStartScheduler>
      stat = osOK;
 8001d04:	2300      	movs	r3, #0
 8001d06:	607b      	str	r3, [r7, #4]
 8001d08:	e002      	b.n	8001d10 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8001d0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d0e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001d10:	687b      	ldr	r3, [r7, #4]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	2000002c 	.word	0x2000002c

08001d20 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08e      	sub	sp, #56	; 0x38
 8001d24:	af04      	add	r7, sp, #16
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d30:	f3ef 8305 	mrs	r3, IPSR
 8001d34:	617b      	str	r3, [r7, #20]
  return(result);
 8001d36:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d17e      	bne.n	8001e3a <osThreadNew+0x11a>
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d07b      	beq.n	8001e3a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8001d42:	2380      	movs	r3, #128	; 0x80
 8001d44:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8001d46:	2318      	movs	r3, #24
 8001d48:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8001d4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d52:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d045      	beq.n	8001de6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d002      	beq.n	8001d68 <osThreadNew+0x48>
        name = attr->name;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d002      	beq.n	8001d76 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d008      	beq.n	8001d8e <osThreadNew+0x6e>
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	2b38      	cmp	r3, #56	; 0x38
 8001d80:	d805      	bhi.n	8001d8e <osThreadNew+0x6e>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <osThreadNew+0x72>
        return (NULL);
 8001d8e:	2300      	movs	r3, #0
 8001d90:	e054      	b.n	8001e3c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	695b      	ldr	r3, [r3, #20]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d003      	beq.n	8001da2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	695b      	ldr	r3, [r3, #20]
 8001d9e:	089b      	lsrs	r3, r3, #2
 8001da0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d00e      	beq.n	8001dc8 <osThreadNew+0xa8>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	2b5b      	cmp	r3, #91	; 0x5b
 8001db0:	d90a      	bls.n	8001dc8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d006      	beq.n	8001dc8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d002      	beq.n	8001dc8 <osThreadNew+0xa8>
        mem = 1;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	61bb      	str	r3, [r7, #24]
 8001dc6:	e010      	b.n	8001dea <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d10c      	bne.n	8001dea <osThreadNew+0xca>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d108      	bne.n	8001dea <osThreadNew+0xca>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d104      	bne.n	8001dea <osThreadNew+0xca>
          mem = 0;
 8001de0:	2300      	movs	r3, #0
 8001de2:	61bb      	str	r3, [r7, #24]
 8001de4:	e001      	b.n	8001dea <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8001de6:	2300      	movs	r3, #0
 8001de8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d110      	bne.n	8001e12 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001df8:	9202      	str	r2, [sp, #8]
 8001dfa:	9301      	str	r3, [sp, #4]
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	9300      	str	r3, [sp, #0]
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	6a3a      	ldr	r2, [r7, #32]
 8001e04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001e06:	68f8      	ldr	r0, [r7, #12]
 8001e08:	f000 fe0c 	bl	8002a24 <xTaskCreateStatic>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	613b      	str	r3, [r7, #16]
 8001e10:	e013      	b.n	8001e3a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d110      	bne.n	8001e3a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001e18:	6a3b      	ldr	r3, [r7, #32]
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	f107 0310 	add.w	r3, r7, #16
 8001e20:	9301      	str	r3, [sp, #4]
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	f000 fe57 	bl	8002ade <xTaskCreate>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d001      	beq.n	8001e3a <osThreadNew+0x11a>
            hTask = NULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001e3a:	693b      	ldr	r3, [r7, #16]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3728      	adds	r7, #40	; 0x28
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e4c:	f3ef 8305 	mrs	r3, IPSR
 8001e50:	60bb      	str	r3, [r7, #8]
  return(result);
 8001e52:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d003      	beq.n	8001e60 <osDelay+0x1c>
    stat = osErrorISR;
 8001e58:	f06f 0305 	mvn.w	r3, #5
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	e007      	b.n	8001e70 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8001e60:	2300      	movs	r3, #0
 8001e62:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d002      	beq.n	8001e70 <osDelay+0x2c>
      vTaskDelay(ticks);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f000 ff7c 	bl	8002d68 <vTaskDelay>
    }
  }

  return (stat);
 8001e70:	68fb      	ldr	r3, [r7, #12]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
	...

08001e7c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4a07      	ldr	r2, [pc, #28]	; (8001ea8 <vApplicationGetIdleTaskMemory+0x2c>)
 8001e8c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	4a06      	ldr	r2, [pc, #24]	; (8001eac <vApplicationGetIdleTaskMemory+0x30>)
 8001e92:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2280      	movs	r2, #128	; 0x80
 8001e98:	601a      	str	r2, [r3, #0]
}
 8001e9a:	bf00      	nop
 8001e9c:	3714      	adds	r7, #20
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	20000030 	.word	0x20000030
 8001eac:	2000008c 	.word	0x2000008c

08001eb0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	4a07      	ldr	r2, [pc, #28]	; (8001edc <vApplicationGetTimerTaskMemory+0x2c>)
 8001ec0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	4a06      	ldr	r2, [pc, #24]	; (8001ee0 <vApplicationGetTimerTaskMemory+0x30>)
 8001ec6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ece:	601a      	str	r2, [r3, #0]
}
 8001ed0:	bf00      	nop
 8001ed2:	3714      	adds	r7, #20
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr
 8001edc:	2000028c 	.word	0x2000028c
 8001ee0:	200002e8 	.word	0x200002e8

08001ee4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f103 0208 	add.w	r2, r3, #8
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001efc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f103 0208 	add.w	r2, r3, #8
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f103 0208 	add.w	r2, r3, #8
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001f32:	bf00      	nop
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001f3e:	b480      	push	{r7}
 8001f40:	b085      	sub	sp, #20
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
 8001f46:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	683a      	ldr	r2, [r7, #0]
 8001f68:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	1c5a      	adds	r2, r3, #1
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	601a      	str	r2, [r3, #0]
}
 8001f7a:	bf00      	nop
 8001f7c:	3714      	adds	r7, #20
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr

08001f86 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001f86:	b480      	push	{r7}
 8001f88:	b085      	sub	sp, #20
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
 8001f8e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f9c:	d103      	bne.n	8001fa6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	e00c      	b.n	8001fc0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	3308      	adds	r3, #8
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	e002      	b.n	8001fb4 <vListInsert+0x2e>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	60fb      	str	r3, [r7, #12]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	68ba      	ldr	r2, [r7, #8]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d2f6      	bcs.n	8001fae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	685a      	ldr	r2, [r3, #4]
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	683a      	ldr	r2, [r7, #0]
 8001fce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	683a      	ldr	r2, [r7, #0]
 8001fda:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	1c5a      	adds	r2, r3, #1
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	601a      	str	r2, [r3, #0]
}
 8001fec:	bf00      	nop
 8001fee:	3714      	adds	r7, #20
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	6892      	ldr	r2, [r2, #8]
 800200e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	6852      	ldr	r2, [r2, #4]
 8002018:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	429a      	cmp	r2, r3
 8002022:	d103      	bne.n	800202c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689a      	ldr	r2, [r3, #8]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	1e5a      	subs	r2, r3, #1
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3714      	adds	r7, #20
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d10a      	bne.n	8002076 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002064:	f383 8811 	msr	BASEPRI, r3
 8002068:	f3bf 8f6f 	isb	sy
 800206c:	f3bf 8f4f 	dsb	sy
 8002070:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002072:	bf00      	nop
 8002074:	e7fe      	b.n	8002074 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002076:	f002 f84d 	bl	8004114 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002082:	68f9      	ldr	r1, [r7, #12]
 8002084:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002086:	fb01 f303 	mul.w	r3, r1, r3
 800208a:	441a      	add	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2200      	movs	r2, #0
 8002094:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a6:	3b01      	subs	r3, #1
 80020a8:	68f9      	ldr	r1, [r7, #12]
 80020aa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80020ac:	fb01 f303 	mul.w	r3, r1, r3
 80020b0:	441a      	add	r2, r3
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	22ff      	movs	r2, #255	; 0xff
 80020ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	22ff      	movs	r2, #255	; 0xff
 80020c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d114      	bne.n	80020f6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	691b      	ldr	r3, [r3, #16]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d01a      	beq.n	800210a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	3310      	adds	r3, #16
 80020d8:	4618      	mov	r0, r3
 80020da:	f001 f903 	bl	80032e4 <xTaskRemoveFromEventList>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d012      	beq.n	800210a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80020e4:	4b0c      	ldr	r3, [pc, #48]	; (8002118 <xQueueGenericReset+0xcc>)
 80020e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	f3bf 8f4f 	dsb	sy
 80020f0:	f3bf 8f6f 	isb	sy
 80020f4:	e009      	b.n	800210a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	3310      	adds	r3, #16
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff fef2 	bl	8001ee4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	3324      	adds	r3, #36	; 0x24
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff feed 	bl	8001ee4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800210a:	f002 f833 	bl	8004174 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800210e:	2301      	movs	r3, #1
}
 8002110:	4618      	mov	r0, r3
 8002112:	3710      	adds	r7, #16
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	e000ed04 	.word	0xe000ed04

0800211c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08e      	sub	sp, #56	; 0x38
 8002120:	af02      	add	r7, sp, #8
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
 8002128:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d10a      	bne.n	8002146 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002134:	f383 8811 	msr	BASEPRI, r3
 8002138:	f3bf 8f6f 	isb	sy
 800213c:	f3bf 8f4f 	dsb	sy
 8002140:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002142:	bf00      	nop
 8002144:	e7fe      	b.n	8002144 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d10a      	bne.n	8002162 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800214c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002150:	f383 8811 	msr	BASEPRI, r3
 8002154:	f3bf 8f6f 	isb	sy
 8002158:	f3bf 8f4f 	dsb	sy
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800215e:	bf00      	nop
 8002160:	e7fe      	b.n	8002160 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d002      	beq.n	800216e <xQueueGenericCreateStatic+0x52>
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <xQueueGenericCreateStatic+0x56>
 800216e:	2301      	movs	r3, #1
 8002170:	e000      	b.n	8002174 <xQueueGenericCreateStatic+0x58>
 8002172:	2300      	movs	r3, #0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d10a      	bne.n	800218e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800217c:	f383 8811 	msr	BASEPRI, r3
 8002180:	f3bf 8f6f 	isb	sy
 8002184:	f3bf 8f4f 	dsb	sy
 8002188:	623b      	str	r3, [r7, #32]
}
 800218a:	bf00      	nop
 800218c:	e7fe      	b.n	800218c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d102      	bne.n	800219a <xQueueGenericCreateStatic+0x7e>
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <xQueueGenericCreateStatic+0x82>
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <xQueueGenericCreateStatic+0x84>
 800219e:	2300      	movs	r3, #0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d10a      	bne.n	80021ba <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80021a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021a8:	f383 8811 	msr	BASEPRI, r3
 80021ac:	f3bf 8f6f 	isb	sy
 80021b0:	f3bf 8f4f 	dsb	sy
 80021b4:	61fb      	str	r3, [r7, #28]
}
 80021b6:	bf00      	nop
 80021b8:	e7fe      	b.n	80021b8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80021ba:	2350      	movs	r3, #80	; 0x50
 80021bc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	2b50      	cmp	r3, #80	; 0x50
 80021c2:	d00a      	beq.n	80021da <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80021c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021c8:	f383 8811 	msr	BASEPRI, r3
 80021cc:	f3bf 8f6f 	isb	sy
 80021d0:	f3bf 8f4f 	dsb	sy
 80021d4:	61bb      	str	r3, [r7, #24]
}
 80021d6:	bf00      	nop
 80021d8:	e7fe      	b.n	80021d8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80021da:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80021e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d00d      	beq.n	8002202 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80021e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80021ee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80021f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	4613      	mov	r3, r2
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	68b9      	ldr	r1, [r7, #8]
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f000 f805 	bl	800220c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002204:	4618      	mov	r0, r3
 8002206:	3730      	adds	r7, #48	; 0x30
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
 8002218:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d103      	bne.n	8002228 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	601a      	str	r2, [r3, #0]
 8002226:	e002      	b.n	800222e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	68fa      	ldr	r2, [r7, #12]
 8002232:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	68ba      	ldr	r2, [r7, #8]
 8002238:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800223a:	2101      	movs	r1, #1
 800223c:	69b8      	ldr	r0, [r7, #24]
 800223e:	f7ff ff05 	bl	800204c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	78fa      	ldrb	r2, [r7, #3]
 8002246:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800224a:	bf00      	nop
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
	...

08002254 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b08e      	sub	sp, #56	; 0x38
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]
 8002260:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002262:	2300      	movs	r3, #0
 8002264:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800226a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10a      	bne.n	8002286 <xQueueGenericSend+0x32>
	__asm volatile
 8002270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002274:	f383 8811 	msr	BASEPRI, r3
 8002278:	f3bf 8f6f 	isb	sy
 800227c:	f3bf 8f4f 	dsb	sy
 8002280:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002282:	bf00      	nop
 8002284:	e7fe      	b.n	8002284 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d103      	bne.n	8002294 <xQueueGenericSend+0x40>
 800228c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800228e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002290:	2b00      	cmp	r3, #0
 8002292:	d101      	bne.n	8002298 <xQueueGenericSend+0x44>
 8002294:	2301      	movs	r3, #1
 8002296:	e000      	b.n	800229a <xQueueGenericSend+0x46>
 8002298:	2300      	movs	r3, #0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d10a      	bne.n	80022b4 <xQueueGenericSend+0x60>
	__asm volatile
 800229e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022a2:	f383 8811 	msr	BASEPRI, r3
 80022a6:	f3bf 8f6f 	isb	sy
 80022aa:	f3bf 8f4f 	dsb	sy
 80022ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 80022b0:	bf00      	nop
 80022b2:	e7fe      	b.n	80022b2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d103      	bne.n	80022c2 <xQueueGenericSend+0x6e>
 80022ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d101      	bne.n	80022c6 <xQueueGenericSend+0x72>
 80022c2:	2301      	movs	r3, #1
 80022c4:	e000      	b.n	80022c8 <xQueueGenericSend+0x74>
 80022c6:	2300      	movs	r3, #0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d10a      	bne.n	80022e2 <xQueueGenericSend+0x8e>
	__asm volatile
 80022cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022d0:	f383 8811 	msr	BASEPRI, r3
 80022d4:	f3bf 8f6f 	isb	sy
 80022d8:	f3bf 8f4f 	dsb	sy
 80022dc:	623b      	str	r3, [r7, #32]
}
 80022de:	bf00      	nop
 80022e0:	e7fe      	b.n	80022e0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80022e2:	f001 f9bd 	bl	8003660 <xTaskGetSchedulerState>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d102      	bne.n	80022f2 <xQueueGenericSend+0x9e>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d101      	bne.n	80022f6 <xQueueGenericSend+0xa2>
 80022f2:	2301      	movs	r3, #1
 80022f4:	e000      	b.n	80022f8 <xQueueGenericSend+0xa4>
 80022f6:	2300      	movs	r3, #0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d10a      	bne.n	8002312 <xQueueGenericSend+0xbe>
	__asm volatile
 80022fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002300:	f383 8811 	msr	BASEPRI, r3
 8002304:	f3bf 8f6f 	isb	sy
 8002308:	f3bf 8f4f 	dsb	sy
 800230c:	61fb      	str	r3, [r7, #28]
}
 800230e:	bf00      	nop
 8002310:	e7fe      	b.n	8002310 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002312:	f001 feff 	bl	8004114 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002318:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800231a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800231c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800231e:	429a      	cmp	r2, r3
 8002320:	d302      	bcc.n	8002328 <xQueueGenericSend+0xd4>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	2b02      	cmp	r3, #2
 8002326:	d129      	bne.n	800237c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002328:	683a      	ldr	r2, [r7, #0]
 800232a:	68b9      	ldr	r1, [r7, #8]
 800232c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800232e:	f000 fa0b 	bl	8002748 <prvCopyDataToQueue>
 8002332:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002338:	2b00      	cmp	r3, #0
 800233a:	d010      	beq.n	800235e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800233c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800233e:	3324      	adds	r3, #36	; 0x24
 8002340:	4618      	mov	r0, r3
 8002342:	f000 ffcf 	bl	80032e4 <xTaskRemoveFromEventList>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d013      	beq.n	8002374 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800234c:	4b3f      	ldr	r3, [pc, #252]	; (800244c <xQueueGenericSend+0x1f8>)
 800234e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	f3bf 8f4f 	dsb	sy
 8002358:	f3bf 8f6f 	isb	sy
 800235c:	e00a      	b.n	8002374 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800235e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002360:	2b00      	cmp	r3, #0
 8002362:	d007      	beq.n	8002374 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002364:	4b39      	ldr	r3, [pc, #228]	; (800244c <xQueueGenericSend+0x1f8>)
 8002366:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	f3bf 8f4f 	dsb	sy
 8002370:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002374:	f001 fefe 	bl	8004174 <vPortExitCritical>
				return pdPASS;
 8002378:	2301      	movs	r3, #1
 800237a:	e063      	b.n	8002444 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d103      	bne.n	800238a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002382:	f001 fef7 	bl	8004174 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002386:	2300      	movs	r3, #0
 8002388:	e05c      	b.n	8002444 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800238a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800238c:	2b00      	cmp	r3, #0
 800238e:	d106      	bne.n	800239e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	4618      	mov	r0, r3
 8002396:	f001 f809 	bl	80033ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800239a:	2301      	movs	r3, #1
 800239c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800239e:	f001 fee9 	bl	8004174 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80023a2:	f000 fd7b 	bl	8002e9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80023a6:	f001 feb5 	bl	8004114 <vPortEnterCritical>
 80023aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80023b0:	b25b      	sxtb	r3, r3
 80023b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023b6:	d103      	bne.n	80023c0 <xQueueGenericSend+0x16c>
 80023b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80023c6:	b25b      	sxtb	r3, r3
 80023c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023cc:	d103      	bne.n	80023d6 <xQueueGenericSend+0x182>
 80023ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023d0:	2200      	movs	r2, #0
 80023d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80023d6:	f001 fecd 	bl	8004174 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80023da:	1d3a      	adds	r2, r7, #4
 80023dc:	f107 0314 	add.w	r3, r7, #20
 80023e0:	4611      	mov	r1, r2
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 fff8 	bl	80033d8 <xTaskCheckForTimeOut>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d124      	bne.n	8002438 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80023ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80023f0:	f000 faa2 	bl	8002938 <prvIsQueueFull>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d018      	beq.n	800242c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80023fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023fc:	3310      	adds	r3, #16
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	4611      	mov	r1, r2
 8002402:	4618      	mov	r0, r3
 8002404:	f000 ff1e 	bl	8003244 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002408:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800240a:	f000 fa2d 	bl	8002868 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800240e:	f000 fd53 	bl	8002eb8 <xTaskResumeAll>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	f47f af7c 	bne.w	8002312 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800241a:	4b0c      	ldr	r3, [pc, #48]	; (800244c <xQueueGenericSend+0x1f8>)
 800241c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	f3bf 8f4f 	dsb	sy
 8002426:	f3bf 8f6f 	isb	sy
 800242a:	e772      	b.n	8002312 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800242c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800242e:	f000 fa1b 	bl	8002868 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002432:	f000 fd41 	bl	8002eb8 <xTaskResumeAll>
 8002436:	e76c      	b.n	8002312 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002438:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800243a:	f000 fa15 	bl	8002868 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800243e:	f000 fd3b 	bl	8002eb8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002442:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002444:	4618      	mov	r0, r3
 8002446:	3738      	adds	r7, #56	; 0x38
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	e000ed04 	.word	0xe000ed04

08002450 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b090      	sub	sp, #64	; 0x40
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
 800245c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002464:	2b00      	cmp	r3, #0
 8002466:	d10a      	bne.n	800247e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800246c:	f383 8811 	msr	BASEPRI, r3
 8002470:	f3bf 8f6f 	isb	sy
 8002474:	f3bf 8f4f 	dsb	sy
 8002478:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800247a:	bf00      	nop
 800247c:	e7fe      	b.n	800247c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d103      	bne.n	800248c <xQueueGenericSendFromISR+0x3c>
 8002484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002488:	2b00      	cmp	r3, #0
 800248a:	d101      	bne.n	8002490 <xQueueGenericSendFromISR+0x40>
 800248c:	2301      	movs	r3, #1
 800248e:	e000      	b.n	8002492 <xQueueGenericSendFromISR+0x42>
 8002490:	2300      	movs	r3, #0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d10a      	bne.n	80024ac <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800249a:	f383 8811 	msr	BASEPRI, r3
 800249e:	f3bf 8f6f 	isb	sy
 80024a2:	f3bf 8f4f 	dsb	sy
 80024a6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80024a8:	bf00      	nop
 80024aa:	e7fe      	b.n	80024aa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d103      	bne.n	80024ba <xQueueGenericSendFromISR+0x6a>
 80024b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d101      	bne.n	80024be <xQueueGenericSendFromISR+0x6e>
 80024ba:	2301      	movs	r3, #1
 80024bc:	e000      	b.n	80024c0 <xQueueGenericSendFromISR+0x70>
 80024be:	2300      	movs	r3, #0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10a      	bne.n	80024da <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80024c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024c8:	f383 8811 	msr	BASEPRI, r3
 80024cc:	f3bf 8f6f 	isb	sy
 80024d0:	f3bf 8f4f 	dsb	sy
 80024d4:	623b      	str	r3, [r7, #32]
}
 80024d6:	bf00      	nop
 80024d8:	e7fe      	b.n	80024d8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80024da:	f001 fefd 	bl	80042d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80024de:	f3ef 8211 	mrs	r2, BASEPRI
 80024e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024e6:	f383 8811 	msr	BASEPRI, r3
 80024ea:	f3bf 8f6f 	isb	sy
 80024ee:	f3bf 8f4f 	dsb	sy
 80024f2:	61fa      	str	r2, [r7, #28]
 80024f4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80024f6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80024f8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80024fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002502:	429a      	cmp	r2, r3
 8002504:	d302      	bcc.n	800250c <xQueueGenericSendFromISR+0xbc>
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	2b02      	cmp	r3, #2
 800250a:	d12f      	bne.n	800256c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800250c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800250e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002512:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800251a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	68b9      	ldr	r1, [r7, #8]
 8002520:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002522:	f000 f911 	bl	8002748 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002526:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800252a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800252e:	d112      	bne.n	8002556 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002534:	2b00      	cmp	r3, #0
 8002536:	d016      	beq.n	8002566 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800253a:	3324      	adds	r3, #36	; 0x24
 800253c:	4618      	mov	r0, r3
 800253e:	f000 fed1 	bl	80032e4 <xTaskRemoveFromEventList>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d00e      	beq.n	8002566 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00b      	beq.n	8002566 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	e007      	b.n	8002566 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002556:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800255a:	3301      	adds	r3, #1
 800255c:	b2db      	uxtb	r3, r3
 800255e:	b25a      	sxtb	r2, r3
 8002560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002562:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002566:	2301      	movs	r3, #1
 8002568:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800256a:	e001      	b.n	8002570 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800256c:	2300      	movs	r3, #0
 800256e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002570:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002572:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800257a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800257c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800257e:	4618      	mov	r0, r3
 8002580:	3740      	adds	r7, #64	; 0x40
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
	...

08002588 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b08c      	sub	sp, #48	; 0x30
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002594:	2300      	movs	r3, #0
 8002596:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800259c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10a      	bne.n	80025b8 <xQueueReceive+0x30>
	__asm volatile
 80025a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025a6:	f383 8811 	msr	BASEPRI, r3
 80025aa:	f3bf 8f6f 	isb	sy
 80025ae:	f3bf 8f4f 	dsb	sy
 80025b2:	623b      	str	r3, [r7, #32]
}
 80025b4:	bf00      	nop
 80025b6:	e7fe      	b.n	80025b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d103      	bne.n	80025c6 <xQueueReceive+0x3e>
 80025be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <xQueueReceive+0x42>
 80025c6:	2301      	movs	r3, #1
 80025c8:	e000      	b.n	80025cc <xQueueReceive+0x44>
 80025ca:	2300      	movs	r3, #0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d10a      	bne.n	80025e6 <xQueueReceive+0x5e>
	__asm volatile
 80025d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025d4:	f383 8811 	msr	BASEPRI, r3
 80025d8:	f3bf 8f6f 	isb	sy
 80025dc:	f3bf 8f4f 	dsb	sy
 80025e0:	61fb      	str	r3, [r7, #28]
}
 80025e2:	bf00      	nop
 80025e4:	e7fe      	b.n	80025e4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80025e6:	f001 f83b 	bl	8003660 <xTaskGetSchedulerState>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d102      	bne.n	80025f6 <xQueueReceive+0x6e>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d101      	bne.n	80025fa <xQueueReceive+0x72>
 80025f6:	2301      	movs	r3, #1
 80025f8:	e000      	b.n	80025fc <xQueueReceive+0x74>
 80025fa:	2300      	movs	r3, #0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d10a      	bne.n	8002616 <xQueueReceive+0x8e>
	__asm volatile
 8002600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002604:	f383 8811 	msr	BASEPRI, r3
 8002608:	f3bf 8f6f 	isb	sy
 800260c:	f3bf 8f4f 	dsb	sy
 8002610:	61bb      	str	r3, [r7, #24]
}
 8002612:	bf00      	nop
 8002614:	e7fe      	b.n	8002614 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002616:	f001 fd7d 	bl	8004114 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800261a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800261c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800261e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002622:	2b00      	cmp	r3, #0
 8002624:	d01f      	beq.n	8002666 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002626:	68b9      	ldr	r1, [r7, #8]
 8002628:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800262a:	f000 f8f7 	bl	800281c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800262e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002630:	1e5a      	subs	r2, r3, #1
 8002632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002634:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00f      	beq.n	800265e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800263e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002640:	3310      	adds	r3, #16
 8002642:	4618      	mov	r0, r3
 8002644:	f000 fe4e 	bl	80032e4 <xTaskRemoveFromEventList>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d007      	beq.n	800265e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800264e:	4b3d      	ldr	r3, [pc, #244]	; (8002744 <xQueueReceive+0x1bc>)
 8002650:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	f3bf 8f4f 	dsb	sy
 800265a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800265e:	f001 fd89 	bl	8004174 <vPortExitCritical>
				return pdPASS;
 8002662:	2301      	movs	r3, #1
 8002664:	e069      	b.n	800273a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d103      	bne.n	8002674 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800266c:	f001 fd82 	bl	8004174 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002670:	2300      	movs	r3, #0
 8002672:	e062      	b.n	800273a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002676:	2b00      	cmp	r3, #0
 8002678:	d106      	bne.n	8002688 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800267a:	f107 0310 	add.w	r3, r7, #16
 800267e:	4618      	mov	r0, r3
 8002680:	f000 fe94 	bl	80033ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002684:	2301      	movs	r3, #1
 8002686:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002688:	f001 fd74 	bl	8004174 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800268c:	f000 fc06 	bl	8002e9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002690:	f001 fd40 	bl	8004114 <vPortEnterCritical>
 8002694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002696:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800269a:	b25b      	sxtb	r3, r3
 800269c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026a0:	d103      	bne.n	80026aa <xQueueReceive+0x122>
 80026a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80026b0:	b25b      	sxtb	r3, r3
 80026b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026b6:	d103      	bne.n	80026c0 <xQueueReceive+0x138>
 80026b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80026c0:	f001 fd58 	bl	8004174 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80026c4:	1d3a      	adds	r2, r7, #4
 80026c6:	f107 0310 	add.w	r3, r7, #16
 80026ca:	4611      	mov	r1, r2
 80026cc:	4618      	mov	r0, r3
 80026ce:	f000 fe83 	bl	80033d8 <xTaskCheckForTimeOut>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d123      	bne.n	8002720 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80026d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026da:	f000 f917 	bl	800290c <prvIsQueueEmpty>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d017      	beq.n	8002714 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80026e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026e6:	3324      	adds	r3, #36	; 0x24
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	4611      	mov	r1, r2
 80026ec:	4618      	mov	r0, r3
 80026ee:	f000 fda9 	bl	8003244 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80026f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026f4:	f000 f8b8 	bl	8002868 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80026f8:	f000 fbde 	bl	8002eb8 <xTaskResumeAll>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d189      	bne.n	8002616 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002702:	4b10      	ldr	r3, [pc, #64]	; (8002744 <xQueueReceive+0x1bc>)
 8002704:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	f3bf 8f4f 	dsb	sy
 800270e:	f3bf 8f6f 	isb	sy
 8002712:	e780      	b.n	8002616 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002714:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002716:	f000 f8a7 	bl	8002868 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800271a:	f000 fbcd 	bl	8002eb8 <xTaskResumeAll>
 800271e:	e77a      	b.n	8002616 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002720:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002722:	f000 f8a1 	bl	8002868 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002726:	f000 fbc7 	bl	8002eb8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800272a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800272c:	f000 f8ee 	bl	800290c <prvIsQueueEmpty>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	f43f af6f 	beq.w	8002616 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002738:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800273a:	4618      	mov	r0, r3
 800273c:	3730      	adds	r7, #48	; 0x30
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	e000ed04 	.word	0xe000ed04

08002748 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800275c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10d      	bne.n	8002782 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d14d      	bne.n	800280a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	4618      	mov	r0, r3
 8002774:	f000 ff92 	bl	800369c <xTaskPriorityDisinherit>
 8002778:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	e043      	b.n	800280a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d119      	bne.n	80027bc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6858      	ldr	r0, [r3, #4]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002790:	461a      	mov	r2, r3
 8002792:	68b9      	ldr	r1, [r7, #8]
 8002794:	f001 ffee 	bl	8004774 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a0:	441a      	add	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d32b      	bcc.n	800280a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	605a      	str	r2, [r3, #4]
 80027ba:	e026      	b.n	800280a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	68d8      	ldr	r0, [r3, #12]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	461a      	mov	r2, r3
 80027c6:	68b9      	ldr	r1, [r7, #8]
 80027c8:	f001 ffd4 	bl	8004774 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	68da      	ldr	r2, [r3, #12]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d4:	425b      	negs	r3, r3
 80027d6:	441a      	add	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	68da      	ldr	r2, [r3, #12]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d207      	bcs.n	80027f8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	689a      	ldr	r2, [r3, #8]
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f0:	425b      	negs	r3, r3
 80027f2:	441a      	add	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d105      	bne.n	800280a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d002      	beq.n	800280a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	3b01      	subs	r3, #1
 8002808:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1c5a      	adds	r2, r3, #1
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002812:	697b      	ldr	r3, [r7, #20]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3718      	adds	r7, #24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282a:	2b00      	cmp	r3, #0
 800282c:	d018      	beq.n	8002860 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68da      	ldr	r2, [r3, #12]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002836:	441a      	add	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	68da      	ldr	r2, [r3, #12]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	429a      	cmp	r2, r3
 8002846:	d303      	bcc.n	8002850 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	68d9      	ldr	r1, [r3, #12]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	461a      	mov	r2, r3
 800285a:	6838      	ldr	r0, [r7, #0]
 800285c:	f001 ff8a 	bl	8004774 <memcpy>
	}
}
 8002860:	bf00      	nop
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002870:	f001 fc50 	bl	8004114 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800287a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800287c:	e011      	b.n	80028a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002882:	2b00      	cmp	r3, #0
 8002884:	d012      	beq.n	80028ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	3324      	adds	r3, #36	; 0x24
 800288a:	4618      	mov	r0, r3
 800288c:	f000 fd2a 	bl	80032e4 <xTaskRemoveFromEventList>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002896:	f000 fe01 	bl	800349c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800289a:	7bfb      	ldrb	r3, [r7, #15]
 800289c:	3b01      	subs	r3, #1
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80028a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	dce9      	bgt.n	800287e <prvUnlockQueue+0x16>
 80028aa:	e000      	b.n	80028ae <prvUnlockQueue+0x46>
					break;
 80028ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	22ff      	movs	r2, #255	; 0xff
 80028b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80028b6:	f001 fc5d 	bl	8004174 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80028ba:	f001 fc2b 	bl	8004114 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80028c6:	e011      	b.n	80028ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	691b      	ldr	r3, [r3, #16]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d012      	beq.n	80028f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3310      	adds	r3, #16
 80028d4:	4618      	mov	r0, r3
 80028d6:	f000 fd05 	bl	80032e4 <xTaskRemoveFromEventList>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80028e0:	f000 fddc 	bl	800349c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80028e4:	7bbb      	ldrb	r3, [r7, #14]
 80028e6:	3b01      	subs	r3, #1
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80028ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	dce9      	bgt.n	80028c8 <prvUnlockQueue+0x60>
 80028f4:	e000      	b.n	80028f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80028f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	22ff      	movs	r2, #255	; 0xff
 80028fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002900:	f001 fc38 	bl	8004174 <vPortExitCritical>
}
 8002904:	bf00      	nop
 8002906:	3710      	adds	r7, #16
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002914:	f001 fbfe 	bl	8004114 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800291c:	2b00      	cmp	r3, #0
 800291e:	d102      	bne.n	8002926 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002920:	2301      	movs	r3, #1
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	e001      	b.n	800292a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002926:	2300      	movs	r3, #0
 8002928:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800292a:	f001 fc23 	bl	8004174 <vPortExitCritical>

	return xReturn;
 800292e:	68fb      	ldr	r3, [r7, #12]
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002940:	f001 fbe8 	bl	8004114 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800294c:	429a      	cmp	r2, r3
 800294e:	d102      	bne.n	8002956 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002950:	2301      	movs	r3, #1
 8002952:	60fb      	str	r3, [r7, #12]
 8002954:	e001      	b.n	800295a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002956:	2300      	movs	r3, #0
 8002958:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800295a:	f001 fc0b 	bl	8004174 <vPortExitCritical>

	return xReturn;
 800295e:	68fb      	ldr	r3, [r7, #12]
}
 8002960:	4618      	mov	r0, r3
 8002962:	3710      	adds	r7, #16
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002968:	b480      	push	{r7}
 800296a:	b085      	sub	sp, #20
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	e014      	b.n	80029a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002978:	4a0f      	ldr	r2, [pc, #60]	; (80029b8 <vQueueAddToRegistry+0x50>)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10b      	bne.n	800299c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002984:	490c      	ldr	r1, [pc, #48]	; (80029b8 <vQueueAddToRegistry+0x50>)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800298e:	4a0a      	ldr	r2, [pc, #40]	; (80029b8 <vQueueAddToRegistry+0x50>)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	00db      	lsls	r3, r3, #3
 8002994:	4413      	add	r3, r2
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800299a:	e006      	b.n	80029aa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	3301      	adds	r3, #1
 80029a0:	60fb      	str	r3, [r7, #12]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2b07      	cmp	r3, #7
 80029a6:	d9e7      	bls.n	8002978 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
 80029ac:	3714      	adds	r7, #20
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	20004990 	.word	0x20004990

080029bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b086      	sub	sp, #24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80029cc:	f001 fba2 	bl	8004114 <vPortEnterCritical>
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80029d6:	b25b      	sxtb	r3, r3
 80029d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029dc:	d103      	bne.n	80029e6 <vQueueWaitForMessageRestricted+0x2a>
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029ec:	b25b      	sxtb	r3, r3
 80029ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029f2:	d103      	bne.n	80029fc <vQueueWaitForMessageRestricted+0x40>
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80029fc:	f001 fbba 	bl	8004174 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d106      	bne.n	8002a16 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	3324      	adds	r3, #36	; 0x24
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	68b9      	ldr	r1, [r7, #8]
 8002a10:	4618      	mov	r0, r3
 8002a12:	f000 fc3b 	bl	800328c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002a16:	6978      	ldr	r0, [r7, #20]
 8002a18:	f7ff ff26 	bl	8002868 <prvUnlockQueue>
	}
 8002a1c:	bf00      	nop
 8002a1e:	3718      	adds	r7, #24
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b08e      	sub	sp, #56	; 0x38
 8002a28:	af04      	add	r7, sp, #16
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
 8002a30:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002a32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d10a      	bne.n	8002a4e <xTaskCreateStatic+0x2a>
	__asm volatile
 8002a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a3c:	f383 8811 	msr	BASEPRI, r3
 8002a40:	f3bf 8f6f 	isb	sy
 8002a44:	f3bf 8f4f 	dsb	sy
 8002a48:	623b      	str	r3, [r7, #32]
}
 8002a4a:	bf00      	nop
 8002a4c:	e7fe      	b.n	8002a4c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d10a      	bne.n	8002a6a <xTaskCreateStatic+0x46>
	__asm volatile
 8002a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a58:	f383 8811 	msr	BASEPRI, r3
 8002a5c:	f3bf 8f6f 	isb	sy
 8002a60:	f3bf 8f4f 	dsb	sy
 8002a64:	61fb      	str	r3, [r7, #28]
}
 8002a66:	bf00      	nop
 8002a68:	e7fe      	b.n	8002a68 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002a6a:	235c      	movs	r3, #92	; 0x5c
 8002a6c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	2b5c      	cmp	r3, #92	; 0x5c
 8002a72:	d00a      	beq.n	8002a8a <xTaskCreateStatic+0x66>
	__asm volatile
 8002a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a78:	f383 8811 	msr	BASEPRI, r3
 8002a7c:	f3bf 8f6f 	isb	sy
 8002a80:	f3bf 8f4f 	dsb	sy
 8002a84:	61bb      	str	r3, [r7, #24]
}
 8002a86:	bf00      	nop
 8002a88:	e7fe      	b.n	8002a88 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002a8a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d01e      	beq.n	8002ad0 <xTaskCreateStatic+0xac>
 8002a92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01b      	beq.n	8002ad0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a9a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002aa0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002aaa:	2300      	movs	r3, #0
 8002aac:	9303      	str	r3, [sp, #12]
 8002aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab0:	9302      	str	r3, [sp, #8]
 8002ab2:	f107 0314 	add.w	r3, r7, #20
 8002ab6:	9301      	str	r3, [sp, #4]
 8002ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aba:	9300      	str	r3, [sp, #0]
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	68b9      	ldr	r1, [r7, #8]
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f000 f850 	bl	8002b68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002ac8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002aca:	f000 f8dd 	bl	8002c88 <prvAddNewTaskToReadyList>
 8002ace:	e001      	b.n	8002ad4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002ad4:	697b      	ldr	r3, [r7, #20]
	}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3728      	adds	r7, #40	; 0x28
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b08c      	sub	sp, #48	; 0x30
 8002ae2:	af04      	add	r7, sp, #16
 8002ae4:	60f8      	str	r0, [r7, #12]
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	603b      	str	r3, [r7, #0]
 8002aea:	4613      	mov	r3, r2
 8002aec:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002aee:	88fb      	ldrh	r3, [r7, #6]
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4618      	mov	r0, r3
 8002af4:	f001 fc30 	bl	8004358 <pvPortMalloc>
 8002af8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d00e      	beq.n	8002b1e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002b00:	205c      	movs	r0, #92	; 0x5c
 8002b02:	f001 fc29 	bl	8004358 <pvPortMalloc>
 8002b06:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	697a      	ldr	r2, [r7, #20]
 8002b12:	631a      	str	r2, [r3, #48]	; 0x30
 8002b14:	e005      	b.n	8002b22 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002b16:	6978      	ldr	r0, [r7, #20]
 8002b18:	f001 fcea 	bl	80044f0 <vPortFree>
 8002b1c:	e001      	b.n	8002b22 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d017      	beq.n	8002b58 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002b30:	88fa      	ldrh	r2, [r7, #6]
 8002b32:	2300      	movs	r3, #0
 8002b34:	9303      	str	r3, [sp, #12]
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	9302      	str	r3, [sp, #8]
 8002b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b3c:	9301      	str	r3, [sp, #4]
 8002b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b40:	9300      	str	r3, [sp, #0]
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	68b9      	ldr	r1, [r7, #8]
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f000 f80e 	bl	8002b68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002b4c:	69f8      	ldr	r0, [r7, #28]
 8002b4e:	f000 f89b 	bl	8002c88 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002b52:	2301      	movs	r3, #1
 8002b54:	61bb      	str	r3, [r7, #24]
 8002b56:	e002      	b.n	8002b5e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002b58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b5c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002b5e:	69bb      	ldr	r3, [r7, #24]
	}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3720      	adds	r7, #32
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b088      	sub	sp, #32
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
 8002b74:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b78:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	461a      	mov	r2, r3
 8002b80:	21a5      	movs	r1, #165	; 0xa5
 8002b82:	f001 fe05 	bl	8004790 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002b90:	3b01      	subs	r3, #1
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4413      	add	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	f023 0307 	bic.w	r3, r3, #7
 8002b9e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00a      	beq.n	8002bc0 <prvInitialiseNewTask+0x58>
	__asm volatile
 8002baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bae:	f383 8811 	msr	BASEPRI, r3
 8002bb2:	f3bf 8f6f 	isb	sy
 8002bb6:	f3bf 8f4f 	dsb	sy
 8002bba:	617b      	str	r3, [r7, #20]
}
 8002bbc:	bf00      	nop
 8002bbe:	e7fe      	b.n	8002bbe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d01f      	beq.n	8002c06 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	61fb      	str	r3, [r7, #28]
 8002bca:	e012      	b.n	8002bf2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002bcc:	68ba      	ldr	r2, [r7, #8]
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	7819      	ldrb	r1, [r3, #0]
 8002bd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	4413      	add	r3, r2
 8002bda:	3334      	adds	r3, #52	; 0x34
 8002bdc:	460a      	mov	r2, r1
 8002bde:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002be0:	68ba      	ldr	r2, [r7, #8]
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	4413      	add	r3, r2
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d006      	beq.n	8002bfa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	61fb      	str	r3, [r7, #28]
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	2b0f      	cmp	r3, #15
 8002bf6:	d9e9      	bls.n	8002bcc <prvInitialiseNewTask+0x64>
 8002bf8:	e000      	b.n	8002bfc <prvInitialiseNewTask+0x94>
			{
				break;
 8002bfa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c04:	e003      	b.n	8002c0e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c10:	2b37      	cmp	r3, #55	; 0x37
 8002c12:	d901      	bls.n	8002c18 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002c14:	2337      	movs	r3, #55	; 0x37
 8002c16:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c1c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c22:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c26:	2200      	movs	r2, #0
 8002c28:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c2c:	3304      	adds	r3, #4
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff f978 	bl	8001f24 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c36:	3318      	adds	r3, #24
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7ff f973 	bl	8001f24 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c42:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c46:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c52:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c56:	2200      	movs	r2, #0
 8002c58:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002c62:	683a      	ldr	r2, [r7, #0]
 8002c64:	68f9      	ldr	r1, [r7, #12]
 8002c66:	69b8      	ldr	r0, [r7, #24]
 8002c68:	f001 f928 	bl	8003ebc <pxPortInitialiseStack>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c70:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d002      	beq.n	8002c7e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c7c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002c7e:	bf00      	nop
 8002c80:	3720      	adds	r7, #32
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002c90:	f001 fa40 	bl	8004114 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002c94:	4b2d      	ldr	r3, [pc, #180]	; (8002d4c <prvAddNewTaskToReadyList+0xc4>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	3301      	adds	r3, #1
 8002c9a:	4a2c      	ldr	r2, [pc, #176]	; (8002d4c <prvAddNewTaskToReadyList+0xc4>)
 8002c9c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002c9e:	4b2c      	ldr	r3, [pc, #176]	; (8002d50 <prvAddNewTaskToReadyList+0xc8>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d109      	bne.n	8002cba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002ca6:	4a2a      	ldr	r2, [pc, #168]	; (8002d50 <prvAddNewTaskToReadyList+0xc8>)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002cac:	4b27      	ldr	r3, [pc, #156]	; (8002d4c <prvAddNewTaskToReadyList+0xc4>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d110      	bne.n	8002cd6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002cb4:	f000 fc16 	bl	80034e4 <prvInitialiseTaskLists>
 8002cb8:	e00d      	b.n	8002cd6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002cba:	4b26      	ldr	r3, [pc, #152]	; (8002d54 <prvAddNewTaskToReadyList+0xcc>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d109      	bne.n	8002cd6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002cc2:	4b23      	ldr	r3, [pc, #140]	; (8002d50 <prvAddNewTaskToReadyList+0xc8>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d802      	bhi.n	8002cd6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002cd0:	4a1f      	ldr	r2, [pc, #124]	; (8002d50 <prvAddNewTaskToReadyList+0xc8>)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002cd6:	4b20      	ldr	r3, [pc, #128]	; (8002d58 <prvAddNewTaskToReadyList+0xd0>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	3301      	adds	r3, #1
 8002cdc:	4a1e      	ldr	r2, [pc, #120]	; (8002d58 <prvAddNewTaskToReadyList+0xd0>)
 8002cde:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002ce0:	4b1d      	ldr	r3, [pc, #116]	; (8002d58 <prvAddNewTaskToReadyList+0xd0>)
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cec:	4b1b      	ldr	r3, [pc, #108]	; (8002d5c <prvAddNewTaskToReadyList+0xd4>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d903      	bls.n	8002cfc <prvAddNewTaskToReadyList+0x74>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cf8:	4a18      	ldr	r2, [pc, #96]	; (8002d5c <prvAddNewTaskToReadyList+0xd4>)
 8002cfa:	6013      	str	r3, [r2, #0]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d00:	4613      	mov	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	4413      	add	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4a15      	ldr	r2, [pc, #84]	; (8002d60 <prvAddNewTaskToReadyList+0xd8>)
 8002d0a:	441a      	add	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	3304      	adds	r3, #4
 8002d10:	4619      	mov	r1, r3
 8002d12:	4610      	mov	r0, r2
 8002d14:	f7ff f913 	bl	8001f3e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002d18:	f001 fa2c 	bl	8004174 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002d1c:	4b0d      	ldr	r3, [pc, #52]	; (8002d54 <prvAddNewTaskToReadyList+0xcc>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d00e      	beq.n	8002d42 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002d24:	4b0a      	ldr	r3, [pc, #40]	; (8002d50 <prvAddNewTaskToReadyList+0xc8>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d207      	bcs.n	8002d42 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002d32:	4b0c      	ldr	r3, [pc, #48]	; (8002d64 <prvAddNewTaskToReadyList+0xdc>)
 8002d34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	f3bf 8f4f 	dsb	sy
 8002d3e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002d42:	bf00      	nop
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	20000bbc 	.word	0x20000bbc
 8002d50:	200006e8 	.word	0x200006e8
 8002d54:	20000bc8 	.word	0x20000bc8
 8002d58:	20000bd8 	.word	0x20000bd8
 8002d5c:	20000bc4 	.word	0x20000bc4
 8002d60:	200006ec 	.word	0x200006ec
 8002d64:	e000ed04 	.word	0xe000ed04

08002d68 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002d70:	2300      	movs	r3, #0
 8002d72:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d017      	beq.n	8002daa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002d7a:	4b13      	ldr	r3, [pc, #76]	; (8002dc8 <vTaskDelay+0x60>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00a      	beq.n	8002d98 <vTaskDelay+0x30>
	__asm volatile
 8002d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d86:	f383 8811 	msr	BASEPRI, r3
 8002d8a:	f3bf 8f6f 	isb	sy
 8002d8e:	f3bf 8f4f 	dsb	sy
 8002d92:	60bb      	str	r3, [r7, #8]
}
 8002d94:	bf00      	nop
 8002d96:	e7fe      	b.n	8002d96 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002d98:	f000 f880 	bl	8002e9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002d9c:	2100      	movs	r1, #0
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 fcea 	bl	8003778 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002da4:	f000 f888 	bl	8002eb8 <xTaskResumeAll>
 8002da8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d107      	bne.n	8002dc0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8002db0:	4b06      	ldr	r3, [pc, #24]	; (8002dcc <vTaskDelay+0x64>)
 8002db2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	f3bf 8f4f 	dsb	sy
 8002dbc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002dc0:	bf00      	nop
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000be4 	.word	0x20000be4
 8002dcc:	e000ed04 	.word	0xe000ed04

08002dd0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08a      	sub	sp, #40	; 0x28
 8002dd4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002dde:	463a      	mov	r2, r7
 8002de0:	1d39      	adds	r1, r7, #4
 8002de2:	f107 0308 	add.w	r3, r7, #8
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff f848 	bl	8001e7c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002dec:	6839      	ldr	r1, [r7, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68ba      	ldr	r2, [r7, #8]
 8002df2:	9202      	str	r2, [sp, #8]
 8002df4:	9301      	str	r3, [sp, #4]
 8002df6:	2300      	movs	r3, #0
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	460a      	mov	r2, r1
 8002dfe:	4921      	ldr	r1, [pc, #132]	; (8002e84 <vTaskStartScheduler+0xb4>)
 8002e00:	4821      	ldr	r0, [pc, #132]	; (8002e88 <vTaskStartScheduler+0xb8>)
 8002e02:	f7ff fe0f 	bl	8002a24 <xTaskCreateStatic>
 8002e06:	4603      	mov	r3, r0
 8002e08:	4a20      	ldr	r2, [pc, #128]	; (8002e8c <vTaskStartScheduler+0xbc>)
 8002e0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002e0c:	4b1f      	ldr	r3, [pc, #124]	; (8002e8c <vTaskStartScheduler+0xbc>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d002      	beq.n	8002e1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002e14:	2301      	movs	r3, #1
 8002e16:	617b      	str	r3, [r7, #20]
 8002e18:	e001      	b.n	8002e1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d102      	bne.n	8002e2a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002e24:	f000 fcfc 	bl	8003820 <xTimerCreateTimerTask>
 8002e28:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d116      	bne.n	8002e5e <vTaskStartScheduler+0x8e>
	__asm volatile
 8002e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e34:	f383 8811 	msr	BASEPRI, r3
 8002e38:	f3bf 8f6f 	isb	sy
 8002e3c:	f3bf 8f4f 	dsb	sy
 8002e40:	613b      	str	r3, [r7, #16]
}
 8002e42:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002e44:	4b12      	ldr	r3, [pc, #72]	; (8002e90 <vTaskStartScheduler+0xc0>)
 8002e46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e4a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002e4c:	4b11      	ldr	r3, [pc, #68]	; (8002e94 <vTaskStartScheduler+0xc4>)
 8002e4e:	2201      	movs	r2, #1
 8002e50:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002e52:	4b11      	ldr	r3, [pc, #68]	; (8002e98 <vTaskStartScheduler+0xc8>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002e58:	f001 f8ba 	bl	8003fd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002e5c:	e00e      	b.n	8002e7c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e64:	d10a      	bne.n	8002e7c <vTaskStartScheduler+0xac>
	__asm volatile
 8002e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e6a:	f383 8811 	msr	BASEPRI, r3
 8002e6e:	f3bf 8f6f 	isb	sy
 8002e72:	f3bf 8f4f 	dsb	sy
 8002e76:	60fb      	str	r3, [r7, #12]
}
 8002e78:	bf00      	nop
 8002e7a:	e7fe      	b.n	8002e7a <vTaskStartScheduler+0xaa>
}
 8002e7c:	bf00      	nop
 8002e7e:	3718      	adds	r7, #24
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	080047c8 	.word	0x080047c8
 8002e88:	080034b5 	.word	0x080034b5
 8002e8c:	20000be0 	.word	0x20000be0
 8002e90:	20000bdc 	.word	0x20000bdc
 8002e94:	20000bc8 	.word	0x20000bc8
 8002e98:	20000bc0 	.word	0x20000bc0

08002e9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002ea0:	4b04      	ldr	r3, [pc, #16]	; (8002eb4 <vTaskSuspendAll+0x18>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	4a03      	ldr	r2, [pc, #12]	; (8002eb4 <vTaskSuspendAll+0x18>)
 8002ea8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002eaa:	bf00      	nop
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	20000be4 	.word	0x20000be4

08002eb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002ec6:	4b42      	ldr	r3, [pc, #264]	; (8002fd0 <xTaskResumeAll+0x118>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d10a      	bne.n	8002ee4 <xTaskResumeAll+0x2c>
	__asm volatile
 8002ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ed2:	f383 8811 	msr	BASEPRI, r3
 8002ed6:	f3bf 8f6f 	isb	sy
 8002eda:	f3bf 8f4f 	dsb	sy
 8002ede:	603b      	str	r3, [r7, #0]
}
 8002ee0:	bf00      	nop
 8002ee2:	e7fe      	b.n	8002ee2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002ee4:	f001 f916 	bl	8004114 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002ee8:	4b39      	ldr	r3, [pc, #228]	; (8002fd0 <xTaskResumeAll+0x118>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	3b01      	subs	r3, #1
 8002eee:	4a38      	ldr	r2, [pc, #224]	; (8002fd0 <xTaskResumeAll+0x118>)
 8002ef0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ef2:	4b37      	ldr	r3, [pc, #220]	; (8002fd0 <xTaskResumeAll+0x118>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d162      	bne.n	8002fc0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002efa:	4b36      	ldr	r3, [pc, #216]	; (8002fd4 <xTaskResumeAll+0x11c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d05e      	beq.n	8002fc0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002f02:	e02f      	b.n	8002f64 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f04:	4b34      	ldr	r3, [pc, #208]	; (8002fd8 <xTaskResumeAll+0x120>)
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	3318      	adds	r3, #24
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7ff f871 	bl	8001ff8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7ff f86c 	bl	8001ff8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f24:	4b2d      	ldr	r3, [pc, #180]	; (8002fdc <xTaskResumeAll+0x124>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d903      	bls.n	8002f34 <xTaskResumeAll+0x7c>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f30:	4a2a      	ldr	r2, [pc, #168]	; (8002fdc <xTaskResumeAll+0x124>)
 8002f32:	6013      	str	r3, [r2, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f38:	4613      	mov	r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	4413      	add	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4a27      	ldr	r2, [pc, #156]	; (8002fe0 <xTaskResumeAll+0x128>)
 8002f42:	441a      	add	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	3304      	adds	r3, #4
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4610      	mov	r0, r2
 8002f4c:	f7fe fff7 	bl	8001f3e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f54:	4b23      	ldr	r3, [pc, #140]	; (8002fe4 <xTaskResumeAll+0x12c>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d302      	bcc.n	8002f64 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8002f5e:	4b22      	ldr	r3, [pc, #136]	; (8002fe8 <xTaskResumeAll+0x130>)
 8002f60:	2201      	movs	r2, #1
 8002f62:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002f64:	4b1c      	ldr	r3, [pc, #112]	; (8002fd8 <xTaskResumeAll+0x120>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1cb      	bne.n	8002f04 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002f72:	f000 fb55 	bl	8003620 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002f76:	4b1d      	ldr	r3, [pc, #116]	; (8002fec <xTaskResumeAll+0x134>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d010      	beq.n	8002fa4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002f82:	f000 f847 	bl	8003014 <xTaskIncrementTick>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d002      	beq.n	8002f92 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8002f8c:	4b16      	ldr	r3, [pc, #88]	; (8002fe8 <xTaskResumeAll+0x130>)
 8002f8e:	2201      	movs	r2, #1
 8002f90:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	3b01      	subs	r3, #1
 8002f96:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f1      	bne.n	8002f82 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8002f9e:	4b13      	ldr	r3, [pc, #76]	; (8002fec <xTaskResumeAll+0x134>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002fa4:	4b10      	ldr	r3, [pc, #64]	; (8002fe8 <xTaskResumeAll+0x130>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d009      	beq.n	8002fc0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002fac:	2301      	movs	r3, #1
 8002fae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002fb0:	4b0f      	ldr	r3, [pc, #60]	; (8002ff0 <xTaskResumeAll+0x138>)
 8002fb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	f3bf 8f4f 	dsb	sy
 8002fbc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002fc0:	f001 f8d8 	bl	8004174 <vPortExitCritical>

	return xAlreadyYielded;
 8002fc4:	68bb      	ldr	r3, [r7, #8]
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	20000be4 	.word	0x20000be4
 8002fd4:	20000bbc 	.word	0x20000bbc
 8002fd8:	20000b7c 	.word	0x20000b7c
 8002fdc:	20000bc4 	.word	0x20000bc4
 8002fe0:	200006ec 	.word	0x200006ec
 8002fe4:	200006e8 	.word	0x200006e8
 8002fe8:	20000bd0 	.word	0x20000bd0
 8002fec:	20000bcc 	.word	0x20000bcc
 8002ff0:	e000ed04 	.word	0xe000ed04

08002ff4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002ffa:	4b05      	ldr	r3, [pc, #20]	; (8003010 <xTaskGetTickCount+0x1c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003000:	687b      	ldr	r3, [r7, #4]
}
 8003002:	4618      	mov	r0, r3
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	20000bc0 	.word	0x20000bc0

08003014 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b086      	sub	sp, #24
 8003018:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800301a:	2300      	movs	r3, #0
 800301c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800301e:	4b4f      	ldr	r3, [pc, #316]	; (800315c <xTaskIncrementTick+0x148>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2b00      	cmp	r3, #0
 8003024:	f040 808f 	bne.w	8003146 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003028:	4b4d      	ldr	r3, [pc, #308]	; (8003160 <xTaskIncrementTick+0x14c>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	3301      	adds	r3, #1
 800302e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003030:	4a4b      	ldr	r2, [pc, #300]	; (8003160 <xTaskIncrementTick+0x14c>)
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d120      	bne.n	800307e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800303c:	4b49      	ldr	r3, [pc, #292]	; (8003164 <xTaskIncrementTick+0x150>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00a      	beq.n	800305c <xTaskIncrementTick+0x48>
	__asm volatile
 8003046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800304a:	f383 8811 	msr	BASEPRI, r3
 800304e:	f3bf 8f6f 	isb	sy
 8003052:	f3bf 8f4f 	dsb	sy
 8003056:	603b      	str	r3, [r7, #0]
}
 8003058:	bf00      	nop
 800305a:	e7fe      	b.n	800305a <xTaskIncrementTick+0x46>
 800305c:	4b41      	ldr	r3, [pc, #260]	; (8003164 <xTaskIncrementTick+0x150>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	60fb      	str	r3, [r7, #12]
 8003062:	4b41      	ldr	r3, [pc, #260]	; (8003168 <xTaskIncrementTick+0x154>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a3f      	ldr	r2, [pc, #252]	; (8003164 <xTaskIncrementTick+0x150>)
 8003068:	6013      	str	r3, [r2, #0]
 800306a:	4a3f      	ldr	r2, [pc, #252]	; (8003168 <xTaskIncrementTick+0x154>)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6013      	str	r3, [r2, #0]
 8003070:	4b3e      	ldr	r3, [pc, #248]	; (800316c <xTaskIncrementTick+0x158>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	3301      	adds	r3, #1
 8003076:	4a3d      	ldr	r2, [pc, #244]	; (800316c <xTaskIncrementTick+0x158>)
 8003078:	6013      	str	r3, [r2, #0]
 800307a:	f000 fad1 	bl	8003620 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800307e:	4b3c      	ldr	r3, [pc, #240]	; (8003170 <xTaskIncrementTick+0x15c>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	429a      	cmp	r2, r3
 8003086:	d349      	bcc.n	800311c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003088:	4b36      	ldr	r3, [pc, #216]	; (8003164 <xTaskIncrementTick+0x150>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d104      	bne.n	800309c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003092:	4b37      	ldr	r3, [pc, #220]	; (8003170 <xTaskIncrementTick+0x15c>)
 8003094:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003098:	601a      	str	r2, [r3, #0]
					break;
 800309a:	e03f      	b.n	800311c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800309c:	4b31      	ldr	r3, [pc, #196]	; (8003164 <xTaskIncrementTick+0x150>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80030ac:	693a      	ldr	r2, [r7, #16]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d203      	bcs.n	80030bc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80030b4:	4a2e      	ldr	r2, [pc, #184]	; (8003170 <xTaskIncrementTick+0x15c>)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80030ba:	e02f      	b.n	800311c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	3304      	adds	r3, #4
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7fe ff99 	bl	8001ff8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d004      	beq.n	80030d8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	3318      	adds	r3, #24
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fe ff90 	bl	8001ff8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030dc:	4b25      	ldr	r3, [pc, #148]	; (8003174 <xTaskIncrementTick+0x160>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d903      	bls.n	80030ec <xTaskIncrementTick+0xd8>
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e8:	4a22      	ldr	r2, [pc, #136]	; (8003174 <xTaskIncrementTick+0x160>)
 80030ea:	6013      	str	r3, [r2, #0]
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030f0:	4613      	mov	r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	4413      	add	r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	4a1f      	ldr	r2, [pc, #124]	; (8003178 <xTaskIncrementTick+0x164>)
 80030fa:	441a      	add	r2, r3
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	3304      	adds	r3, #4
 8003100:	4619      	mov	r1, r3
 8003102:	4610      	mov	r0, r2
 8003104:	f7fe ff1b 	bl	8001f3e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800310c:	4b1b      	ldr	r3, [pc, #108]	; (800317c <xTaskIncrementTick+0x168>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003112:	429a      	cmp	r2, r3
 8003114:	d3b8      	bcc.n	8003088 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003116:	2301      	movs	r3, #1
 8003118:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800311a:	e7b5      	b.n	8003088 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800311c:	4b17      	ldr	r3, [pc, #92]	; (800317c <xTaskIncrementTick+0x168>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003122:	4915      	ldr	r1, [pc, #84]	; (8003178 <xTaskIncrementTick+0x164>)
 8003124:	4613      	mov	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	4413      	add	r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	440b      	add	r3, r1
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d901      	bls.n	8003138 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003134:	2301      	movs	r3, #1
 8003136:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003138:	4b11      	ldr	r3, [pc, #68]	; (8003180 <xTaskIncrementTick+0x16c>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d007      	beq.n	8003150 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003140:	2301      	movs	r3, #1
 8003142:	617b      	str	r3, [r7, #20]
 8003144:	e004      	b.n	8003150 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003146:	4b0f      	ldr	r3, [pc, #60]	; (8003184 <xTaskIncrementTick+0x170>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	3301      	adds	r3, #1
 800314c:	4a0d      	ldr	r2, [pc, #52]	; (8003184 <xTaskIncrementTick+0x170>)
 800314e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003150:	697b      	ldr	r3, [r7, #20]
}
 8003152:	4618      	mov	r0, r3
 8003154:	3718      	adds	r7, #24
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20000be4 	.word	0x20000be4
 8003160:	20000bc0 	.word	0x20000bc0
 8003164:	20000b74 	.word	0x20000b74
 8003168:	20000b78 	.word	0x20000b78
 800316c:	20000bd4 	.word	0x20000bd4
 8003170:	20000bdc 	.word	0x20000bdc
 8003174:	20000bc4 	.word	0x20000bc4
 8003178:	200006ec 	.word	0x200006ec
 800317c:	200006e8 	.word	0x200006e8
 8003180:	20000bd0 	.word	0x20000bd0
 8003184:	20000bcc 	.word	0x20000bcc

08003188 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800318e:	4b28      	ldr	r3, [pc, #160]	; (8003230 <vTaskSwitchContext+0xa8>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d003      	beq.n	800319e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003196:	4b27      	ldr	r3, [pc, #156]	; (8003234 <vTaskSwitchContext+0xac>)
 8003198:	2201      	movs	r2, #1
 800319a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800319c:	e041      	b.n	8003222 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800319e:	4b25      	ldr	r3, [pc, #148]	; (8003234 <vTaskSwitchContext+0xac>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031a4:	4b24      	ldr	r3, [pc, #144]	; (8003238 <vTaskSwitchContext+0xb0>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	e010      	b.n	80031ce <vTaskSwitchContext+0x46>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10a      	bne.n	80031c8 <vTaskSwitchContext+0x40>
	__asm volatile
 80031b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031b6:	f383 8811 	msr	BASEPRI, r3
 80031ba:	f3bf 8f6f 	isb	sy
 80031be:	f3bf 8f4f 	dsb	sy
 80031c2:	607b      	str	r3, [r7, #4]
}
 80031c4:	bf00      	nop
 80031c6:	e7fe      	b.n	80031c6 <vTaskSwitchContext+0x3e>
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	60fb      	str	r3, [r7, #12]
 80031ce:	491b      	ldr	r1, [pc, #108]	; (800323c <vTaskSwitchContext+0xb4>)
 80031d0:	68fa      	ldr	r2, [r7, #12]
 80031d2:	4613      	mov	r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	440b      	add	r3, r1
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d0e4      	beq.n	80031ac <vTaskSwitchContext+0x24>
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	4613      	mov	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4413      	add	r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4a13      	ldr	r2, [pc, #76]	; (800323c <vTaskSwitchContext+0xb4>)
 80031ee:	4413      	add	r3, r2
 80031f0:	60bb      	str	r3, [r7, #8]
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	605a      	str	r2, [r3, #4]
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	3308      	adds	r3, #8
 8003204:	429a      	cmp	r2, r3
 8003206:	d104      	bne.n	8003212 <vTaskSwitchContext+0x8a>
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	605a      	str	r2, [r3, #4]
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	4a09      	ldr	r2, [pc, #36]	; (8003240 <vTaskSwitchContext+0xb8>)
 800321a:	6013      	str	r3, [r2, #0]
 800321c:	4a06      	ldr	r2, [pc, #24]	; (8003238 <vTaskSwitchContext+0xb0>)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6013      	str	r3, [r2, #0]
}
 8003222:	bf00      	nop
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	20000be4 	.word	0x20000be4
 8003234:	20000bd0 	.word	0x20000bd0
 8003238:	20000bc4 	.word	0x20000bc4
 800323c:	200006ec 	.word	0x200006ec
 8003240:	200006e8 	.word	0x200006e8

08003244 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10a      	bne.n	800326a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003258:	f383 8811 	msr	BASEPRI, r3
 800325c:	f3bf 8f6f 	isb	sy
 8003260:	f3bf 8f4f 	dsb	sy
 8003264:	60fb      	str	r3, [r7, #12]
}
 8003266:	bf00      	nop
 8003268:	e7fe      	b.n	8003268 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800326a:	4b07      	ldr	r3, [pc, #28]	; (8003288 <vTaskPlaceOnEventList+0x44>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	3318      	adds	r3, #24
 8003270:	4619      	mov	r1, r3
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f7fe fe87 	bl	8001f86 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003278:	2101      	movs	r1, #1
 800327a:	6838      	ldr	r0, [r7, #0]
 800327c:	f000 fa7c 	bl	8003778 <prvAddCurrentTaskToDelayedList>
}
 8003280:	bf00      	nop
 8003282:	3710      	adds	r7, #16
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	200006e8 	.word	0x200006e8

0800328c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10a      	bne.n	80032b4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800329e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032a2:	f383 8811 	msr	BASEPRI, r3
 80032a6:	f3bf 8f6f 	isb	sy
 80032aa:	f3bf 8f4f 	dsb	sy
 80032ae:	617b      	str	r3, [r7, #20]
}
 80032b0:	bf00      	nop
 80032b2:	e7fe      	b.n	80032b2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80032b4:	4b0a      	ldr	r3, [pc, #40]	; (80032e0 <vTaskPlaceOnEventListRestricted+0x54>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	3318      	adds	r3, #24
 80032ba:	4619      	mov	r1, r3
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f7fe fe3e 	bl	8001f3e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d002      	beq.n	80032ce <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80032c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032cc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	68b8      	ldr	r0, [r7, #8]
 80032d2:	f000 fa51 	bl	8003778 <prvAddCurrentTaskToDelayedList>
	}
 80032d6:	bf00      	nop
 80032d8:	3718      	adds	r7, #24
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	200006e8 	.word	0x200006e8

080032e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d10a      	bne.n	8003310 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80032fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032fe:	f383 8811 	msr	BASEPRI, r3
 8003302:	f3bf 8f6f 	isb	sy
 8003306:	f3bf 8f4f 	dsb	sy
 800330a:	60fb      	str	r3, [r7, #12]
}
 800330c:	bf00      	nop
 800330e:	e7fe      	b.n	800330e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	3318      	adds	r3, #24
 8003314:	4618      	mov	r0, r3
 8003316:	f7fe fe6f 	bl	8001ff8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800331a:	4b1e      	ldr	r3, [pc, #120]	; (8003394 <xTaskRemoveFromEventList+0xb0>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d11d      	bne.n	800335e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	3304      	adds	r3, #4
 8003326:	4618      	mov	r0, r3
 8003328:	f7fe fe66 	bl	8001ff8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003330:	4b19      	ldr	r3, [pc, #100]	; (8003398 <xTaskRemoveFromEventList+0xb4>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	429a      	cmp	r2, r3
 8003336:	d903      	bls.n	8003340 <xTaskRemoveFromEventList+0x5c>
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333c:	4a16      	ldr	r2, [pc, #88]	; (8003398 <xTaskRemoveFromEventList+0xb4>)
 800333e:	6013      	str	r3, [r2, #0]
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003344:	4613      	mov	r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	4413      	add	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4a13      	ldr	r2, [pc, #76]	; (800339c <xTaskRemoveFromEventList+0xb8>)
 800334e:	441a      	add	r2, r3
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	3304      	adds	r3, #4
 8003354:	4619      	mov	r1, r3
 8003356:	4610      	mov	r0, r2
 8003358:	f7fe fdf1 	bl	8001f3e <vListInsertEnd>
 800335c:	e005      	b.n	800336a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	3318      	adds	r3, #24
 8003362:	4619      	mov	r1, r3
 8003364:	480e      	ldr	r0, [pc, #56]	; (80033a0 <xTaskRemoveFromEventList+0xbc>)
 8003366:	f7fe fdea 	bl	8001f3e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800336e:	4b0d      	ldr	r3, [pc, #52]	; (80033a4 <xTaskRemoveFromEventList+0xc0>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003374:	429a      	cmp	r2, r3
 8003376:	d905      	bls.n	8003384 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003378:	2301      	movs	r3, #1
 800337a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800337c:	4b0a      	ldr	r3, [pc, #40]	; (80033a8 <xTaskRemoveFromEventList+0xc4>)
 800337e:	2201      	movs	r2, #1
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	e001      	b.n	8003388 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003384:	2300      	movs	r3, #0
 8003386:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003388:	697b      	ldr	r3, [r7, #20]
}
 800338a:	4618      	mov	r0, r3
 800338c:	3718      	adds	r7, #24
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20000be4 	.word	0x20000be4
 8003398:	20000bc4 	.word	0x20000bc4
 800339c:	200006ec 	.word	0x200006ec
 80033a0:	20000b7c 	.word	0x20000b7c
 80033a4:	200006e8 	.word	0x200006e8
 80033a8:	20000bd0 	.word	0x20000bd0

080033ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80033b4:	4b06      	ldr	r3, [pc, #24]	; (80033d0 <vTaskInternalSetTimeOutState+0x24>)
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80033bc:	4b05      	ldr	r3, [pc, #20]	; (80033d4 <vTaskInternalSetTimeOutState+0x28>)
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	605a      	str	r2, [r3, #4]
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	20000bd4 	.word	0x20000bd4
 80033d4:	20000bc0 	.word	0x20000bc0

080033d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b088      	sub	sp, #32
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10a      	bne.n	80033fe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80033e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ec:	f383 8811 	msr	BASEPRI, r3
 80033f0:	f3bf 8f6f 	isb	sy
 80033f4:	f3bf 8f4f 	dsb	sy
 80033f8:	613b      	str	r3, [r7, #16]
}
 80033fa:	bf00      	nop
 80033fc:	e7fe      	b.n	80033fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d10a      	bne.n	800341a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003408:	f383 8811 	msr	BASEPRI, r3
 800340c:	f3bf 8f6f 	isb	sy
 8003410:	f3bf 8f4f 	dsb	sy
 8003414:	60fb      	str	r3, [r7, #12]
}
 8003416:	bf00      	nop
 8003418:	e7fe      	b.n	8003418 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800341a:	f000 fe7b 	bl	8004114 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800341e:	4b1d      	ldr	r3, [pc, #116]	; (8003494 <xTaskCheckForTimeOut+0xbc>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003436:	d102      	bne.n	800343e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003438:	2300      	movs	r3, #0
 800343a:	61fb      	str	r3, [r7, #28]
 800343c:	e023      	b.n	8003486 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	4b15      	ldr	r3, [pc, #84]	; (8003498 <xTaskCheckForTimeOut+0xc0>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	429a      	cmp	r2, r3
 8003448:	d007      	beq.n	800345a <xTaskCheckForTimeOut+0x82>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	69ba      	ldr	r2, [r7, #24]
 8003450:	429a      	cmp	r2, r3
 8003452:	d302      	bcc.n	800345a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003454:	2301      	movs	r3, #1
 8003456:	61fb      	str	r3, [r7, #28]
 8003458:	e015      	b.n	8003486 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	429a      	cmp	r2, r3
 8003462:	d20b      	bcs.n	800347c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	1ad2      	subs	r2, r2, r3
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f7ff ff9b 	bl	80033ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003476:	2300      	movs	r3, #0
 8003478:	61fb      	str	r3, [r7, #28]
 800347a:	e004      	b.n	8003486 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	2200      	movs	r2, #0
 8003480:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003482:	2301      	movs	r3, #1
 8003484:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003486:	f000 fe75 	bl	8004174 <vPortExitCritical>

	return xReturn;
 800348a:	69fb      	ldr	r3, [r7, #28]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3720      	adds	r7, #32
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	20000bc0 	.word	0x20000bc0
 8003498:	20000bd4 	.word	0x20000bd4

0800349c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80034a0:	4b03      	ldr	r3, [pc, #12]	; (80034b0 <vTaskMissedYield+0x14>)
 80034a2:	2201      	movs	r2, #1
 80034a4:	601a      	str	r2, [r3, #0]
}
 80034a6:	bf00      	nop
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr
 80034b0:	20000bd0 	.word	0x20000bd0

080034b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80034bc:	f000 f852 	bl	8003564 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80034c0:	4b06      	ldr	r3, [pc, #24]	; (80034dc <prvIdleTask+0x28>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d9f9      	bls.n	80034bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80034c8:	4b05      	ldr	r3, [pc, #20]	; (80034e0 <prvIdleTask+0x2c>)
 80034ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	f3bf 8f4f 	dsb	sy
 80034d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80034d8:	e7f0      	b.n	80034bc <prvIdleTask+0x8>
 80034da:	bf00      	nop
 80034dc:	200006ec 	.word	0x200006ec
 80034e0:	e000ed04 	.word	0xe000ed04

080034e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034ea:	2300      	movs	r3, #0
 80034ec:	607b      	str	r3, [r7, #4]
 80034ee:	e00c      	b.n	800350a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	4613      	mov	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	4413      	add	r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	4a12      	ldr	r2, [pc, #72]	; (8003544 <prvInitialiseTaskLists+0x60>)
 80034fc:	4413      	add	r3, r2
 80034fe:	4618      	mov	r0, r3
 8003500:	f7fe fcf0 	bl	8001ee4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	3301      	adds	r3, #1
 8003508:	607b      	str	r3, [r7, #4]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2b37      	cmp	r3, #55	; 0x37
 800350e:	d9ef      	bls.n	80034f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003510:	480d      	ldr	r0, [pc, #52]	; (8003548 <prvInitialiseTaskLists+0x64>)
 8003512:	f7fe fce7 	bl	8001ee4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003516:	480d      	ldr	r0, [pc, #52]	; (800354c <prvInitialiseTaskLists+0x68>)
 8003518:	f7fe fce4 	bl	8001ee4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800351c:	480c      	ldr	r0, [pc, #48]	; (8003550 <prvInitialiseTaskLists+0x6c>)
 800351e:	f7fe fce1 	bl	8001ee4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003522:	480c      	ldr	r0, [pc, #48]	; (8003554 <prvInitialiseTaskLists+0x70>)
 8003524:	f7fe fcde 	bl	8001ee4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003528:	480b      	ldr	r0, [pc, #44]	; (8003558 <prvInitialiseTaskLists+0x74>)
 800352a:	f7fe fcdb 	bl	8001ee4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800352e:	4b0b      	ldr	r3, [pc, #44]	; (800355c <prvInitialiseTaskLists+0x78>)
 8003530:	4a05      	ldr	r2, [pc, #20]	; (8003548 <prvInitialiseTaskLists+0x64>)
 8003532:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003534:	4b0a      	ldr	r3, [pc, #40]	; (8003560 <prvInitialiseTaskLists+0x7c>)
 8003536:	4a05      	ldr	r2, [pc, #20]	; (800354c <prvInitialiseTaskLists+0x68>)
 8003538:	601a      	str	r2, [r3, #0]
}
 800353a:	bf00      	nop
 800353c:	3708      	adds	r7, #8
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	200006ec 	.word	0x200006ec
 8003548:	20000b4c 	.word	0x20000b4c
 800354c:	20000b60 	.word	0x20000b60
 8003550:	20000b7c 	.word	0x20000b7c
 8003554:	20000b90 	.word	0x20000b90
 8003558:	20000ba8 	.word	0x20000ba8
 800355c:	20000b74 	.word	0x20000b74
 8003560:	20000b78 	.word	0x20000b78

08003564 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800356a:	e019      	b.n	80035a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800356c:	f000 fdd2 	bl	8004114 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003570:	4b10      	ldr	r3, [pc, #64]	; (80035b4 <prvCheckTasksWaitingTermination+0x50>)
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3304      	adds	r3, #4
 800357c:	4618      	mov	r0, r3
 800357e:	f7fe fd3b 	bl	8001ff8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003582:	4b0d      	ldr	r3, [pc, #52]	; (80035b8 <prvCheckTasksWaitingTermination+0x54>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	3b01      	subs	r3, #1
 8003588:	4a0b      	ldr	r2, [pc, #44]	; (80035b8 <prvCheckTasksWaitingTermination+0x54>)
 800358a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800358c:	4b0b      	ldr	r3, [pc, #44]	; (80035bc <prvCheckTasksWaitingTermination+0x58>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	3b01      	subs	r3, #1
 8003592:	4a0a      	ldr	r2, [pc, #40]	; (80035bc <prvCheckTasksWaitingTermination+0x58>)
 8003594:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003596:	f000 fded 	bl	8004174 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 f810 	bl	80035c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80035a0:	4b06      	ldr	r3, [pc, #24]	; (80035bc <prvCheckTasksWaitingTermination+0x58>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1e1      	bne.n	800356c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80035a8:	bf00      	nop
 80035aa:	bf00      	nop
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	20000b90 	.word	0x20000b90
 80035b8:	20000bbc 	.word	0x20000bbc
 80035bc:	20000ba4 	.word	0x20000ba4

080035c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d108      	bne.n	80035e4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d6:	4618      	mov	r0, r3
 80035d8:	f000 ff8a 	bl	80044f0 <vPortFree>
				vPortFree( pxTCB );
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 ff87 	bl	80044f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80035e2:	e018      	b.n	8003616 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d103      	bne.n	80035f6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 ff7e 	bl	80044f0 <vPortFree>
	}
 80035f4:	e00f      	b.n	8003616 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d00a      	beq.n	8003616 <prvDeleteTCB+0x56>
	__asm volatile
 8003600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003604:	f383 8811 	msr	BASEPRI, r3
 8003608:	f3bf 8f6f 	isb	sy
 800360c:	f3bf 8f4f 	dsb	sy
 8003610:	60fb      	str	r3, [r7, #12]
}
 8003612:	bf00      	nop
 8003614:	e7fe      	b.n	8003614 <prvDeleteTCB+0x54>
	}
 8003616:	bf00      	nop
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
	...

08003620 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003626:	4b0c      	ldr	r3, [pc, #48]	; (8003658 <prvResetNextTaskUnblockTime+0x38>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d104      	bne.n	800363a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003630:	4b0a      	ldr	r3, [pc, #40]	; (800365c <prvResetNextTaskUnblockTime+0x3c>)
 8003632:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003636:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003638:	e008      	b.n	800364c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800363a:	4b07      	ldr	r3, [pc, #28]	; (8003658 <prvResetNextTaskUnblockTime+0x38>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	4a04      	ldr	r2, [pc, #16]	; (800365c <prvResetNextTaskUnblockTime+0x3c>)
 800364a:	6013      	str	r3, [r2, #0]
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr
 8003658:	20000b74 	.word	0x20000b74
 800365c:	20000bdc 	.word	0x20000bdc

08003660 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003666:	4b0b      	ldr	r3, [pc, #44]	; (8003694 <xTaskGetSchedulerState+0x34>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d102      	bne.n	8003674 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800366e:	2301      	movs	r3, #1
 8003670:	607b      	str	r3, [r7, #4]
 8003672:	e008      	b.n	8003686 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003674:	4b08      	ldr	r3, [pc, #32]	; (8003698 <xTaskGetSchedulerState+0x38>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d102      	bne.n	8003682 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800367c:	2302      	movs	r3, #2
 800367e:	607b      	str	r3, [r7, #4]
 8003680:	e001      	b.n	8003686 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003682:	2300      	movs	r3, #0
 8003684:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003686:	687b      	ldr	r3, [r7, #4]
	}
 8003688:	4618      	mov	r0, r3
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr
 8003694:	20000bc8 	.word	0x20000bc8
 8003698:	20000be4 	.word	0x20000be4

0800369c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80036a8:	2300      	movs	r3, #0
 80036aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d056      	beq.n	8003760 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80036b2:	4b2e      	ldr	r3, [pc, #184]	; (800376c <xTaskPriorityDisinherit+0xd0>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d00a      	beq.n	80036d2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80036bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036c0:	f383 8811 	msr	BASEPRI, r3
 80036c4:	f3bf 8f6f 	isb	sy
 80036c8:	f3bf 8f4f 	dsb	sy
 80036cc:	60fb      	str	r3, [r7, #12]
}
 80036ce:	bf00      	nop
 80036d0:	e7fe      	b.n	80036d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10a      	bne.n	80036f0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80036da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036de:	f383 8811 	msr	BASEPRI, r3
 80036e2:	f3bf 8f6f 	isb	sy
 80036e6:	f3bf 8f4f 	dsb	sy
 80036ea:	60bb      	str	r3, [r7, #8]
}
 80036ec:	bf00      	nop
 80036ee:	e7fe      	b.n	80036ee <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036f4:	1e5a      	subs	r2, r3, #1
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003702:	429a      	cmp	r2, r3
 8003704:	d02c      	beq.n	8003760 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800370a:	2b00      	cmp	r3, #0
 800370c:	d128      	bne.n	8003760 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	3304      	adds	r3, #4
 8003712:	4618      	mov	r0, r3
 8003714:	f7fe fc70 	bl	8001ff8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003724:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003730:	4b0f      	ldr	r3, [pc, #60]	; (8003770 <xTaskPriorityDisinherit+0xd4>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	429a      	cmp	r2, r3
 8003736:	d903      	bls.n	8003740 <xTaskPriorityDisinherit+0xa4>
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	4a0c      	ldr	r2, [pc, #48]	; (8003770 <xTaskPriorityDisinherit+0xd4>)
 800373e:	6013      	str	r3, [r2, #0]
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003744:	4613      	mov	r3, r2
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	4413      	add	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	4a09      	ldr	r2, [pc, #36]	; (8003774 <xTaskPriorityDisinherit+0xd8>)
 800374e:	441a      	add	r2, r3
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	3304      	adds	r3, #4
 8003754:	4619      	mov	r1, r3
 8003756:	4610      	mov	r0, r2
 8003758:	f7fe fbf1 	bl	8001f3e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800375c:	2301      	movs	r3, #1
 800375e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003760:	697b      	ldr	r3, [r7, #20]
	}
 8003762:	4618      	mov	r0, r3
 8003764:	3718      	adds	r7, #24
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	200006e8 	.word	0x200006e8
 8003770:	20000bc4 	.word	0x20000bc4
 8003774:	200006ec 	.word	0x200006ec

08003778 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003782:	4b21      	ldr	r3, [pc, #132]	; (8003808 <prvAddCurrentTaskToDelayedList+0x90>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003788:	4b20      	ldr	r3, [pc, #128]	; (800380c <prvAddCurrentTaskToDelayedList+0x94>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	3304      	adds	r3, #4
 800378e:	4618      	mov	r0, r3
 8003790:	f7fe fc32 	bl	8001ff8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800379a:	d10a      	bne.n	80037b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d007      	beq.n	80037b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037a2:	4b1a      	ldr	r3, [pc, #104]	; (800380c <prvAddCurrentTaskToDelayedList+0x94>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	3304      	adds	r3, #4
 80037a8:	4619      	mov	r1, r3
 80037aa:	4819      	ldr	r0, [pc, #100]	; (8003810 <prvAddCurrentTaskToDelayedList+0x98>)
 80037ac:	f7fe fbc7 	bl	8001f3e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80037b0:	e026      	b.n	8003800 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4413      	add	r3, r2
 80037b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80037ba:	4b14      	ldr	r3, [pc, #80]	; (800380c <prvAddCurrentTaskToDelayedList+0x94>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	68ba      	ldr	r2, [r7, #8]
 80037c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80037c2:	68ba      	ldr	r2, [r7, #8]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d209      	bcs.n	80037de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037ca:	4b12      	ldr	r3, [pc, #72]	; (8003814 <prvAddCurrentTaskToDelayedList+0x9c>)
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	4b0f      	ldr	r3, [pc, #60]	; (800380c <prvAddCurrentTaskToDelayedList+0x94>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	3304      	adds	r3, #4
 80037d4:	4619      	mov	r1, r3
 80037d6:	4610      	mov	r0, r2
 80037d8:	f7fe fbd5 	bl	8001f86 <vListInsert>
}
 80037dc:	e010      	b.n	8003800 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037de:	4b0e      	ldr	r3, [pc, #56]	; (8003818 <prvAddCurrentTaskToDelayedList+0xa0>)
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	4b0a      	ldr	r3, [pc, #40]	; (800380c <prvAddCurrentTaskToDelayedList+0x94>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	3304      	adds	r3, #4
 80037e8:	4619      	mov	r1, r3
 80037ea:	4610      	mov	r0, r2
 80037ec:	f7fe fbcb 	bl	8001f86 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80037f0:	4b0a      	ldr	r3, [pc, #40]	; (800381c <prvAddCurrentTaskToDelayedList+0xa4>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	68ba      	ldr	r2, [r7, #8]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d202      	bcs.n	8003800 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80037fa:	4a08      	ldr	r2, [pc, #32]	; (800381c <prvAddCurrentTaskToDelayedList+0xa4>)
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	6013      	str	r3, [r2, #0]
}
 8003800:	bf00      	nop
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	20000bc0 	.word	0x20000bc0
 800380c:	200006e8 	.word	0x200006e8
 8003810:	20000ba8 	.word	0x20000ba8
 8003814:	20000b78 	.word	0x20000b78
 8003818:	20000b74 	.word	0x20000b74
 800381c:	20000bdc 	.word	0x20000bdc

08003820 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b08a      	sub	sp, #40	; 0x28
 8003824:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003826:	2300      	movs	r3, #0
 8003828:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800382a:	f000 fb07 	bl	8003e3c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800382e:	4b1c      	ldr	r3, [pc, #112]	; (80038a0 <xTimerCreateTimerTask+0x80>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d021      	beq.n	800387a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003836:	2300      	movs	r3, #0
 8003838:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800383a:	2300      	movs	r3, #0
 800383c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800383e:	1d3a      	adds	r2, r7, #4
 8003840:	f107 0108 	add.w	r1, r7, #8
 8003844:	f107 030c 	add.w	r3, r7, #12
 8003848:	4618      	mov	r0, r3
 800384a:	f7fe fb31 	bl	8001eb0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800384e:	6879      	ldr	r1, [r7, #4]
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	9202      	str	r2, [sp, #8]
 8003856:	9301      	str	r3, [sp, #4]
 8003858:	2302      	movs	r3, #2
 800385a:	9300      	str	r3, [sp, #0]
 800385c:	2300      	movs	r3, #0
 800385e:	460a      	mov	r2, r1
 8003860:	4910      	ldr	r1, [pc, #64]	; (80038a4 <xTimerCreateTimerTask+0x84>)
 8003862:	4811      	ldr	r0, [pc, #68]	; (80038a8 <xTimerCreateTimerTask+0x88>)
 8003864:	f7ff f8de 	bl	8002a24 <xTaskCreateStatic>
 8003868:	4603      	mov	r3, r0
 800386a:	4a10      	ldr	r2, [pc, #64]	; (80038ac <xTimerCreateTimerTask+0x8c>)
 800386c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800386e:	4b0f      	ldr	r3, [pc, #60]	; (80038ac <xTimerCreateTimerTask+0x8c>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003876:	2301      	movs	r3, #1
 8003878:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d10a      	bne.n	8003896 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003884:	f383 8811 	msr	BASEPRI, r3
 8003888:	f3bf 8f6f 	isb	sy
 800388c:	f3bf 8f4f 	dsb	sy
 8003890:	613b      	str	r3, [r7, #16]
}
 8003892:	bf00      	nop
 8003894:	e7fe      	b.n	8003894 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003896:	697b      	ldr	r3, [r7, #20]
}
 8003898:	4618      	mov	r0, r3
 800389a:	3718      	adds	r7, #24
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	20000c18 	.word	0x20000c18
 80038a4:	080047d0 	.word	0x080047d0
 80038a8:	080039e5 	.word	0x080039e5
 80038ac:	20000c1c 	.word	0x20000c1c

080038b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b08a      	sub	sp, #40	; 0x28
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
 80038bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80038be:	2300      	movs	r3, #0
 80038c0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10a      	bne.n	80038de <xTimerGenericCommand+0x2e>
	__asm volatile
 80038c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038cc:	f383 8811 	msr	BASEPRI, r3
 80038d0:	f3bf 8f6f 	isb	sy
 80038d4:	f3bf 8f4f 	dsb	sy
 80038d8:	623b      	str	r3, [r7, #32]
}
 80038da:	bf00      	nop
 80038dc:	e7fe      	b.n	80038dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80038de:	4b1a      	ldr	r3, [pc, #104]	; (8003948 <xTimerGenericCommand+0x98>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d02a      	beq.n	800393c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2b05      	cmp	r3, #5
 80038f6:	dc18      	bgt.n	800392a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80038f8:	f7ff feb2 	bl	8003660 <xTaskGetSchedulerState>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d109      	bne.n	8003916 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003902:	4b11      	ldr	r3, [pc, #68]	; (8003948 <xTimerGenericCommand+0x98>)
 8003904:	6818      	ldr	r0, [r3, #0]
 8003906:	f107 0110 	add.w	r1, r7, #16
 800390a:	2300      	movs	r3, #0
 800390c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800390e:	f7fe fca1 	bl	8002254 <xQueueGenericSend>
 8003912:	6278      	str	r0, [r7, #36]	; 0x24
 8003914:	e012      	b.n	800393c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003916:	4b0c      	ldr	r3, [pc, #48]	; (8003948 <xTimerGenericCommand+0x98>)
 8003918:	6818      	ldr	r0, [r3, #0]
 800391a:	f107 0110 	add.w	r1, r7, #16
 800391e:	2300      	movs	r3, #0
 8003920:	2200      	movs	r2, #0
 8003922:	f7fe fc97 	bl	8002254 <xQueueGenericSend>
 8003926:	6278      	str	r0, [r7, #36]	; 0x24
 8003928:	e008      	b.n	800393c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800392a:	4b07      	ldr	r3, [pc, #28]	; (8003948 <xTimerGenericCommand+0x98>)
 800392c:	6818      	ldr	r0, [r3, #0]
 800392e:	f107 0110 	add.w	r1, r7, #16
 8003932:	2300      	movs	r3, #0
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	f7fe fd8b 	bl	8002450 <xQueueGenericSendFromISR>
 800393a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800393c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800393e:	4618      	mov	r0, r3
 8003940:	3728      	adds	r7, #40	; 0x28
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	20000c18 	.word	0x20000c18

0800394c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b088      	sub	sp, #32
 8003950:	af02      	add	r7, sp, #8
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003956:	4b22      	ldr	r3, [pc, #136]	; (80039e0 <prvProcessExpiredTimer+0x94>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	3304      	adds	r3, #4
 8003964:	4618      	mov	r0, r3
 8003966:	f7fe fb47 	bl	8001ff8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	2b00      	cmp	r3, #0
 8003976:	d022      	beq.n	80039be <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	699a      	ldr	r2, [r3, #24]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	18d1      	adds	r1, r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	683a      	ldr	r2, [r7, #0]
 8003984:	6978      	ldr	r0, [r7, #20]
 8003986:	f000 f8d1 	bl	8003b2c <prvInsertTimerInActiveList>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d01f      	beq.n	80039d0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003990:	2300      	movs	r3, #0
 8003992:	9300      	str	r3, [sp, #0]
 8003994:	2300      	movs	r3, #0
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	2100      	movs	r1, #0
 800399a:	6978      	ldr	r0, [r7, #20]
 800399c:	f7ff ff88 	bl	80038b0 <xTimerGenericCommand>
 80039a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d113      	bne.n	80039d0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80039a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039ac:	f383 8811 	msr	BASEPRI, r3
 80039b0:	f3bf 8f6f 	isb	sy
 80039b4:	f3bf 8f4f 	dsb	sy
 80039b8:	60fb      	str	r3, [r7, #12]
}
 80039ba:	bf00      	nop
 80039bc:	e7fe      	b.n	80039bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039c4:	f023 0301 	bic.w	r3, r3, #1
 80039c8:	b2da      	uxtb	r2, r3
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	6a1b      	ldr	r3, [r3, #32]
 80039d4:	6978      	ldr	r0, [r7, #20]
 80039d6:	4798      	blx	r3
}
 80039d8:	bf00      	nop
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	20000c10 	.word	0x20000c10

080039e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80039ec:	f107 0308 	add.w	r3, r7, #8
 80039f0:	4618      	mov	r0, r3
 80039f2:	f000 f857 	bl	8003aa4 <prvGetNextExpireTime>
 80039f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	4619      	mov	r1, r3
 80039fc:	68f8      	ldr	r0, [r7, #12]
 80039fe:	f000 f803 	bl	8003a08 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003a02:	f000 f8d5 	bl	8003bb0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003a06:	e7f1      	b.n	80039ec <prvTimerTask+0x8>

08003a08 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003a12:	f7ff fa43 	bl	8002e9c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003a16:	f107 0308 	add.w	r3, r7, #8
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f000 f866 	bl	8003aec <prvSampleTimeNow>
 8003a20:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d130      	bne.n	8003a8a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10a      	bne.n	8003a44 <prvProcessTimerOrBlockTask+0x3c>
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d806      	bhi.n	8003a44 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003a36:	f7ff fa3f 	bl	8002eb8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003a3a:	68f9      	ldr	r1, [r7, #12]
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f7ff ff85 	bl	800394c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003a42:	e024      	b.n	8003a8e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d008      	beq.n	8003a5c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003a4a:	4b13      	ldr	r3, [pc, #76]	; (8003a98 <prvProcessTimerOrBlockTask+0x90>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d101      	bne.n	8003a58 <prvProcessTimerOrBlockTask+0x50>
 8003a54:	2301      	movs	r3, #1
 8003a56:	e000      	b.n	8003a5a <prvProcessTimerOrBlockTask+0x52>
 8003a58:	2300      	movs	r3, #0
 8003a5a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003a5c:	4b0f      	ldr	r3, [pc, #60]	; (8003a9c <prvProcessTimerOrBlockTask+0x94>)
 8003a5e:	6818      	ldr	r0, [r3, #0]
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f7fe ffa7 	bl	80029bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003a6e:	f7ff fa23 	bl	8002eb8 <xTaskResumeAll>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10a      	bne.n	8003a8e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003a78:	4b09      	ldr	r3, [pc, #36]	; (8003aa0 <prvProcessTimerOrBlockTask+0x98>)
 8003a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a7e:	601a      	str	r2, [r3, #0]
 8003a80:	f3bf 8f4f 	dsb	sy
 8003a84:	f3bf 8f6f 	isb	sy
}
 8003a88:	e001      	b.n	8003a8e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003a8a:	f7ff fa15 	bl	8002eb8 <xTaskResumeAll>
}
 8003a8e:	bf00      	nop
 8003a90:	3710      	adds	r7, #16
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	20000c14 	.word	0x20000c14
 8003a9c:	20000c18 	.word	0x20000c18
 8003aa0:	e000ed04 	.word	0xe000ed04

08003aa4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003aac:	4b0e      	ldr	r3, [pc, #56]	; (8003ae8 <prvGetNextExpireTime+0x44>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d101      	bne.n	8003aba <prvGetNextExpireTime+0x16>
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	e000      	b.n	8003abc <prvGetNextExpireTime+0x18>
 8003aba:	2200      	movs	r2, #0
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d105      	bne.n	8003ad4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ac8:	4b07      	ldr	r3, [pc, #28]	; (8003ae8 <prvGetNextExpireTime+0x44>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	60fb      	str	r3, [r7, #12]
 8003ad2:	e001      	b.n	8003ad8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3714      	adds	r7, #20
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	20000c10 	.word	0x20000c10

08003aec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003af4:	f7ff fa7e 	bl	8002ff4 <xTaskGetTickCount>
 8003af8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003afa:	4b0b      	ldr	r3, [pc, #44]	; (8003b28 <prvSampleTimeNow+0x3c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68fa      	ldr	r2, [r7, #12]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d205      	bcs.n	8003b10 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003b04:	f000 f936 	bl	8003d74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	601a      	str	r2, [r3, #0]
 8003b0e:	e002      	b.n	8003b16 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003b16:	4a04      	ldr	r2, [pc, #16]	; (8003b28 <prvSampleTimeNow+0x3c>)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	20000c20 	.word	0x20000c20

08003b2c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b086      	sub	sp, #24
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
 8003b38:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	68ba      	ldr	r2, [r7, #8]
 8003b42:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003b4a:	68ba      	ldr	r2, [r7, #8]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d812      	bhi.n	8003b78 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	1ad2      	subs	r2, r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d302      	bcc.n	8003b66 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003b60:	2301      	movs	r3, #1
 8003b62:	617b      	str	r3, [r7, #20]
 8003b64:	e01b      	b.n	8003b9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003b66:	4b10      	ldr	r3, [pc, #64]	; (8003ba8 <prvInsertTimerInActiveList+0x7c>)
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	3304      	adds	r3, #4
 8003b6e:	4619      	mov	r1, r3
 8003b70:	4610      	mov	r0, r2
 8003b72:	f7fe fa08 	bl	8001f86 <vListInsert>
 8003b76:	e012      	b.n	8003b9e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d206      	bcs.n	8003b8e <prvInsertTimerInActiveList+0x62>
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d302      	bcc.n	8003b8e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	617b      	str	r3, [r7, #20]
 8003b8c:	e007      	b.n	8003b9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003b8e:	4b07      	ldr	r3, [pc, #28]	; (8003bac <prvInsertTimerInActiveList+0x80>)
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	3304      	adds	r3, #4
 8003b96:	4619      	mov	r1, r3
 8003b98:	4610      	mov	r0, r2
 8003b9a:	f7fe f9f4 	bl	8001f86 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003b9e:	697b      	ldr	r3, [r7, #20]
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3718      	adds	r7, #24
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	20000c14 	.word	0x20000c14
 8003bac:	20000c10 	.word	0x20000c10

08003bb0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b08e      	sub	sp, #56	; 0x38
 8003bb4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003bb6:	e0ca      	b.n	8003d4e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	da18      	bge.n	8003bf0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003bbe:	1d3b      	adds	r3, r7, #4
 8003bc0:	3304      	adds	r3, #4
 8003bc2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d10a      	bne.n	8003be0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8003bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bce:	f383 8811 	msr	BASEPRI, r3
 8003bd2:	f3bf 8f6f 	isb	sy
 8003bd6:	f3bf 8f4f 	dsb	sy
 8003bda:	61fb      	str	r3, [r7, #28]
}
 8003bdc:	bf00      	nop
 8003bde:	e7fe      	b.n	8003bde <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003be6:	6850      	ldr	r0, [r2, #4]
 8003be8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bea:	6892      	ldr	r2, [r2, #8]
 8003bec:	4611      	mov	r1, r2
 8003bee:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f2c0 80aa 	blt.w	8003d4c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bfe:	695b      	ldr	r3, [r3, #20]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d004      	beq.n	8003c0e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c06:	3304      	adds	r3, #4
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f7fe f9f5 	bl	8001ff8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003c0e:	463b      	mov	r3, r7
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7ff ff6b 	bl	8003aec <prvSampleTimeNow>
 8003c16:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b09      	cmp	r3, #9
 8003c1c:	f200 8097 	bhi.w	8003d4e <prvProcessReceivedCommands+0x19e>
 8003c20:	a201      	add	r2, pc, #4	; (adr r2, 8003c28 <prvProcessReceivedCommands+0x78>)
 8003c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c26:	bf00      	nop
 8003c28:	08003c51 	.word	0x08003c51
 8003c2c:	08003c51 	.word	0x08003c51
 8003c30:	08003c51 	.word	0x08003c51
 8003c34:	08003cc5 	.word	0x08003cc5
 8003c38:	08003cd9 	.word	0x08003cd9
 8003c3c:	08003d23 	.word	0x08003d23
 8003c40:	08003c51 	.word	0x08003c51
 8003c44:	08003c51 	.word	0x08003c51
 8003c48:	08003cc5 	.word	0x08003cc5
 8003c4c:	08003cd9 	.word	0x08003cd9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c56:	f043 0301 	orr.w	r3, r3, #1
 8003c5a:	b2da      	uxtb	r2, r3
 8003c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003c62:	68ba      	ldr	r2, [r7, #8]
 8003c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	18d1      	adds	r1, r2, r3
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c70:	f7ff ff5c 	bl	8003b2c <prvInsertTimerInActiveList>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d069      	beq.n	8003d4e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c80:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d05e      	beq.n	8003d4e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	441a      	add	r2, r3
 8003c98:	2300      	movs	r3, #0
 8003c9a:	9300      	str	r3, [sp, #0]
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	2100      	movs	r1, #0
 8003ca0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ca2:	f7ff fe05 	bl	80038b0 <xTimerGenericCommand>
 8003ca6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003ca8:	6a3b      	ldr	r3, [r7, #32]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d14f      	bne.n	8003d4e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8003cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cb2:	f383 8811 	msr	BASEPRI, r3
 8003cb6:	f3bf 8f6f 	isb	sy
 8003cba:	f3bf 8f4f 	dsb	sy
 8003cbe:	61bb      	str	r3, [r7, #24]
}
 8003cc0:	bf00      	nop
 8003cc2:	e7fe      	b.n	8003cc2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003cca:	f023 0301 	bic.w	r3, r3, #1
 8003cce:	b2da      	uxtb	r2, r3
 8003cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8003cd6:	e03a      	b.n	8003d4e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003cde:	f043 0301 	orr.w	r3, r3, #1
 8003ce2:	b2da      	uxtb	r2, r3
 8003ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003cea:	68ba      	ldr	r2, [r7, #8]
 8003cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cee:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d10a      	bne.n	8003d0e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8003cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cfc:	f383 8811 	msr	BASEPRI, r3
 8003d00:	f3bf 8f6f 	isb	sy
 8003d04:	f3bf 8f4f 	dsb	sy
 8003d08:	617b      	str	r3, [r7, #20]
}
 8003d0a:	bf00      	nop
 8003d0c:	e7fe      	b.n	8003d0c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d10:	699a      	ldr	r2, [r3, #24]
 8003d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d14:	18d1      	adds	r1, r2, r3
 8003d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d1c:	f7ff ff06 	bl	8003b2c <prvInsertTimerInActiveList>
					break;
 8003d20:	e015      	b.n	8003d4e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d103      	bne.n	8003d38 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8003d30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d32:	f000 fbdd 	bl	80044f0 <vPortFree>
 8003d36:	e00a      	b.n	8003d4e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d3e:	f023 0301 	bic.w	r3, r3, #1
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003d4a:	e000      	b.n	8003d4e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8003d4c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003d4e:	4b08      	ldr	r3, [pc, #32]	; (8003d70 <prvProcessReceivedCommands+0x1c0>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	1d39      	adds	r1, r7, #4
 8003d54:	2200      	movs	r2, #0
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7fe fc16 	bl	8002588 <xQueueReceive>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f47f af2a 	bne.w	8003bb8 <prvProcessReceivedCommands+0x8>
	}
}
 8003d64:	bf00      	nop
 8003d66:	bf00      	nop
 8003d68:	3730      	adds	r7, #48	; 0x30
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	20000c18 	.word	0x20000c18

08003d74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b088      	sub	sp, #32
 8003d78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003d7a:	e048      	b.n	8003e0e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d7c:	4b2d      	ldr	r3, [pc, #180]	; (8003e34 <prvSwitchTimerLists+0xc0>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d86:	4b2b      	ldr	r3, [pc, #172]	; (8003e34 <prvSwitchTimerLists+0xc0>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	3304      	adds	r3, #4
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7fe f92f 	bl	8001ff8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6a1b      	ldr	r3, [r3, #32]
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d02e      	beq.n	8003e0e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	4413      	add	r3, r2
 8003db8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003dba:	68ba      	ldr	r2, [r7, #8]
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d90e      	bls.n	8003de0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	68ba      	ldr	r2, [r7, #8]
 8003dc6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003dce:	4b19      	ldr	r3, [pc, #100]	; (8003e34 <prvSwitchTimerLists+0xc0>)
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	4610      	mov	r0, r2
 8003dda:	f7fe f8d4 	bl	8001f86 <vListInsert>
 8003dde:	e016      	b.n	8003e0e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003de0:	2300      	movs	r3, #0
 8003de2:	9300      	str	r3, [sp, #0]
 8003de4:	2300      	movs	r3, #0
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	2100      	movs	r1, #0
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f7ff fd60 	bl	80038b0 <xTimerGenericCommand>
 8003df0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10a      	bne.n	8003e0e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8003df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dfc:	f383 8811 	msr	BASEPRI, r3
 8003e00:	f3bf 8f6f 	isb	sy
 8003e04:	f3bf 8f4f 	dsb	sy
 8003e08:	603b      	str	r3, [r7, #0]
}
 8003e0a:	bf00      	nop
 8003e0c:	e7fe      	b.n	8003e0c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003e0e:	4b09      	ldr	r3, [pc, #36]	; (8003e34 <prvSwitchTimerLists+0xc0>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d1b1      	bne.n	8003d7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003e18:	4b06      	ldr	r3, [pc, #24]	; (8003e34 <prvSwitchTimerLists+0xc0>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003e1e:	4b06      	ldr	r3, [pc, #24]	; (8003e38 <prvSwitchTimerLists+0xc4>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a04      	ldr	r2, [pc, #16]	; (8003e34 <prvSwitchTimerLists+0xc0>)
 8003e24:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003e26:	4a04      	ldr	r2, [pc, #16]	; (8003e38 <prvSwitchTimerLists+0xc4>)
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	6013      	str	r3, [r2, #0]
}
 8003e2c:	bf00      	nop
 8003e2e:	3718      	adds	r7, #24
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	20000c10 	.word	0x20000c10
 8003e38:	20000c14 	.word	0x20000c14

08003e3c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003e42:	f000 f967 	bl	8004114 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003e46:	4b15      	ldr	r3, [pc, #84]	; (8003e9c <prvCheckForValidListAndQueue+0x60>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d120      	bne.n	8003e90 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003e4e:	4814      	ldr	r0, [pc, #80]	; (8003ea0 <prvCheckForValidListAndQueue+0x64>)
 8003e50:	f7fe f848 	bl	8001ee4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003e54:	4813      	ldr	r0, [pc, #76]	; (8003ea4 <prvCheckForValidListAndQueue+0x68>)
 8003e56:	f7fe f845 	bl	8001ee4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003e5a:	4b13      	ldr	r3, [pc, #76]	; (8003ea8 <prvCheckForValidListAndQueue+0x6c>)
 8003e5c:	4a10      	ldr	r2, [pc, #64]	; (8003ea0 <prvCheckForValidListAndQueue+0x64>)
 8003e5e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003e60:	4b12      	ldr	r3, [pc, #72]	; (8003eac <prvCheckForValidListAndQueue+0x70>)
 8003e62:	4a10      	ldr	r2, [pc, #64]	; (8003ea4 <prvCheckForValidListAndQueue+0x68>)
 8003e64:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003e66:	2300      	movs	r3, #0
 8003e68:	9300      	str	r3, [sp, #0]
 8003e6a:	4b11      	ldr	r3, [pc, #68]	; (8003eb0 <prvCheckForValidListAndQueue+0x74>)
 8003e6c:	4a11      	ldr	r2, [pc, #68]	; (8003eb4 <prvCheckForValidListAndQueue+0x78>)
 8003e6e:	2110      	movs	r1, #16
 8003e70:	200a      	movs	r0, #10
 8003e72:	f7fe f953 	bl	800211c <xQueueGenericCreateStatic>
 8003e76:	4603      	mov	r3, r0
 8003e78:	4a08      	ldr	r2, [pc, #32]	; (8003e9c <prvCheckForValidListAndQueue+0x60>)
 8003e7a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003e7c:	4b07      	ldr	r3, [pc, #28]	; (8003e9c <prvCheckForValidListAndQueue+0x60>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d005      	beq.n	8003e90 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003e84:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <prvCheckForValidListAndQueue+0x60>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	490b      	ldr	r1, [pc, #44]	; (8003eb8 <prvCheckForValidListAndQueue+0x7c>)
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7fe fd6c 	bl	8002968 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e90:	f000 f970 	bl	8004174 <vPortExitCritical>
}
 8003e94:	bf00      	nop
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	20000c18 	.word	0x20000c18
 8003ea0:	20000be8 	.word	0x20000be8
 8003ea4:	20000bfc 	.word	0x20000bfc
 8003ea8:	20000c10 	.word	0x20000c10
 8003eac:	20000c14 	.word	0x20000c14
 8003eb0:	20000cc4 	.word	0x20000cc4
 8003eb4:	20000c24 	.word	0x20000c24
 8003eb8:	080047d8 	.word	0x080047d8

08003ebc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	3b04      	subs	r3, #4
 8003ecc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003ed4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	3b04      	subs	r3, #4
 8003eda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	f023 0201 	bic.w	r2, r3, #1
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	3b04      	subs	r3, #4
 8003eea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003eec:	4a0c      	ldr	r2, [pc, #48]	; (8003f20 <pxPortInitialiseStack+0x64>)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	3b14      	subs	r3, #20
 8003ef6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	3b04      	subs	r3, #4
 8003f02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f06f 0202 	mvn.w	r2, #2
 8003f0a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	3b20      	subs	r3, #32
 8003f10:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003f12:	68fb      	ldr	r3, [r7, #12]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3714      	adds	r7, #20
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr
 8003f20:	08003f25 	.word	0x08003f25

08003f24 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003f2e:	4b12      	ldr	r3, [pc, #72]	; (8003f78 <prvTaskExitError+0x54>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f36:	d00a      	beq.n	8003f4e <prvTaskExitError+0x2a>
	__asm volatile
 8003f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f3c:	f383 8811 	msr	BASEPRI, r3
 8003f40:	f3bf 8f6f 	isb	sy
 8003f44:	f3bf 8f4f 	dsb	sy
 8003f48:	60fb      	str	r3, [r7, #12]
}
 8003f4a:	bf00      	nop
 8003f4c:	e7fe      	b.n	8003f4c <prvTaskExitError+0x28>
	__asm volatile
 8003f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f52:	f383 8811 	msr	BASEPRI, r3
 8003f56:	f3bf 8f6f 	isb	sy
 8003f5a:	f3bf 8f4f 	dsb	sy
 8003f5e:	60bb      	str	r3, [r7, #8]
}
 8003f60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003f62:	bf00      	nop
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d0fc      	beq.n	8003f64 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003f6a:	bf00      	nop
 8003f6c:	bf00      	nop
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr
 8003f78:	2000000c 	.word	0x2000000c
 8003f7c:	00000000 	.word	0x00000000

08003f80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003f80:	4b07      	ldr	r3, [pc, #28]	; (8003fa0 <pxCurrentTCBConst2>)
 8003f82:	6819      	ldr	r1, [r3, #0]
 8003f84:	6808      	ldr	r0, [r1, #0]
 8003f86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f8a:	f380 8809 	msr	PSP, r0
 8003f8e:	f3bf 8f6f 	isb	sy
 8003f92:	f04f 0000 	mov.w	r0, #0
 8003f96:	f380 8811 	msr	BASEPRI, r0
 8003f9a:	4770      	bx	lr
 8003f9c:	f3af 8000 	nop.w

08003fa0 <pxCurrentTCBConst2>:
 8003fa0:	200006e8 	.word	0x200006e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop

08003fa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003fa8:	4808      	ldr	r0, [pc, #32]	; (8003fcc <prvPortStartFirstTask+0x24>)
 8003faa:	6800      	ldr	r0, [r0, #0]
 8003fac:	6800      	ldr	r0, [r0, #0]
 8003fae:	f380 8808 	msr	MSP, r0
 8003fb2:	f04f 0000 	mov.w	r0, #0
 8003fb6:	f380 8814 	msr	CONTROL, r0
 8003fba:	b662      	cpsie	i
 8003fbc:	b661      	cpsie	f
 8003fbe:	f3bf 8f4f 	dsb	sy
 8003fc2:	f3bf 8f6f 	isb	sy
 8003fc6:	df00      	svc	0
 8003fc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003fca:	bf00      	nop
 8003fcc:	e000ed08 	.word	0xe000ed08

08003fd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003fd6:	4b46      	ldr	r3, [pc, #280]	; (80040f0 <xPortStartScheduler+0x120>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a46      	ldr	r2, [pc, #280]	; (80040f4 <xPortStartScheduler+0x124>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d10a      	bne.n	8003ff6 <xPortStartScheduler+0x26>
	__asm volatile
 8003fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe4:	f383 8811 	msr	BASEPRI, r3
 8003fe8:	f3bf 8f6f 	isb	sy
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	613b      	str	r3, [r7, #16]
}
 8003ff2:	bf00      	nop
 8003ff4:	e7fe      	b.n	8003ff4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003ff6:	4b3e      	ldr	r3, [pc, #248]	; (80040f0 <xPortStartScheduler+0x120>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a3f      	ldr	r2, [pc, #252]	; (80040f8 <xPortStartScheduler+0x128>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d10a      	bne.n	8004016 <xPortStartScheduler+0x46>
	__asm volatile
 8004000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004004:	f383 8811 	msr	BASEPRI, r3
 8004008:	f3bf 8f6f 	isb	sy
 800400c:	f3bf 8f4f 	dsb	sy
 8004010:	60fb      	str	r3, [r7, #12]
}
 8004012:	bf00      	nop
 8004014:	e7fe      	b.n	8004014 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004016:	4b39      	ldr	r3, [pc, #228]	; (80040fc <xPortStartScheduler+0x12c>)
 8004018:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	b2db      	uxtb	r3, r3
 8004020:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	22ff      	movs	r2, #255	; 0xff
 8004026:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	b2db      	uxtb	r3, r3
 800402e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004030:	78fb      	ldrb	r3, [r7, #3]
 8004032:	b2db      	uxtb	r3, r3
 8004034:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004038:	b2da      	uxtb	r2, r3
 800403a:	4b31      	ldr	r3, [pc, #196]	; (8004100 <xPortStartScheduler+0x130>)
 800403c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800403e:	4b31      	ldr	r3, [pc, #196]	; (8004104 <xPortStartScheduler+0x134>)
 8004040:	2207      	movs	r2, #7
 8004042:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004044:	e009      	b.n	800405a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004046:	4b2f      	ldr	r3, [pc, #188]	; (8004104 <xPortStartScheduler+0x134>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	3b01      	subs	r3, #1
 800404c:	4a2d      	ldr	r2, [pc, #180]	; (8004104 <xPortStartScheduler+0x134>)
 800404e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004050:	78fb      	ldrb	r3, [r7, #3]
 8004052:	b2db      	uxtb	r3, r3
 8004054:	005b      	lsls	r3, r3, #1
 8004056:	b2db      	uxtb	r3, r3
 8004058:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800405a:	78fb      	ldrb	r3, [r7, #3]
 800405c:	b2db      	uxtb	r3, r3
 800405e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004062:	2b80      	cmp	r3, #128	; 0x80
 8004064:	d0ef      	beq.n	8004046 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004066:	4b27      	ldr	r3, [pc, #156]	; (8004104 <xPortStartScheduler+0x134>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f1c3 0307 	rsb	r3, r3, #7
 800406e:	2b04      	cmp	r3, #4
 8004070:	d00a      	beq.n	8004088 <xPortStartScheduler+0xb8>
	__asm volatile
 8004072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004076:	f383 8811 	msr	BASEPRI, r3
 800407a:	f3bf 8f6f 	isb	sy
 800407e:	f3bf 8f4f 	dsb	sy
 8004082:	60bb      	str	r3, [r7, #8]
}
 8004084:	bf00      	nop
 8004086:	e7fe      	b.n	8004086 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004088:	4b1e      	ldr	r3, [pc, #120]	; (8004104 <xPortStartScheduler+0x134>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	021b      	lsls	r3, r3, #8
 800408e:	4a1d      	ldr	r2, [pc, #116]	; (8004104 <xPortStartScheduler+0x134>)
 8004090:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004092:	4b1c      	ldr	r3, [pc, #112]	; (8004104 <xPortStartScheduler+0x134>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800409a:	4a1a      	ldr	r2, [pc, #104]	; (8004104 <xPortStartScheduler+0x134>)
 800409c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80040a6:	4b18      	ldr	r3, [pc, #96]	; (8004108 <xPortStartScheduler+0x138>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a17      	ldr	r2, [pc, #92]	; (8004108 <xPortStartScheduler+0x138>)
 80040ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80040b2:	4b15      	ldr	r3, [pc, #84]	; (8004108 <xPortStartScheduler+0x138>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a14      	ldr	r2, [pc, #80]	; (8004108 <xPortStartScheduler+0x138>)
 80040b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80040bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80040be:	f000 f8dd 	bl	800427c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80040c2:	4b12      	ldr	r3, [pc, #72]	; (800410c <xPortStartScheduler+0x13c>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80040c8:	f000 f8fc 	bl	80042c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80040cc:	4b10      	ldr	r3, [pc, #64]	; (8004110 <xPortStartScheduler+0x140>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a0f      	ldr	r2, [pc, #60]	; (8004110 <xPortStartScheduler+0x140>)
 80040d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80040d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80040d8:	f7ff ff66 	bl	8003fa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80040dc:	f7ff f854 	bl	8003188 <vTaskSwitchContext>
	prvTaskExitError();
 80040e0:	f7ff ff20 	bl	8003f24 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3718      	adds	r7, #24
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	e000ed00 	.word	0xe000ed00
 80040f4:	410fc271 	.word	0x410fc271
 80040f8:	410fc270 	.word	0x410fc270
 80040fc:	e000e400 	.word	0xe000e400
 8004100:	20000d14 	.word	0x20000d14
 8004104:	20000d18 	.word	0x20000d18
 8004108:	e000ed20 	.word	0xe000ed20
 800410c:	2000000c 	.word	0x2000000c
 8004110:	e000ef34 	.word	0xe000ef34

08004114 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
	__asm volatile
 800411a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800411e:	f383 8811 	msr	BASEPRI, r3
 8004122:	f3bf 8f6f 	isb	sy
 8004126:	f3bf 8f4f 	dsb	sy
 800412a:	607b      	str	r3, [r7, #4]
}
 800412c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800412e:	4b0f      	ldr	r3, [pc, #60]	; (800416c <vPortEnterCritical+0x58>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	3301      	adds	r3, #1
 8004134:	4a0d      	ldr	r2, [pc, #52]	; (800416c <vPortEnterCritical+0x58>)
 8004136:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004138:	4b0c      	ldr	r3, [pc, #48]	; (800416c <vPortEnterCritical+0x58>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d10f      	bne.n	8004160 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004140:	4b0b      	ldr	r3, [pc, #44]	; (8004170 <vPortEnterCritical+0x5c>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00a      	beq.n	8004160 <vPortEnterCritical+0x4c>
	__asm volatile
 800414a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414e:	f383 8811 	msr	BASEPRI, r3
 8004152:	f3bf 8f6f 	isb	sy
 8004156:	f3bf 8f4f 	dsb	sy
 800415a:	603b      	str	r3, [r7, #0]
}
 800415c:	bf00      	nop
 800415e:	e7fe      	b.n	800415e <vPortEnterCritical+0x4a>
	}
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	2000000c 	.word	0x2000000c
 8004170:	e000ed04 	.word	0xe000ed04

08004174 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800417a:	4b12      	ldr	r3, [pc, #72]	; (80041c4 <vPortExitCritical+0x50>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d10a      	bne.n	8004198 <vPortExitCritical+0x24>
	__asm volatile
 8004182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004186:	f383 8811 	msr	BASEPRI, r3
 800418a:	f3bf 8f6f 	isb	sy
 800418e:	f3bf 8f4f 	dsb	sy
 8004192:	607b      	str	r3, [r7, #4]
}
 8004194:	bf00      	nop
 8004196:	e7fe      	b.n	8004196 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004198:	4b0a      	ldr	r3, [pc, #40]	; (80041c4 <vPortExitCritical+0x50>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	3b01      	subs	r3, #1
 800419e:	4a09      	ldr	r2, [pc, #36]	; (80041c4 <vPortExitCritical+0x50>)
 80041a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80041a2:	4b08      	ldr	r3, [pc, #32]	; (80041c4 <vPortExitCritical+0x50>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d105      	bne.n	80041b6 <vPortExitCritical+0x42>
 80041aa:	2300      	movs	r3, #0
 80041ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	f383 8811 	msr	BASEPRI, r3
}
 80041b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80041b6:	bf00      	nop
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	2000000c 	.word	0x2000000c
	...

080041d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80041d0:	f3ef 8009 	mrs	r0, PSP
 80041d4:	f3bf 8f6f 	isb	sy
 80041d8:	4b15      	ldr	r3, [pc, #84]	; (8004230 <pxCurrentTCBConst>)
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	f01e 0f10 	tst.w	lr, #16
 80041e0:	bf08      	it	eq
 80041e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80041e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ea:	6010      	str	r0, [r2, #0]
 80041ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80041f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80041f4:	f380 8811 	msr	BASEPRI, r0
 80041f8:	f3bf 8f4f 	dsb	sy
 80041fc:	f3bf 8f6f 	isb	sy
 8004200:	f7fe ffc2 	bl	8003188 <vTaskSwitchContext>
 8004204:	f04f 0000 	mov.w	r0, #0
 8004208:	f380 8811 	msr	BASEPRI, r0
 800420c:	bc09      	pop	{r0, r3}
 800420e:	6819      	ldr	r1, [r3, #0]
 8004210:	6808      	ldr	r0, [r1, #0]
 8004212:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004216:	f01e 0f10 	tst.w	lr, #16
 800421a:	bf08      	it	eq
 800421c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004220:	f380 8809 	msr	PSP, r0
 8004224:	f3bf 8f6f 	isb	sy
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	f3af 8000 	nop.w

08004230 <pxCurrentTCBConst>:
 8004230:	200006e8 	.word	0x200006e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004234:	bf00      	nop
 8004236:	bf00      	nop

08004238 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
	__asm volatile
 800423e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004242:	f383 8811 	msr	BASEPRI, r3
 8004246:	f3bf 8f6f 	isb	sy
 800424a:	f3bf 8f4f 	dsb	sy
 800424e:	607b      	str	r3, [r7, #4]
}
 8004250:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004252:	f7fe fedf 	bl	8003014 <xTaskIncrementTick>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d003      	beq.n	8004264 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800425c:	4b06      	ldr	r3, [pc, #24]	; (8004278 <xPortSysTickHandler+0x40>)
 800425e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	2300      	movs	r3, #0
 8004266:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	f383 8811 	msr	BASEPRI, r3
}
 800426e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004270:	bf00      	nop
 8004272:	3708      	adds	r7, #8
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	e000ed04 	.word	0xe000ed04

0800427c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800427c:	b480      	push	{r7}
 800427e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004280:	4b0b      	ldr	r3, [pc, #44]	; (80042b0 <vPortSetupTimerInterrupt+0x34>)
 8004282:	2200      	movs	r2, #0
 8004284:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004286:	4b0b      	ldr	r3, [pc, #44]	; (80042b4 <vPortSetupTimerInterrupt+0x38>)
 8004288:	2200      	movs	r2, #0
 800428a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800428c:	4b0a      	ldr	r3, [pc, #40]	; (80042b8 <vPortSetupTimerInterrupt+0x3c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a0a      	ldr	r2, [pc, #40]	; (80042bc <vPortSetupTimerInterrupt+0x40>)
 8004292:	fba2 2303 	umull	r2, r3, r2, r3
 8004296:	099b      	lsrs	r3, r3, #6
 8004298:	4a09      	ldr	r2, [pc, #36]	; (80042c0 <vPortSetupTimerInterrupt+0x44>)
 800429a:	3b01      	subs	r3, #1
 800429c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800429e:	4b04      	ldr	r3, [pc, #16]	; (80042b0 <vPortSetupTimerInterrupt+0x34>)
 80042a0:	2207      	movs	r2, #7
 80042a2:	601a      	str	r2, [r3, #0]
}
 80042a4:	bf00      	nop
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	e000e010 	.word	0xe000e010
 80042b4:	e000e018 	.word	0xe000e018
 80042b8:	20000000 	.word	0x20000000
 80042bc:	10624dd3 	.word	0x10624dd3
 80042c0:	e000e014 	.word	0xe000e014

080042c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80042c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80042d4 <vPortEnableVFP+0x10>
 80042c8:	6801      	ldr	r1, [r0, #0]
 80042ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80042ce:	6001      	str	r1, [r0, #0]
 80042d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80042d2:	bf00      	nop
 80042d4:	e000ed88 	.word	0xe000ed88

080042d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80042de:	f3ef 8305 	mrs	r3, IPSR
 80042e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2b0f      	cmp	r3, #15
 80042e8:	d914      	bls.n	8004314 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80042ea:	4a17      	ldr	r2, [pc, #92]	; (8004348 <vPortValidateInterruptPriority+0x70>)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	4413      	add	r3, r2
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80042f4:	4b15      	ldr	r3, [pc, #84]	; (800434c <vPortValidateInterruptPriority+0x74>)
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	7afa      	ldrb	r2, [r7, #11]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d20a      	bcs.n	8004314 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80042fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004302:	f383 8811 	msr	BASEPRI, r3
 8004306:	f3bf 8f6f 	isb	sy
 800430a:	f3bf 8f4f 	dsb	sy
 800430e:	607b      	str	r3, [r7, #4]
}
 8004310:	bf00      	nop
 8004312:	e7fe      	b.n	8004312 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004314:	4b0e      	ldr	r3, [pc, #56]	; (8004350 <vPortValidateInterruptPriority+0x78>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800431c:	4b0d      	ldr	r3, [pc, #52]	; (8004354 <vPortValidateInterruptPriority+0x7c>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	429a      	cmp	r2, r3
 8004322:	d90a      	bls.n	800433a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004328:	f383 8811 	msr	BASEPRI, r3
 800432c:	f3bf 8f6f 	isb	sy
 8004330:	f3bf 8f4f 	dsb	sy
 8004334:	603b      	str	r3, [r7, #0]
}
 8004336:	bf00      	nop
 8004338:	e7fe      	b.n	8004338 <vPortValidateInterruptPriority+0x60>
	}
 800433a:	bf00      	nop
 800433c:	3714      	adds	r7, #20
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	e000e3f0 	.word	0xe000e3f0
 800434c:	20000d14 	.word	0x20000d14
 8004350:	e000ed0c 	.word	0xe000ed0c
 8004354:	20000d18 	.word	0x20000d18

08004358 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b08a      	sub	sp, #40	; 0x28
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004360:	2300      	movs	r3, #0
 8004362:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004364:	f7fe fd9a 	bl	8002e9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004368:	4b5b      	ldr	r3, [pc, #364]	; (80044d8 <pvPortMalloc+0x180>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d101      	bne.n	8004374 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004370:	f000 f920 	bl	80045b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004374:	4b59      	ldr	r3, [pc, #356]	; (80044dc <pvPortMalloc+0x184>)
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4013      	ands	r3, r2
 800437c:	2b00      	cmp	r3, #0
 800437e:	f040 8093 	bne.w	80044a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d01d      	beq.n	80043c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004388:	2208      	movs	r2, #8
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4413      	add	r3, r2
 800438e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f003 0307 	and.w	r3, r3, #7
 8004396:	2b00      	cmp	r3, #0
 8004398:	d014      	beq.n	80043c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f023 0307 	bic.w	r3, r3, #7
 80043a0:	3308      	adds	r3, #8
 80043a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f003 0307 	and.w	r3, r3, #7
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00a      	beq.n	80043c4 <pvPortMalloc+0x6c>
	__asm volatile
 80043ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b2:	f383 8811 	msr	BASEPRI, r3
 80043b6:	f3bf 8f6f 	isb	sy
 80043ba:	f3bf 8f4f 	dsb	sy
 80043be:	617b      	str	r3, [r7, #20]
}
 80043c0:	bf00      	nop
 80043c2:	e7fe      	b.n	80043c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d06e      	beq.n	80044a8 <pvPortMalloc+0x150>
 80043ca:	4b45      	ldr	r3, [pc, #276]	; (80044e0 <pvPortMalloc+0x188>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d869      	bhi.n	80044a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80043d4:	4b43      	ldr	r3, [pc, #268]	; (80044e4 <pvPortMalloc+0x18c>)
 80043d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80043d8:	4b42      	ldr	r3, [pc, #264]	; (80044e4 <pvPortMalloc+0x18c>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80043de:	e004      	b.n	80043ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80043e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80043e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80043ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d903      	bls.n	80043fc <pvPortMalloc+0xa4>
 80043f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1f1      	bne.n	80043e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80043fc:	4b36      	ldr	r3, [pc, #216]	; (80044d8 <pvPortMalloc+0x180>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004402:	429a      	cmp	r2, r3
 8004404:	d050      	beq.n	80044a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004406:	6a3b      	ldr	r3, [r7, #32]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2208      	movs	r2, #8
 800440c:	4413      	add	r3, r2
 800440e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	6a3b      	ldr	r3, [r7, #32]
 8004416:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441a:	685a      	ldr	r2, [r3, #4]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	1ad2      	subs	r2, r2, r3
 8004420:	2308      	movs	r3, #8
 8004422:	005b      	lsls	r3, r3, #1
 8004424:	429a      	cmp	r2, r3
 8004426:	d91f      	bls.n	8004468 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004428:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4413      	add	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	f003 0307 	and.w	r3, r3, #7
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <pvPortMalloc+0xf8>
	__asm volatile
 800443a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800443e:	f383 8811 	msr	BASEPRI, r3
 8004442:	f3bf 8f6f 	isb	sy
 8004446:	f3bf 8f4f 	dsb	sy
 800444a:	613b      	str	r3, [r7, #16]
}
 800444c:	bf00      	nop
 800444e:	e7fe      	b.n	800444e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004452:	685a      	ldr	r2, [r3, #4]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	1ad2      	subs	r2, r2, r3
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800445c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004462:	69b8      	ldr	r0, [r7, #24]
 8004464:	f000 f908 	bl	8004678 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004468:	4b1d      	ldr	r3, [pc, #116]	; (80044e0 <pvPortMalloc+0x188>)
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	4a1b      	ldr	r2, [pc, #108]	; (80044e0 <pvPortMalloc+0x188>)
 8004474:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004476:	4b1a      	ldr	r3, [pc, #104]	; (80044e0 <pvPortMalloc+0x188>)
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	4b1b      	ldr	r3, [pc, #108]	; (80044e8 <pvPortMalloc+0x190>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	429a      	cmp	r2, r3
 8004480:	d203      	bcs.n	800448a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004482:	4b17      	ldr	r3, [pc, #92]	; (80044e0 <pvPortMalloc+0x188>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a18      	ldr	r2, [pc, #96]	; (80044e8 <pvPortMalloc+0x190>)
 8004488:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800448a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448c:	685a      	ldr	r2, [r3, #4]
 800448e:	4b13      	ldr	r3, [pc, #76]	; (80044dc <pvPortMalloc+0x184>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	431a      	orrs	r2, r3
 8004494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004496:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449a:	2200      	movs	r2, #0
 800449c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800449e:	4b13      	ldr	r3, [pc, #76]	; (80044ec <pvPortMalloc+0x194>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	3301      	adds	r3, #1
 80044a4:	4a11      	ldr	r2, [pc, #68]	; (80044ec <pvPortMalloc+0x194>)
 80044a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80044a8:	f7fe fd06 	bl	8002eb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	f003 0307 	and.w	r3, r3, #7
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00a      	beq.n	80044cc <pvPortMalloc+0x174>
	__asm volatile
 80044b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ba:	f383 8811 	msr	BASEPRI, r3
 80044be:	f3bf 8f6f 	isb	sy
 80044c2:	f3bf 8f4f 	dsb	sy
 80044c6:	60fb      	str	r3, [r7, #12]
}
 80044c8:	bf00      	nop
 80044ca:	e7fe      	b.n	80044ca <pvPortMalloc+0x172>
	return pvReturn;
 80044cc:	69fb      	ldr	r3, [r7, #28]
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3728      	adds	r7, #40	; 0x28
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	20004924 	.word	0x20004924
 80044dc:	20004938 	.word	0x20004938
 80044e0:	20004928 	.word	0x20004928
 80044e4:	2000491c 	.word	0x2000491c
 80044e8:	2000492c 	.word	0x2000492c
 80044ec:	20004930 	.word	0x20004930

080044f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d04d      	beq.n	800459e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004502:	2308      	movs	r3, #8
 8004504:	425b      	negs	r3, r3
 8004506:	697a      	ldr	r2, [r7, #20]
 8004508:	4413      	add	r3, r2
 800450a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	685a      	ldr	r2, [r3, #4]
 8004514:	4b24      	ldr	r3, [pc, #144]	; (80045a8 <vPortFree+0xb8>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4013      	ands	r3, r2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d10a      	bne.n	8004534 <vPortFree+0x44>
	__asm volatile
 800451e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004522:	f383 8811 	msr	BASEPRI, r3
 8004526:	f3bf 8f6f 	isb	sy
 800452a:	f3bf 8f4f 	dsb	sy
 800452e:	60fb      	str	r3, [r7, #12]
}
 8004530:	bf00      	nop
 8004532:	e7fe      	b.n	8004532 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00a      	beq.n	8004552 <vPortFree+0x62>
	__asm volatile
 800453c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004540:	f383 8811 	msr	BASEPRI, r3
 8004544:	f3bf 8f6f 	isb	sy
 8004548:	f3bf 8f4f 	dsb	sy
 800454c:	60bb      	str	r3, [r7, #8]
}
 800454e:	bf00      	nop
 8004550:	e7fe      	b.n	8004550 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	4b14      	ldr	r3, [pc, #80]	; (80045a8 <vPortFree+0xb8>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4013      	ands	r3, r2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d01e      	beq.n	800459e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d11a      	bne.n	800459e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	4b0e      	ldr	r3, [pc, #56]	; (80045a8 <vPortFree+0xb8>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	43db      	mvns	r3, r3
 8004572:	401a      	ands	r2, r3
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004578:	f7fe fc90 	bl	8002e9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	4b0a      	ldr	r3, [pc, #40]	; (80045ac <vPortFree+0xbc>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4413      	add	r3, r2
 8004586:	4a09      	ldr	r2, [pc, #36]	; (80045ac <vPortFree+0xbc>)
 8004588:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800458a:	6938      	ldr	r0, [r7, #16]
 800458c:	f000 f874 	bl	8004678 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004590:	4b07      	ldr	r3, [pc, #28]	; (80045b0 <vPortFree+0xc0>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	3301      	adds	r3, #1
 8004596:	4a06      	ldr	r2, [pc, #24]	; (80045b0 <vPortFree+0xc0>)
 8004598:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800459a:	f7fe fc8d 	bl	8002eb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800459e:	bf00      	nop
 80045a0:	3718      	adds	r7, #24
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	20004938 	.word	0x20004938
 80045ac:	20004928 	.word	0x20004928
 80045b0:	20004934 	.word	0x20004934

080045b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80045b4:	b480      	push	{r7}
 80045b6:	b085      	sub	sp, #20
 80045b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80045ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80045be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80045c0:	4b27      	ldr	r3, [pc, #156]	; (8004660 <prvHeapInit+0xac>)
 80045c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f003 0307 	and.w	r3, r3, #7
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00c      	beq.n	80045e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	3307      	adds	r3, #7
 80045d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f023 0307 	bic.w	r3, r3, #7
 80045da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80045dc:	68ba      	ldr	r2, [r7, #8]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	4a1f      	ldr	r2, [pc, #124]	; (8004660 <prvHeapInit+0xac>)
 80045e4:	4413      	add	r3, r2
 80045e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80045ec:	4a1d      	ldr	r2, [pc, #116]	; (8004664 <prvHeapInit+0xb0>)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80045f2:	4b1c      	ldr	r3, [pc, #112]	; (8004664 <prvHeapInit+0xb0>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68ba      	ldr	r2, [r7, #8]
 80045fc:	4413      	add	r3, r2
 80045fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004600:	2208      	movs	r2, #8
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	1a9b      	subs	r3, r3, r2
 8004606:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f023 0307 	bic.w	r3, r3, #7
 800460e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	4a15      	ldr	r2, [pc, #84]	; (8004668 <prvHeapInit+0xb4>)
 8004614:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004616:	4b14      	ldr	r3, [pc, #80]	; (8004668 <prvHeapInit+0xb4>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2200      	movs	r2, #0
 800461c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800461e:	4b12      	ldr	r3, [pc, #72]	; (8004668 <prvHeapInit+0xb4>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2200      	movs	r2, #0
 8004624:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	1ad2      	subs	r2, r2, r3
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004634:	4b0c      	ldr	r3, [pc, #48]	; (8004668 <prvHeapInit+0xb4>)
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	4a0a      	ldr	r2, [pc, #40]	; (800466c <prvHeapInit+0xb8>)
 8004642:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	4a09      	ldr	r2, [pc, #36]	; (8004670 <prvHeapInit+0xbc>)
 800464a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800464c:	4b09      	ldr	r3, [pc, #36]	; (8004674 <prvHeapInit+0xc0>)
 800464e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004652:	601a      	str	r2, [r3, #0]
}
 8004654:	bf00      	nop
 8004656:	3714      	adds	r7, #20
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr
 8004660:	20000d1c 	.word	0x20000d1c
 8004664:	2000491c 	.word	0x2000491c
 8004668:	20004924 	.word	0x20004924
 800466c:	2000492c 	.word	0x2000492c
 8004670:	20004928 	.word	0x20004928
 8004674:	20004938 	.word	0x20004938

08004678 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004678:	b480      	push	{r7}
 800467a:	b085      	sub	sp, #20
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004680:	4b28      	ldr	r3, [pc, #160]	; (8004724 <prvInsertBlockIntoFreeList+0xac>)
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	e002      	b.n	800468c <prvInsertBlockIntoFreeList+0x14>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	60fb      	str	r3, [r7, #12]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	429a      	cmp	r2, r3
 8004694:	d8f7      	bhi.n	8004686 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	68ba      	ldr	r2, [r7, #8]
 80046a0:	4413      	add	r3, r2
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d108      	bne.n	80046ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	685a      	ldr	r2, [r3, #4]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	441a      	add	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	68ba      	ldr	r2, [r7, #8]
 80046c4:	441a      	add	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d118      	bne.n	8004700 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	4b15      	ldr	r3, [pc, #84]	; (8004728 <prvInsertBlockIntoFreeList+0xb0>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d00d      	beq.n	80046f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685a      	ldr	r2, [r3, #4]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	441a      	add	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	601a      	str	r2, [r3, #0]
 80046f4:	e008      	b.n	8004708 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80046f6:	4b0c      	ldr	r3, [pc, #48]	; (8004728 <prvInsertBlockIntoFreeList+0xb0>)
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	601a      	str	r2, [r3, #0]
 80046fe:	e003      	b.n	8004708 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004708:	68fa      	ldr	r2, [r7, #12]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	429a      	cmp	r2, r3
 800470e:	d002      	beq.n	8004716 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004716:	bf00      	nop
 8004718:	3714      	adds	r7, #20
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	2000491c 	.word	0x2000491c
 8004728:	20004924 	.word	0x20004924

0800472c <__libc_init_array>:
 800472c:	b570      	push	{r4, r5, r6, lr}
 800472e:	4d0d      	ldr	r5, [pc, #52]	; (8004764 <__libc_init_array+0x38>)
 8004730:	4c0d      	ldr	r4, [pc, #52]	; (8004768 <__libc_init_array+0x3c>)
 8004732:	1b64      	subs	r4, r4, r5
 8004734:	10a4      	asrs	r4, r4, #2
 8004736:	2600      	movs	r6, #0
 8004738:	42a6      	cmp	r6, r4
 800473a:	d109      	bne.n	8004750 <__libc_init_array+0x24>
 800473c:	4d0b      	ldr	r5, [pc, #44]	; (800476c <__libc_init_array+0x40>)
 800473e:	4c0c      	ldr	r4, [pc, #48]	; (8004770 <__libc_init_array+0x44>)
 8004740:	f000 f82e 	bl	80047a0 <_init>
 8004744:	1b64      	subs	r4, r4, r5
 8004746:	10a4      	asrs	r4, r4, #2
 8004748:	2600      	movs	r6, #0
 800474a:	42a6      	cmp	r6, r4
 800474c:	d105      	bne.n	800475a <__libc_init_array+0x2e>
 800474e:	bd70      	pop	{r4, r5, r6, pc}
 8004750:	f855 3b04 	ldr.w	r3, [r5], #4
 8004754:	4798      	blx	r3
 8004756:	3601      	adds	r6, #1
 8004758:	e7ee      	b.n	8004738 <__libc_init_array+0xc>
 800475a:	f855 3b04 	ldr.w	r3, [r5], #4
 800475e:	4798      	blx	r3
 8004760:	3601      	adds	r6, #1
 8004762:	e7f2      	b.n	800474a <__libc_init_array+0x1e>
 8004764:	08004848 	.word	0x08004848
 8004768:	08004848 	.word	0x08004848
 800476c:	08004848 	.word	0x08004848
 8004770:	0800484c 	.word	0x0800484c

08004774 <memcpy>:
 8004774:	440a      	add	r2, r1
 8004776:	4291      	cmp	r1, r2
 8004778:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800477c:	d100      	bne.n	8004780 <memcpy+0xc>
 800477e:	4770      	bx	lr
 8004780:	b510      	push	{r4, lr}
 8004782:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004786:	f803 4f01 	strb.w	r4, [r3, #1]!
 800478a:	4291      	cmp	r1, r2
 800478c:	d1f9      	bne.n	8004782 <memcpy+0xe>
 800478e:	bd10      	pop	{r4, pc}

08004790 <memset>:
 8004790:	4402      	add	r2, r0
 8004792:	4603      	mov	r3, r0
 8004794:	4293      	cmp	r3, r2
 8004796:	d100      	bne.n	800479a <memset+0xa>
 8004798:	4770      	bx	lr
 800479a:	f803 1b01 	strb.w	r1, [r3], #1
 800479e:	e7f9      	b.n	8004794 <memset+0x4>

080047a0 <_init>:
 80047a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047a2:	bf00      	nop
 80047a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047a6:	bc08      	pop	{r3}
 80047a8:	469e      	mov	lr, r3
 80047aa:	4770      	bx	lr

080047ac <_fini>:
 80047ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ae:	bf00      	nop
 80047b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047b2:	bc08      	pop	{r3}
 80047b4:	469e      	mov	lr, r3
 80047b6:	4770      	bx	lr
