--- linux/arch/arm/plat-omap/include/plat/dmtimer.h	2015-01-26 15:54:26.000000000 +0300
+++ linux/arch/arm/plat-omap/include/plat/dmtimer.h	2015-01-26 16:06:30.068412509 +0300
@@ -319,6 +319,7 @@
 				OMAP_TIMER_V2_FUNC_OFFSET;
 		timer->func_base = timer->io_base + OMAP_TIMER_V2_FUNC_OFFSET;
 	}
+pr_warn("%s() 0 rev:%X id:%X base:%p\n", __FUNCTION__, timer->revision, timer->id, timer->io_base);
 }
 
 /*
@@ -336,12 +337,14 @@
 	if (timer->posted)
 		return;
 
+pr_warn("%s() 0 base:%p\n", __FUNCTION__, timer->io_base);
 	if (timer->errata & OMAP_TIMER_ERRATA_I103_I767) {
 		timer->posted = OMAP_TIMER_NONPOSTED;
 		__omap_dm_timer_write(timer, OMAP_TIMER_IF_CTRL_REG, 0, 0);
 		return;
 	}
 
+pr_warn("%s() 1 base:%p\n", __FUNCTION__, timer->io_base);
 	__omap_dm_timer_write(timer, OMAP_TIMER_IF_CTRL_REG,
 			      OMAP_TIMER_CTRL_POSTED, 0);
 	timer->context.tsicr = OMAP_TIMER_CTRL_POSTED;
@@ -369,6 +372,7 @@
 {
 	u32 l;
 
+pr_warn("%s() 0 base:%p\n", __FUNCTION__, timer->io_base);
 	l = __omap_dm_timer_read(timer, OMAP_TIMER_CTRL_REG, posted);
 	if (l & OMAP_TIMER_CTRL_ST) {
 		l &= ~0x1;
@@ -381,11 +385,13 @@
 		 * timer is stopped
 		 */
 		udelay(3500000 / rate + 1);
+pr_warn("%s() 1 base:%p\n", __FUNCTION__, timer->io_base);
 #endif
 	}
 
 	/* Ack possibly pending interrupt */
 	writel_relaxed(OMAP_TIMER_INT_OVERFLOW, timer->irq_stat);
+pr_warn("%s() 2 base:%p l:%X\n", __FUNCTION__, timer->io_base, l);
 }
 
 static inline void __omap_dm_timer_load_start(struct omap_dm_timer *timer,
@@ -399,6 +405,7 @@
 static inline void __omap_dm_timer_int_enable(struct omap_dm_timer *timer,
 						unsigned int value)
 {
+pr_warn("%s() 0 base:%p v:%X\n", __FUNCTION__, timer->io_base, value);
 	writel_relaxed(value, timer->irq_ena);
 	__omap_dm_timer_write(timer, OMAP_TIMER_WAKEUP_EN_REG, value, 0);
 }
