

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23'
================================================================
* Date:           Thu Dec 18 21:18:44 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     2050|     2050|  20.500 us|  20.500 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1_VITIS_LOOP_7_2  |     2048|     2048|         3|          2|          1|  1024|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     215|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|     132|    -|
|Register             |        -|     -|       60|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       60|     347|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     2160|  2760|   663360|  331680|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|  100|
+---------------------+---------+------+---------+--------+-----+
|Available            |     4320|  5520|  1326720|  663360|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_359_p2      |         +|   0|  0|  18|          18|          18|
    |add_ln6_1_fu_181_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln6_fu_169_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln7_fu_265_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln9_1_fu_349_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln9_fu_294_p2       |         +|   0|  0|  24|          17|          17|
    |sub_ln10_1_fu_389_p2    |         -|   0|  0|  23|           1|          16|
    |sub_ln10_fu_373_p2      |         -|   0|  0|  25|           1|          18|
    |icmp_ln6_fu_163_p2      |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln7_fu_187_p2      |      icmp|   0|  0|  14|           6|           7|
    |select_ln10_fu_405_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln6_1_fu_201_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln6_fu_193_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 215|          99|         134|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_x_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_y_load                |   9|          2|    6|         12|
    |img2_address0_local                    |  14|          3|   12|         36|
    |img2_address1_local                    |  14|          3|   12|         36|
    |indvar_flatten6_fu_74                  |   9|          2|   11|         22|
    |x_fu_66                                |   9|          2|    6|         12|
    |y_fu_70                                |   9|          2|    6|         12|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 132|         29|   75|        175|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln9_reg_472              |  17|   0|   17|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |indvar_flatten6_fu_74        |  11|   0|   11|          0|
    |lshr_ln7_reg_451             |   4|   0|    4|          0|
    |trunc_ln7_reg_447            |   1|   0|    1|          0|
    |trunc_ln9_1_reg_456          |   5|   0|    5|          0|
    |trunc_ln9_reg_440            |   5|   0|    5|          0|
    |x_fu_66                      |   6|   0|    6|          0|
    |y_fu_70                      |   6|   0|    6|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  60|   0|   60|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|                                RTL Ports                                | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                                                                   |   in|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|ap_rst                                                                   |   in|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|ap_start                                                                 |   in|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|ap_done                                                                  |  out|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|ap_idle                                                                  |  out|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|ap_ready                                                                 |  out|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|img2_address0                                                            |  out|   12|   ap_memory|                                                            img2|         array|
|img2_ce0                                                                 |  out|    1|   ap_memory|                                                            img2|         array|
|img2_q0                                                                  |   in|   16|   ap_memory|                                                            img2|         array|
|img2_address1                                                            |  out|   12|   ap_memory|                                                            img2|         array|
|img2_ce1                                                                 |  out|    1|   ap_memory|                                                            img2|         array|
|img2_q1                                                                  |   in|   16|   ap_memory|                                                            img2|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0  |  out|    9|   ap_memory|  pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0       |  out|    1|   ap_memory|  pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0       |  out|    1|   ap_memory|  pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_d0        |  out|   16|   ap_memory|  pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0    |  out|    9|   ap_memory|    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0         |  out|    1|   ap_memory|    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0         |  out|    1|   ap_memory|    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_d0          |  out|   16|   ap_memory|    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64|         array|
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 7 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img2, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.47ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 11 [1/1] (0.47ns)   --->   "%store_ln6 = store i6 0, i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 11 'store' 'store_ln6' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 12 [1/1] (0.47ns)   --->   "%store_ln7 = store i6 0, i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 12 'store' 'store_ln7' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i293"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 14 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.16ns)   --->   "%icmp_ln6 = icmp_eq  i11 %indvar_flatten6_load, i11 1024" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 15 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.16ns)   --->   "%add_ln6 = add i11 %indvar_flatten6_load, i11 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 16 'add' 'add_ln6' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.inc37.i296, void %for.body4.i327.preheader.exitStub" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 17 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_load = load i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 18 'load' 'x_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 19 'load' 'y_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "%add_ln6_1 = add i6 %y_load, i6 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 20 'add' 'add_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%icmp_ln7 = icmp_eq  i6 %x_load, i6 32" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 21 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.31ns)   --->   "%select_ln6 = select i1 %icmp_ln7, i6 0, i6 %x_load" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 22 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.31ns)   --->   "%select_ln6_1 = select i1 %icmp_ln7, i6 %add_ln6_1, i6 %y_load" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 23 'select' 'select_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i6 %select_ln6_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 24 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i6 %select_ln6" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 25 'trunc' 'trunc_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln6, i32 1, i32 4" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 26 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = trunc i6 %select_ln6" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 27 'trunc' 'trunc_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 0, i5 %trunc_ln9_1, i1 0" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 28 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i12 %tmp_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 29 'zext' 'zext_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%img2_addr = getelementptr i16 %img2, i64 0, i64 %zext_ln9_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 30 'getelementptr' 'img2_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 1, i5 %trunc_ln9_1, i1 0" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 31 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i12 %tmp_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 32 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%img2_addr_1 = getelementptr i16 %img2, i64 0, i64 %zext_ln9_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 33 'getelementptr' 'img2_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.00ns)   --->   "%img2_load = load i12 %img2_addr" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 34 'load' 'img2_load' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%img2_load_1 = load i12 %img2_addr_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 35 'load' 'img2_load_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %trunc_ln7, void %arrayidx365.i290416.case.0, void %arrayidx365.i290416.case.1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 36 'br' 'br_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%add_ln7 = add i6 %select_ln6, i6 1" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 37 'add' 'add_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.47ns)   --->   "%store_ln6 = store i11 %add_ln6, i11 %indvar_flatten6" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 38 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.47>
ST_1 : Operation 39 [1/1] (0.47ns)   --->   "%store_ln6 = store i6 %select_ln6_1, i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 39 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.47>
ST_1 : Operation 40 [1/1] (0.47ns)   --->   "%store_ln7 = store i6 %add_ln7, i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 40 'store' 'store_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.47>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body4.i293" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 41 'br' 'br_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln6)> <Delay = 0.47>

State 2 <SV = 1> <Delay = 1.26>
ST_2 : Operation 42 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img2_load = load i12 %img2_addr" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 42 'load' 'img2_load' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i16 %img2_load" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 43 'sext' 'sext_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 44 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img2_load_1 = load i12 %img2_addr_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 44 'load' 'img2_load_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i16 %img2_load_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 45 'sext' 'sext_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.26ns)   --->   "%add_ln9 = add i17 %sext_ln9_1, i17 %sext_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 46 'add' 'add_ln9' <Predicate = (!icmp_ln6)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 0, i5 %trunc_ln9_1, i1 1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 47 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i12 %tmp_3" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 48 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%img2_addr_2 = getelementptr i16 %img2, i64 0, i64 %zext_ln9_3" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 49 'getelementptr' 'img2_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 1, i5 %trunc_ln9_1, i1 1" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 50 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i12 %tmp_4" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 51 'zext' 'zext_ln10' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%img2_addr_3 = getelementptr i16 %img2, i64 0, i64 %zext_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 52 'getelementptr' 'img2_addr_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (0.00ns)   --->   "%img2_load_2 = load i12 %img2_addr_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 53 'load' 'img2_load_2' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 54 [2/2] (0.00ns)   --->   "%img2_load_3 = load i12 %img2_addr_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 54 'load' 'img2_load_3' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.21>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_6_1_VITIS_LOOP_7_2_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramid_hls.cpp:8->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 57 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln9, i4 %lshr_ln7" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i9 %tmp_s" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 59 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i64 0, i64 %zext_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 60 'getelementptr' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64, i64 0, i64 %zext_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 61 'getelementptr' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i17 %add_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 62 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img2_load_2 = load i12 %img2_addr_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 63 'load' 'img2_load_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln9_3 = sext i16 %img2_load_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 64 'sext' 'sext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_1 = add i18 %sext_ln9_2, i18 %sext_ln9_3" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 65 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img2_load_3 = load i12 %img2_addr_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 66 'load' 'img2_load_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i16 %img2_load_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 67 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln10 = add i18 %add_ln9_1, i18 %sext_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 68 'add' 'add_ln10' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln10, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 69 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.28ns)   --->   "%sub_ln10 = sub i18 0, i18 %add_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 70 'sub' 'sub_ln10' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln10_4 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln10, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 71 'partselect' 'trunc_ln10_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.26ns)   --->   "%sub_ln10_1 = sub i16 0, i16 %trunc_ln10_4" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 72 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln10_5 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln10, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 73 'partselect' 'trunc_ln10_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.35ns)   --->   "%select_ln10 = select i1 %tmp, i16 %sub_ln10_1, i16 %trunc_ln10_5" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 74 'select' 'select_ln10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 75 'store' 'store_ln9' <Predicate = (!trunc_ln7)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i290416.exit" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 76 'br' 'br_ln9' <Predicate = (!trunc_ln7)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 77 'store' 'store_ln9' <Predicate = (trunc_ln7)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i290416.exit" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 78 'br' 'br_ln9' <Predicate = (trunc_ln7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                                              (alloca           ) [ 0100]
y                                                              (alloca           ) [ 0100]
indvar_flatten6                                                (alloca           ) [ 0100]
specinterface_ln0                                              (specinterface    ) [ 0000]
store_ln0                                                      (store            ) [ 0000]
store_ln6                                                      (store            ) [ 0000]
store_ln7                                                      (store            ) [ 0000]
br_ln0                                                         (br               ) [ 0000]
indvar_flatten6_load                                           (load             ) [ 0000]
icmp_ln6                                                       (icmp             ) [ 0110]
add_ln6                                                        (add              ) [ 0000]
br_ln6                                                         (br               ) [ 0000]
x_load                                                         (load             ) [ 0000]
y_load                                                         (load             ) [ 0000]
add_ln6_1                                                      (add              ) [ 0000]
icmp_ln7                                                       (icmp             ) [ 0000]
select_ln6                                                     (select           ) [ 0000]
select_ln6_1                                                   (select           ) [ 0000]
trunc_ln9                                                      (trunc            ) [ 0111]
trunc_ln7                                                      (trunc            ) [ 0111]
lshr_ln7                                                       (partselect       ) [ 0111]
trunc_ln9_1                                                    (trunc            ) [ 0010]
tmp_1                                                          (bitconcatenate   ) [ 0000]
zext_ln9_1                                                     (zext             ) [ 0000]
img2_addr                                                      (getelementptr    ) [ 0010]
tmp_2                                                          (bitconcatenate   ) [ 0000]
zext_ln9_2                                                     (zext             ) [ 0000]
img2_addr_1                                                    (getelementptr    ) [ 0010]
br_ln9                                                         (br               ) [ 0000]
add_ln7                                                        (add              ) [ 0000]
store_ln6                                                      (store            ) [ 0000]
store_ln6                                                      (store            ) [ 0000]
store_ln7                                                      (store            ) [ 0000]
br_ln7                                                         (br               ) [ 0000]
img2_load                                                      (load             ) [ 0000]
sext_ln9                                                       (sext             ) [ 0000]
img2_load_1                                                    (load             ) [ 0000]
sext_ln9_1                                                     (sext             ) [ 0000]
add_ln9                                                        (add              ) [ 0101]
tmp_3                                                          (bitconcatenate   ) [ 0000]
zext_ln9_3                                                     (zext             ) [ 0000]
img2_addr_2                                                    (getelementptr    ) [ 0101]
tmp_4                                                          (bitconcatenate   ) [ 0000]
zext_ln10                                                      (zext             ) [ 0000]
img2_addr_3                                                    (getelementptr    ) [ 0101]
specloopname_ln0                                               (specloopname     ) [ 0000]
speclooptripcount_ln0                                          (speclooptripcount) [ 0000]
specpipeline_ln8                                               (specpipeline     ) [ 0000]
tmp_s                                                          (bitconcatenate   ) [ 0000]
zext_ln9                                                       (zext             ) [ 0000]
pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2 (getelementptr    ) [ 0000]
pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3 (getelementptr    ) [ 0000]
sext_ln9_2                                                     (sext             ) [ 0000]
img2_load_2                                                    (load             ) [ 0000]
sext_ln9_3                                                     (sext             ) [ 0000]
add_ln9_1                                                      (add              ) [ 0000]
img2_load_3                                                    (load             ) [ 0000]
sext_ln10                                                      (sext             ) [ 0000]
add_ln10                                                       (add              ) [ 0000]
tmp                                                            (bitselect        ) [ 0000]
sub_ln10                                                       (sub              ) [ 0000]
trunc_ln10_4                                                   (partselect       ) [ 0000]
sub_ln10_1                                                     (sub              ) [ 0000]
trunc_ln10_5                                                   (partselect       ) [ 0000]
select_ln10                                                    (select           ) [ 0000]
store_ln9                                                      (store            ) [ 0000]
br_ln9                                                         (br               ) [ 0000]
store_ln9                                                      (store            ) [ 0000]
br_ln9                                                         (br               ) [ 0000]
ret_ln0                                                        (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_6_1_VITIS_LOOP_7_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="x_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="y_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="img2_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img2_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="img2_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="0"/>
<pin id="89" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img2_addr_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="98" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="0"/>
<pin id="100" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img2_load/1 img2_load_1/1 img2_load_2/2 img2_load_3/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="img2_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img2_addr_2/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="img2_addr_3_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img2_addr_3/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="0"/>
<pin id="130" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln9_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln9_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="11" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln6_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln7_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="6" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_flatten6_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="0"/>
<pin id="162" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln6_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="11" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln6_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="x_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="y_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln6_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln7_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln6_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln6_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln9_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln7_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="lshr_ln7_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="0" index="3" bw="4" slack="0"/>
<pin id="222" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln9_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="0" index="3" bw="5" slack="0"/>
<pin id="236" dir="0" index="4" bw="1" slack="0"/>
<pin id="237" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln9_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="0" index="3" bw="5" slack="0"/>
<pin id="253" dir="0" index="4" bw="1" slack="0"/>
<pin id="254" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln9_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln6_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="11" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln6_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln7_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln9_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln9_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln9_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="1"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="0" index="3" bw="5" slack="1"/>
<pin id="305" dir="0" index="4" bw="1" slack="0"/>
<pin id="306" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln9_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_3/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="12" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="1"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="0" index="3" bw="5" slack="1"/>
<pin id="320" dir="0" index="4" bw="1" slack="0"/>
<pin id="321" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln10_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="5" slack="2"/>
<pin id="333" dir="0" index="2" bw="4" slack="2"/>
<pin id="334" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln9_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln9_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="17" slack="1"/>
<pin id="344" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_2/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln9_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_3/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln9_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="17" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="0"/>
<pin id="352" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln10_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln10_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="18" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="18" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sub_ln10_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="18" slack="0"/>
<pin id="376" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln10_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="18" slack="0"/>
<pin id="382" dir="0" index="2" bw="3" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_4/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sub_ln10_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="0"/>
<pin id="392" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10_1/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln10_5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="18" slack="0"/>
<pin id="398" dir="0" index="2" bw="3" slack="0"/>
<pin id="399" dir="0" index="3" bw="6" slack="0"/>
<pin id="400" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_5/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln10_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="0" index="2" bw="16" slack="0"/>
<pin id="409" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/3 "/>
</bind>
</comp>

<comp id="415" class="1005" name="x_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="422" class="1005" name="y_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="429" class="1005" name="indvar_flatten6_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="0"/>
<pin id="431" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="436" class="1005" name="icmp_ln6_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="440" class="1005" name="trunc_ln9_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="1"/>
<pin id="442" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="447" class="1005" name="trunc_ln7_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="2"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="451" class="1005" name="lshr_ln7_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="2"/>
<pin id="453" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln7 "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln9_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="1"/>
<pin id="458" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="img2_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="1"/>
<pin id="464" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img2_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="img2_addr_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="12" slack="1"/>
<pin id="469" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img2_addr_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="add_ln9_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="17" slack="1"/>
<pin id="474" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="477" class="1005" name="img2_addr_2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="1"/>
<pin id="479" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img2_addr_2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="img2_addr_3_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="12" slack="1"/>
<pin id="484" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img2_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="101"><net_src comp="78" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="103" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="119" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="126" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="175" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="175" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="187" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="181" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="178" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="193" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="193" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="193" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="209" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="227" pin="1"/><net_sink comp="231" pin=3"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="231" pin=4"/></net>

<net id="246"><net_src comp="231" pin="5"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="209" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="227" pin="1"/><net_sink comp="248" pin=3"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="263"><net_src comp="248" pin="5"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="269"><net_src comp="193" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="169" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="201" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="265" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="92" pin="7"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="92" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="313"><net_src comp="300" pin="5"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="328"><net_src comp="315" pin="5"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="330" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="348"><net_src comp="92" pin="7"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="342" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="92" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="349" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="54" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="56" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="58" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="359" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="393"><net_src comp="64" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="379" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="359" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="56" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="410"><net_src comp="365" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="389" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="395" pin="4"/><net_sink comp="405" pin=2"/></net>

<net id="413"><net_src comp="405" pin="3"/><net_sink comp="133" pin=1"/></net>

<net id="414"><net_src comp="405" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="418"><net_src comp="66" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="425"><net_src comp="70" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="432"><net_src comp="74" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="439"><net_src comp="163" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="209" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="450"><net_src comp="213" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="217" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="459"><net_src comp="227" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="300" pin=3"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="315" pin=3"/></net>

<net id="465"><net_src comp="78" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="470"><net_src comp="85" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="475"><net_src comp="294" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="480"><net_src comp="103" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="485"><net_src comp="110" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img2 | {}
	Port: pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1 | {3 }
	Port: pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64 | {3 }
 - Input state : 
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 : img2 | {1 2 3 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 : pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 : pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln6 : 1
		store_ln7 : 1
		indvar_flatten6_load : 1
		icmp_ln6 : 2
		add_ln6 : 2
		br_ln6 : 3
		x_load : 1
		y_load : 1
		add_ln6_1 : 2
		icmp_ln7 : 2
		select_ln6 : 3
		select_ln6_1 : 3
		trunc_ln9 : 4
		trunc_ln7 : 4
		lshr_ln7 : 4
		trunc_ln9_1 : 4
		tmp_1 : 5
		zext_ln9_1 : 6
		img2_addr : 7
		tmp_2 : 5
		zext_ln9_2 : 6
		img2_addr_1 : 7
		img2_load : 8
		img2_load_1 : 8
		br_ln9 : 5
		add_ln7 : 4
		store_ln6 : 3
		store_ln6 : 4
		store_ln7 : 5
	State 2
		sext_ln9 : 1
		sext_ln9_1 : 1
		add_ln9 : 2
		zext_ln9_3 : 1
		img2_addr_2 : 2
		zext_ln10 : 1
		img2_addr_3 : 2
		img2_load_2 : 3
		img2_load_3 : 3
	State 3
		zext_ln9 : 1
		pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2 : 2
		pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3 : 2
		sext_ln9_3 : 1
		add_ln9_1 : 2
		sext_ln10 : 1
		add_ln10 : 3
		tmp : 4
		sub_ln10 : 4
		trunc_ln10_4 : 5
		sub_ln10_1 : 6
		trunc_ln10_5 : 4
		select_ln10 : 7
		store_ln9 : 8
		store_ln9 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |    add_ln6_fu_169   |    0    |    18   |
|          |   add_ln6_1_fu_181  |    0    |    13   |
|    add   |    add_ln7_fu_265   |    0    |    13   |
|          |    add_ln9_fu_294   |    0    |    23   |
|          |   add_ln9_1_fu_349  |    0    |    17   |
|          |   add_ln10_fu_359   |    0    |    18   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln10_fu_373   |    0    |    25   |
|          |  sub_ln10_1_fu_389  |    0    |    23   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln6_fu_163   |    0    |    18   |
|          |   icmp_ln7_fu_187   |    0    |    13   |
|----------|---------------------|---------|---------|
|          |  select_ln6_fu_193  |    0    |    6    |
|  select  | select_ln6_1_fu_201 |    0    |    6    |
|          |  select_ln10_fu_405 |    0    |    16   |
|----------|---------------------|---------|---------|
|          |   trunc_ln9_fu_209  |    0    |    0    |
|   trunc  |   trunc_ln7_fu_213  |    0    |    0    |
|          |  trunc_ln9_1_fu_227 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   lshr_ln7_fu_217   |    0    |    0    |
|partselect| trunc_ln10_4_fu_379 |    0    |    0    |
|          | trunc_ln10_5_fu_395 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_1_fu_231    |    0    |    0    |
|          |     tmp_2_fu_248    |    0    |    0    |
|bitconcatenate|     tmp_3_fu_300    |    0    |    0    |
|          |     tmp_4_fu_315    |    0    |    0    |
|          |     tmp_s_fu_330    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln9_1_fu_243  |    0    |    0    |
|          |  zext_ln9_2_fu_260  |    0    |    0    |
|   zext   |  zext_ln9_3_fu_310  |    0    |    0    |
|          |   zext_ln10_fu_325  |    0    |    0    |
|          |   zext_ln9_fu_336   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   sext_ln9_fu_286   |    0    |    0    |
|          |  sext_ln9_1_fu_290  |    0    |    0    |
|   sext   |  sext_ln9_2_fu_342  |    0    |    0    |
|          |  sext_ln9_3_fu_345  |    0    |    0    |
|          |   sext_ln10_fu_355  |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_365     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   209   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln9_reg_472    |   17   |
|    icmp_ln6_reg_436   |    1   |
|  img2_addr_1_reg_467  |   12   |
|  img2_addr_2_reg_477  |   12   |
|  img2_addr_3_reg_482  |   12   |
|   img2_addr_reg_462   |   12   |
|indvar_flatten6_reg_429|   11   |
|    lshr_ln7_reg_451   |    4   |
|   trunc_ln7_reg_447   |    1   |
|  trunc_ln9_1_reg_456  |    5   |
|   trunc_ln9_reg_440   |    5   |
|       x_reg_415       |    6   |
|       y_reg_422       |    6   |
+-----------------------+--------+
|         Total         |   104  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_92 |  p0  |   4  |  12  |   48   ||    0    ||    20   |
| grp_access_fu_92 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   48   || 1.13714 ||    0    ||    40   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   209  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   40   |
|  Register |    -   |   104  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   104  |   249  |
+-----------+--------+--------+--------+
