 
****************************************
Report : area
Design : vcve2_top
Version: R-2020.09-SP2
Date   : Tue Sep 24 12:38:08 2024
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'vcve2_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    tcbn65lpwc (File: /software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.db)

Number of ports:                         8009
Number of nets:                         27263
Number of cells:                        19981
Number of combinational cells:          17475
Number of sequential cells:              2388
Number of macros/black boxes:               0
Number of buf/inv:                       3168
Number of references:                       6

Combinational area:              42081.840503
Buf/Inv area:                     4337.280144
Noncombinational area:           18896.760167
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 60978.600670
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------------------------------------------------------------------------
vcve2_top                         60978.6007    100.0      7.9200     15.8400  0.0000  vcve2_top
u_cve2_core                       60954.8407    100.0    433.0800    114.8400  0.0000  vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808
u_cve2_core/agu_inst                435.2400      0.7    297.0000    118.8000  0.0000  vcve2_agu_AddrWidth32
u_cve2_core/agu_inst/clk_gate_addr_rd_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_agu_AddrWidth32_0
u_cve2_core/agu_inst/clk_gate_addr_rs1_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_agu_AddrWidth32_2
u_cve2_core/agu_inst/clk_gate_addr_rs2_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_agu_AddrWidth32_1
u_cve2_core/clk_gate_vl_q_reg         6.4800      0.0      0.0000      6.4800  0.0000  SNPS_CLOCK_GATE_HIGH_vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_1
u_cve2_core/clk_gate_vsew_q_reg       6.4800      0.0      0.0000      6.4800  0.0000  SNPS_CLOCK_GATE_HIGH_vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_0
u_cve2_core/cs_registers_i         7954.9201     13.0   2414.1600     36.7200  0.0000  vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0
u_cve2_core/cs_registers_i/gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr    13.6800     0.0     3.6000    10.0800 0.0000 vcve2_csr_00000001_0_0_0
u_cve2_core/cs_registers_i/gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr   262.4400     0.4     2.5200   253.4400 0.0000 vcve2_csr_32_0_0_0
u_cve2_core/cs_registers_i/gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_0
u_cve2_core/cs_registers_i/mcycle_counter_i  1265.7600     2.1   745.9200   506.8800 0.0000 vcve2_counter_CounterWidth64
u_cve2_core/cs_registers_i/mcycle_counter_i/clk_gate_counter_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_counter_CounterWidth64_0
u_cve2_core/cs_registers_i/mcycle_counter_i/clk_gate_counter_q_reg_0     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_counter_CounterWidth64_1
u_cve2_core/cs_registers_i/minstret_counter_i  1304.6400     2.1   784.8000   506.8800 0.0000 vcve2_counter_CounterWidth64_ProvideValUpd1
u_cve2_core/cs_registers_i/minstret_counter_i/clk_gate_counter_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_counter_CounterWidth64_ProvideValUpd1_0
u_cve2_core/cs_registers_i/minstret_counter_i/clk_gate_counter_q_reg_0     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_counter_CounterWidth64_ProvideValUpd1_1
u_cve2_core/cs_registers_i/u_dcsr_csr   262.0800     0.4     1.0800   254.5200 0.0000  vcve2_csr_32_0_40000003
u_cve2_core/cs_registers_i/u_dcsr_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_40000003
u_cve2_core/cs_registers_i/u_depc_csr   253.0800     0.4     1.0800   245.5200 0.0000  vcve2_csr_32_0_0_4
u_cve2_core/cs_registers_i/u_depc_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_4
u_cve2_core/cs_registers_i/u_dscratch0_csr   262.4400     0.4     2.5200   253.4400 0.0000 vcve2_csr_32_0_0_3
u_cve2_core/cs_registers_i/u_dscratch0_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_3
u_cve2_core/cs_registers_i/u_dscratch1_csr   261.0000     0.4     1.0800   253.4400 0.0000 vcve2_csr_32_0_0_2
u_cve2_core/cs_registers_i/u_dscratch1_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_2
u_cve2_core/cs_registers_i/u_mcause_csr    63.0000     0.1     1.0800    55.4400 0.0000 vcve2_csr_7_0_0_1
u_cve2_core/cs_registers_i/u_mcause_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_7_0_0_0_1
u_cve2_core/cs_registers_i/u_mepc_csr   262.4400     0.4     2.5200   253.4400 0.0000  vcve2_csr_32_0_0_7
u_cve2_core/cs_registers_i/u_mepc_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_7
u_cve2_core/cs_registers_i/u_mie_csr   158.0400     0.3     1.0800   150.4800  0.0000  vcve2_csr_19_0_0
u_cve2_core/cs_registers_i/u_mie_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_19_0_0
u_cve2_core/cs_registers_i/u_mscratch_csr   261.0000     0.4     1.0800   253.4400 0.0000 vcve2_csr_32_0_0_6
u_cve2_core/cs_registers_i/u_mscratch_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_6
u_cve2_core/cs_registers_i/u_mstack_cause_csr    63.0000     0.1     1.0800    55.4400 0.0000 vcve2_csr_7_0_0_0
u_cve2_core/cs_registers_i/u_mstack_cause_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_7_0_0_0_0
u_cve2_core/cs_registers_i/u_mstack_csr    31.6800     0.1     1.0800    24.1200 0.0000 vcve2_csr_3_0_4
u_cve2_core/cs_registers_i/u_mstack_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_3_0_4
u_cve2_core/cs_registers_i/u_mstack_epc_csr   262.4400     0.4     2.5200   253.4400 0.0000 vcve2_csr_32_0_0_1
u_cve2_core/cs_registers_i/u_mstack_epc_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_1
u_cve2_core/cs_registers_i/u_mstatus_csr    55.8000     0.1     1.0800    48.2400 0.0000 vcve2_csr_6_0c
u_cve2_core/cs_registers_i/u_mstatus_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_6_0c
u_cve2_core/cs_registers_i/u_mtval_csr   262.4400     0.4     2.5200   253.4400 0.0000 vcve2_csr_32_0_0_5
u_cve2_core/cs_registers_i/u_mtval_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_5
u_cve2_core/cs_registers_i/u_mtvec_csr   199.0800     0.3     2.5200   190.0800 0.0000 vcve2_csr_32_00000001
u_cve2_core/cs_registers_i/u_mtvec_csr/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_00000001
u_cve2_core/dmem_arbiter_i          252.0000      0.4    243.7200      8.2800  0.0000  vcve2_dmem_switch
u_cve2_core/ex_block_i            19626.1202     32.2    976.3200      0.0000  0.0000  vcve2_ex_block_RV32M3_RV32B0
u_cve2_core/ex_block_i/alu_i       3194.2801      5.2   2086.2000      0.0000  0.0000  vcve2_alu_RV32B0
u_cve2_core/ex_block_i/alu_i/adder_inst  1108.0800     1.8  1108.0800     0.0000 0.0000 vcve2_fracturable_adder_PIPE_WIDTH32
u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i 15455.5201    25.3 14846.4001   589.6800 0.0000 vcve2_multdiv_fast_RV32M3
u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk_gate_div_counter_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_multdiv_fast_RV32M3_0
u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk_gate_op_numerator_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_multdiv_fast_RV32M3_2
u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk_gate_op_quotient_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_multdiv_fast_RV32M3_1
u_cve2_core/id_stage_i             8175.2402     13.4   5177.1601    547.5600  0.0000  vcve2_id_stage_0_3_0
u_cve2_core/id_stage_i/clk_gate_imd_val_q_reg[0]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_id_stage_0_3_0_0
u_cve2_core/id_stage_i/clk_gate_imd_val_q_reg[1]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_id_stage_0_3_0_1
u_cve2_core/id_stage_i/controller_i   820.4400     1.3   718.9200     95.0400  0.0000  vcve2_controller
u_cve2_core/id_stage_i/controller_i/clk_gate_ctrl_fsm_cs_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_controller
u_cve2_core/id_stage_i/decoder_i   1617.1200      2.7   1617.1200      0.0000  0.0000  vcve2_decoder_0_3_0
u_cve2_core/if_stage_i             4764.9601      7.8    373.3200    995.4000  0.0000  vcve2_if_stage_1a110800_1a110808
u_cve2_core/if_stage_i/clk_gate_pc_id_o_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_if_stage_1a110800_1a110808
u_cve2_core/if_stage_i/compressed_decoder_i   387.7200     0.6   387.7200     0.0000 0.0000 vcve2_compressed_decoder
u_cve2_core/if_stage_i/prefetch_buffer_i  3002.0400     4.9   559.4400   522.7200 0.0000 vcve2_prefetch_buffer
u_cve2_core/if_stage_i/prefetch_buffer_i/clk_gate_fetch_addr_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_prefetch_buffer_1
u_cve2_core/if_stage_i/prefetch_buffer_i/clk_gate_stored_addr_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_prefetch_buffer_0
u_cve2_core/if_stage_i/prefetch_buffer_i/fifo_i  1906.9200     3.1   824.7600  1056.2400 0.0000 vcve2_fetch_fifo_00000002
u_cve2_core/if_stage_i/prefetch_buffer_i/fifo_i/clk_gate_err_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_fetch_fifo_00000002_3
u_cve2_core/if_stage_i/prefetch_buffer_i/fifo_i/clk_gate_err_q_reg_0     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_fetch_fifo_00000002_2
u_cve2_core/if_stage_i/prefetch_buffer_i/fifo_i/clk_gate_err_q_reg_1     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_fetch_fifo_00000002_1
u_cve2_core/if_stage_i/prefetch_buffer_i/fifo_i/clk_gate_instr_addr_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_fetch_fifo_00000002_0
u_cve2_core/load_store_unit_i      1329.1200      2.2    772.5600    530.6400  0.0000  vcve2_load_store_unit
u_cve2_core/load_store_unit_i/clk_gate_addr_last_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_load_store_unit_2
u_cve2_core/load_store_unit_i/clk_gate_data_we_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_load_store_unit_3
u_cve2_core/load_store_unit_i/clk_gate_ls_fsm_cs_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_load_store_unit_1
u_cve2_core/load_store_unit_i/clk_gate_rdata_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_load_store_unit_0
u_cve2_core/lsu_interface_i         851.4000      1.4    583.5600    261.3600  0.0000  vcve2_lsu_interface
u_cve2_core/lsu_interface_i/clk_gate_addr_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_lsu_interface
u_cve2_core/register_file_i       12866.7601     21.1   4807.8000   7858.0801  0.0000  vcve2_register_file_ff_0_32_00000000
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[10]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_22
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[11]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_21
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[12]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_20
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[13]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_19
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[14]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_18
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[15]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_17
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[16]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_16
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[17]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_15
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[18]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_14
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[19]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_13
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[1]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_0
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[20]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_12
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[21]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_11
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[22]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_10
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[23]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_9
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[24]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_8
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[25]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_7
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[26]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_6
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[27]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_5
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[28]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_4
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[29]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_3
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[2]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_30
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[30]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_2
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[31]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_1
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[3]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_29
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[4]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_28
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[5]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_27
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[6]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_26
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[7]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_25
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[8]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_24
u_cve2_core/register_file_i/clk_gate_rf_reg_q_reg[9]     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_23
u_cve2_core/vcve2_vrf_interface_inst  3785.0401     6.2  1934.2800  1805.4000  0.0000  vcve2_vrf_interface_VLEN128_PIPE_WIDTH32
u_cve2_core/vcve2_vrf_interface_inst/clk_gate_buffer_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_5
u_cve2_core/vcve2_vrf_interface_inst/clk_gate_num_iterations_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_0
u_cve2_core/vcve2_vrf_interface_inst/clk_gate_rd_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_4
u_cve2_core/vcve2_vrf_interface_inst/clk_gate_rs1_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_3
u_cve2_core/vcve2_vrf_interface_inst/clk_gate_rs2_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_2
u_cve2_core/vcve2_vrf_interface_inst/clk_gate_rs3_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_1
u_cve2_core/vcve2_vrf_interface_inst/clk_gate_slide_buffer_q_reg     6.4800     0.0     0.0000     6.4800 0.0000 SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_6
u_cve2_core/wb_i                    353.1600      0.6    353.1600      0.0000  0.0000  vcve2_wb
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------------------------------------------------------------------------
Total                                                  42081.8405  18896.7602  0.0000

1
