#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 13 12:07:54 2024
# Process ID: 15732
# Current directory: D:/FPGA/verilog/adder_BCD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21648 D:\FPGA\verilog\adder_BCD\adder_BCD.xpr
# Log file: D:/FPGA/verilog/adder_BCD/vivado.log
# Journal file: D:/FPGA/verilog/adder_BCD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/verilog/adder_BCD/adder_BCD.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
close [ open D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_driver.v w ]
add_files D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_driver.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_driver.v] -no_script -reset -force -quiet
remove_files  D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_driver.v
close [ open D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_drive.v w ]
add_files D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_drive.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/adder_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sim_1/new/add_BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xelab -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.add_BCD
Compiling module xil_defaultlib.add_BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_BCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_BCD_tb_behav -key {Behavioral:sim_1:Functional:add_BCD_tb} -tclbatch {add_BCD_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add_BCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_BCD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 848.852 ; gain = 35.129
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/adder_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sim_1/new/add_BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xelab -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.add_BCD
Compiling module xil_defaultlib.add_BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_BCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_BCD_tb_behav -key {Behavioral:sim_1:Functional:add_BCD_tb} -tclbatch {add_BCD_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add_BCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_BCD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 948.941 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 948.941 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/adder_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sim_1/new/add_BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xelab -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.add_BCD
Compiling module xil_defaultlib.add_BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_BCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.098 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/adder_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sim_1/new/add_BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xelab -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.add_BCD
Compiling module xil_defaultlib.add_BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_BCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_BCD_tb_behav -key {Behavioral:sim_1:Functional:add_BCD_tb} -tclbatch {add_BCD_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add_BCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_BCD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/adder_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sim_1/new/add_BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xelab -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.add_BCD
Compiling module xil_defaultlib.add_BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_BCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_BCD_tb_behav -key {Behavioral:sim_1:Functional:add_BCD_tb} -tclbatch {add_BCD_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add_BCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_BCD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/adder_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/smg_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sim_1/new/add_BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xelab -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.smg_drive
Compiling module xil_defaultlib.add_BCD
Compiling module xil_defaultlib.add_BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_BCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_BCD_tb_behav -key {Behavioral:sim_1:Functional:add_BCD_tb} -tclbatch {add_BCD_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add_BCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_BCD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 14:28:33 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 14:29:02 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun 13 14:29:44 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/add_BCD.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/add_BCD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 14:34:47 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 14:35:12 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun 13 14:35:52 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/add_BCD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 14:37:54 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 14:38:20 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 14:42:01 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 6
[Thu Jun 13 14:42:04 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 14:42:28 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 14:45:24 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 14:45:47 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun 13 14:46:29 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/add_BCD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 14:53:05 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 14:53:43 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun 13 14:55:00 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/add_BCD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 15:00:21 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 15:01:49 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 15:02:14 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun 13 15:02:56 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/add_BCD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 15:08:01 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 15:08:26 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun 13 15:09:46 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/add_BCD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 15:16:35 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 15:17:00 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun 13 15:18:45 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/add_BCD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 15:28:37 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 15:29:08 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun 13 15:29:49 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2488.797 ; gain = 235.250
INFO: [Common 17-344] 'open_run' was cancelled
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun 13 15:30:58 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/add_BCD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jun 13 15:32:48 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun 13 15:33:48 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun 13 15:34:51 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/add_BCD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 15:36:59 2024...
