Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 20 23:18:33 2022
| Host         : DESKTOP-7MUVEUF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.120        0.000                      0                13578        0.026        0.000                      0                13578        4.020        0.000                       0                  4605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.120        0.000                      0                13578        0.026        0.000                      0                13578        4.020        0.000                       0                  4605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/tmp_product[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 4.204ns (43.258%)  route 5.515ns (56.742%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.668     2.976    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/ap_clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/tmp_product[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/tmp_product[-1111111107]/Q
                         net (fo=23, routed)          1.304     4.798    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg__0[4]
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.124     4.922 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[11]_i_40/O
                         net (fo=2, routed)           0.816     5.738    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[11]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.134 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.134    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[11]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.457 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_96/O[1]
                         net (fo=1, routed)           0.411     6.868    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_96_n_6
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.306     7.174 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_60/O
                         net (fo=1, routed)           0.000     7.174    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_60_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.814 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_20/O[3]
                         net (fo=3, routed)           0.776     8.590    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_20_n_4
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.306     8.896 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_22/O
                         net (fo=2, routed)           0.850     9.746    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_22_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.150     9.896 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_6/O
                         net (fo=2, routed)           0.732    10.628    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_6_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I0_O)        0.348    10.976 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_10/O
                         net (fo=1, routed)           0.000    10.976    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_10_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.223 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.626    11.849    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_2_n_7
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846    12.695 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.695    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_1_n_5
    SLICE_X15Y25         FDRE                                         r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.484    12.676    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/ap_clk
    SLICE_X15Y25         FDRE                                         r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.062    12.815    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -12.695    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_6/mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 1.450ns (15.697%)  route 7.788ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=32, routed)          7.788    12.310    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_6/s_axi_control_WDATA[21]
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_6/mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.520    12.712    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_6/ap_clk
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_6/mem_reg/CLKARDCLK
                         clock pessimism              0.116    12.828    
                         clock uncertainty           -0.154    12.674    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.241    12.433    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_6/mem_reg
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 1.450ns (15.704%)  route 7.783ns (84.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          7.783    12.306    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/s_axi_control_WDATA[6]
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.526    12.718    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/ap_clk
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/mem_reg/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    12.439    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/mem_reg
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.450ns (15.720%)  route 7.774ns (84.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          7.774    12.296    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/s_axi_control_WDATA[6]
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.531    12.723    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/ap_clk
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/mem_reg/CLKARDCLK
                         clock pessimism              0.116    12.839    
                         clock uncertainty           -0.154    12.685    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    12.444    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/mem_reg
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_10/mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 1.450ns (15.703%)  route 7.784ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.735 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=32, routed)          7.784    12.307    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_10/s_axi_control_WDATA[25]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_10/mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.543    12.735    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_10/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_10/mem_reg/CLKARDCLK
                         clock pessimism              0.130    12.865    
                         clock uncertainty           -0.154    12.711    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[25])
                                                     -0.241    12.470    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_10/mem_reg
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 1.450ns (15.762%)  route 7.749ns (84.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=32, routed)          7.749    12.272    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/s_axi_control_WDATA[4]
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.526    12.718    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/ap_clk
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/mem_reg/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241    12.439    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_5/mem_reg
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 1.450ns (15.850%)  route 7.699ns (84.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=32, routed)          7.699    12.221    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/s_axi_control_WDATA[22]
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.531    12.723    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/ap_clk
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/mem_reg/CLKARDCLK
                         clock pessimism              0.116    12.839    
                         clock uncertainty           -0.154    12.685    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.241    12.444    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_A_5/mem_reg
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_7/mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 1.450ns (15.883%)  route 7.679ns (84.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=32, routed)          7.679    12.202    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_7/s_axi_control_WDATA[20]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_7/mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.517    12.709    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_7/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_7/mem_reg/CLKARDCLK
                         clock pessimism              0.116    12.825    
                         clock uncertainty           -0.154    12.671    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[20])
                                                     -0.241    12.430    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_7/mem_reg
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/tmp_product[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.596ns  (logic 4.081ns (42.530%)  route 5.515ns (57.470%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.668     2.976    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/ap_clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/tmp_product[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/tmp_product[-1111111107]/Q
                         net (fo=23, routed)          1.304     4.798    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg__0[4]
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.124     4.922 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[11]_i_40/O
                         net (fo=2, routed)           0.816     5.738    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[11]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.134 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.134    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[11]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.457 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_96/O[1]
                         net (fo=1, routed)           0.411     6.868    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_96_n_6
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.306     7.174 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_60/O
                         net (fo=1, routed)           0.000     7.174    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_60_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.814 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_20/O[3]
                         net (fo=3, routed)           0.776     8.590    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_20_n_4
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.306     8.896 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_22/O
                         net (fo=2, routed)           0.850     9.746    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_22_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.150     9.896 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_6/O
                         net (fo=2, routed)           0.732    10.628    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_6_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I0_O)        0.348    10.976 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_10/O
                         net (fo=1, routed)           0.000    10.976    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout[14]_i_10_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.223 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.626    11.849    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_2_n_7
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.572 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.572    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[14]_i_1_n_6
    SLICE_X15Y25         FDRE                                         r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.484    12.676    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/ap_clk
    SLICE_X15Y25         FDRE                                         r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[13]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.062    12.815    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U27/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_9/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 1.450ns (15.872%)  route 7.686ns (84.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          7.686    12.208    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_9/s_axi_control_WDATA[3]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_9/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        1.531    12.723    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_9/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_9/mem_reg/CLKARDCLK
                         clock pessimism              0.130    12.853    
                         clock uncertainty           -0.154    12.699    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241    12.458    design_1_i/eucDis32_int_0/inst/control_s_axi_U/int_B_9/mem_reg
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -12.208    
  -------------------------------------------------------------------
                         slack                                  0.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U31/dout_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/reg_1928_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.382%)  route 0.217ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.559     0.900    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U31/ap_clk
    SLICE_X21Y40         FDRE                                         r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U31/dout_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U31/dout_reg[1]__0/Q
                         net (fo=1, routed)           0.217     1.258    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U31_n_30
    SLICE_X25Y39         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1928_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.826     1.196    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1928_reg[1]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.070     1.232    design_1_i/eucDis32_int_0/inst/reg_1928_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U31/dout_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/reg_1928_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.098%)  route 0.220ns (60.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.562     0.903    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U31/ap_clk
    SLICE_X17Y40         FDRE                                         r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U31/dout_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U31/dout_reg[6]__0/Q
                         net (fo=1, routed)           0.220     1.263    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U31_n_25
    SLICE_X22Y40         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1928_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.827     1.197    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1928_reg[6]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.070     1.233    design_1_i/eucDis32_int_0/inst/reg_1928_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_int_0/inst/reg_1832_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.692%)  route 0.156ns (38.308%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.559     0.900    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X21Y50         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1832_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/eucDis32_int_0/inst/reg_1832_reg[30]/Q
                         net (fo=1, routed)           0.156     1.197    design_1_i/eucDis32_int_0/inst/reg_1832[30]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.242 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[31]_i_3/O
                         net (fo=1, routed)           0.000     1.242    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[31]_i_3_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.308 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.308    design_1_i/eucDis32_int_0/inst/p_21_in[30]
    SLICE_X22Y49         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.829     1.199    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X22Y49         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[30]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.102     1.272    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U21/dout_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/reg_1888_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.101%)  route 0.229ns (61.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.552     0.893    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U21/ap_clk
    SLICE_X23Y82         FDRE                                         r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U21/dout_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U21/dout_reg[6]__0/Q
                         net (fo=1, routed)           0.229     1.263    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U21_n_25
    SLICE_X18Y81         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1888_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.821     1.191    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X18Y81         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1888_reg[6]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X18Y81         FDRE (Hold_fdre_C_D)         0.066     1.223    design_1_i/eucDis32_int_0/inst/reg_1888_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_int_0/inst/reg_1832_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.400%)  route 0.157ns (38.600%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.561     0.902    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1832_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/eucDis32_int_0/inst/reg_1832_reg[27]/Q
                         net (fo=1, routed)           0.157     1.199    design_1_i/eucDis32_int_0/inst/reg_1832[27]
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.244 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[27]_i_2/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[27]_i_2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.307 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.307    design_1_i/eucDis32_int_0/inst/p_21_in[27]
    SLICE_X22Y48         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.829     1.199    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X22Y48         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[27]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.102     1.267    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_int_0/inst/reg_1832_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (61.913%)  route 0.157ns (38.087%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.559     0.900    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X21Y50         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1832_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/eucDis32_int_0/inst/reg_1832_reg[28]/Q
                         net (fo=1, routed)           0.157     1.198    design_1_i/eucDis32_int_0/inst/reg_1832[28]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.243 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[31]_i_5/O
                         net (fo=1, routed)           0.000     1.243    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[31]_i_5_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.313 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[31]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.313    design_1_i/eucDis32_int_0/inst/p_21_in[28]
    SLICE_X22Y49         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.829     1.199    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X22Y49         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[28]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.102     1.272    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_int_0/inst/reg_1832_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.252ns (61.883%)  route 0.155ns (38.117%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.561     0.902    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X21Y48         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1832_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/eucDis32_int_0/inst/reg_1832_reg[22]/Q
                         net (fo=1, routed)           0.155     1.198    design_1_i/eucDis32_int_0/inst/reg_1832[22]
    SLICE_X22Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.243 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[23]_i_3/O
                         net (fo=1, routed)           0.000     1.243    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[23]_i_3_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.309 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[23]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.309    design_1_i/eucDis32_int_0/inst/p_21_in[22]
    SLICE_X22Y47         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.829     1.199    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X22Y47         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[22]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.102     1.267    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U3/dout_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/reg_1824_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.374%)  route 0.226ns (61.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.559     0.900    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U3/ap_clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U3/dout_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U3/dout_reg[1]__0/Q
                         net (fo=1, routed)           0.226     1.267    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U3_n_30
    SLICE_X22Y35         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1824_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.823     1.193    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X22Y35         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1824_reg[1]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.066     1.225    design_1_i/eucDis32_int_0/inst/reg_1824_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_int_0/inst/reg_1828_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.279ns (67.718%)  route 0.133ns (32.282%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.560     0.901    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1828_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/eucDis32_int_0/inst/reg_1828_reg[4]/Q
                         net (fo=2, routed)           0.133     1.198    design_1_i/eucDis32_int_0/inst/reg_1828[4]
    SLICE_X22Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.243 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[7]_i_5/O
                         net (fo=1, routed)           0.000     1.243    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[7]_i_5_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.313 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[7]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.313    design_1_i/eucDis32_int_0/inst/p_21_in[4]
    SLICE_X22Y43         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.828     1.198    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[4]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.102     1.266    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/eucDis32_int_0/inst/reg_1832_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.094%)  route 0.156ns (37.906%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.561     0.902    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X21Y48         FDRE                                         r  design_1_i/eucDis32_int_0/inst/reg_1832_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/eucDis32_int_0/inst/reg_1832_reg[20]/Q
                         net (fo=1, routed)           0.156     1.199    design_1_i/eucDis32_int_0/inst/reg_1832[20]
    SLICE_X22Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.244 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[23]_i_5/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159[23]_i_5_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.314 r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[23]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.314    design_1_i/eucDis32_int_0/inst/p_21_in[20]
    SLICE_X22Y47         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4637, routed)        0.829     1.199    design_1_i/eucDis32_int_0/inst/ap_clk
    SLICE_X22Y47         FDRE                                         r  design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[20]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.102     1.267    design_1_i/eucDis32_int_0/inst/add_ln870_23_reg_3159_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U10/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y6    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U10/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y11   design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U11/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y7    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U11/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y11   design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U12/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y12   design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U12/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y5    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U13/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y3    design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U13/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y33   design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U14/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y32   design_1_i/eucDis32_int_0/inst/mul_32s_32s_32_2_1_U14/tmp_product/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[18]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[19]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[20]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[20]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[21]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[21]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y47  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_34_reg_1520_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y47  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_34_reg_1520_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[19]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[20]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[20]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[21]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y49  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_32_reg_1497_reg[21]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y47  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_34_reg_1520_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y47  design_1_i/eucDis32_int_0/inst/grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_34_reg_1520_reg[14]_srl3/CLK



