$date
	Sun Feb 18 15:57:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pcupdate_64_tb $end
$var wire 64 ! new_pc [63:0] $end
$var reg 1 " clk $end
$var reg 1 # cnd $end
$var reg 4 $ icode [3:0] $end
$var reg 64 % valC [63:0] $end
$var reg 64 & valM [63:0] $end
$var reg 64 ' valP [63:0] $end
$scope module uut2 $end
$var wire 1 " clk $end
$var wire 1 # cnd $end
$var wire 4 ( icode [3:0] $end
$var wire 64 ) valC [63:0] $end
$var wire 64 * valM [63:0] $end
$var wire 64 + valP [63:0] $end
$var reg 64 , new_pc [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b1110000 +
b10001 *
b1100100 )
b0 (
b1110000 '
b10001 &
b1100100 %
b0 $
1#
1"
b0 !
$end
#5
0"
#10
b1 !
b1 ,
1"
b1 $
b1 (
b11 &
b11 *
b10 %
b10 )
b1 '
b1 +
#15
0"
#20
b1011 !
b1011 ,
1"
b10 $
b10 (
b100001 &
b100001 *
b10110 %
b10110 )
b1011 '
b1011 +
#25
0"
#30
b1 !
b1 ,
1"
b11 $
b11 (
b11 &
b11 *
b10 %
b10 )
b1 '
b1 +
#35
0"
#40
b1011 !
b1011 ,
1"
b100 $
b100 (
b100001 &
b100001 *
b10110 %
b10110 )
b1011 '
b1011 +
#45
0"
#50
b1 !
b1 ,
1"
b101 $
b101 (
b11 &
b11 *
b10 %
b10 )
b1 '
b1 +
#55
0"
#60
b1011 !
b1011 ,
1"
b110 $
b110 (
b100001 &
b100001 *
b10110 %
b10110 )
b1011 '
b1011 +
#65
0"
#70
b10 !
b10 ,
1"
b111 $
b111 (
b11 &
b11 *
b10 %
b10 )
b1 '
b1 +
#75
0"
#80
b10110 !
b10110 ,
1"
b1000 $
b1000 (
b100001 &
b100001 *
b10110 %
b10110 )
b1011 '
b1011 +
#85
0"
#90
b11 !
b11 ,
1"
b1001 $
b1001 (
b11 &
b11 *
b10 %
b10 )
b1 '
b1 +
#95
0"
#100
b1011 !
b1011 ,
1"
b1010 $
b1010 (
b100001 &
b100001 *
b10110 %
b10110 )
b1011 '
b1011 +
#105
0"
#110
b1 !
b1 ,
1"
b1011 $
b1011 (
b11 &
b11 *
b10 %
b10 )
b1 '
b1 +
#115
0"
#120
1"
