Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Nov 23 15:56:08 2016
| Host         : Leviathan running 64-bit Arch Linux
| Command      : report_methodology -file unity_wrapper_methodology_drc_routed.rpt -rpx unity_wrapper_methodology_drc_routed.rpx
| Design       : unity_wrapper
| Device       : xc7z010clg225-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 178
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 118        |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 39         |
| TIMING-18 | Warning  | Missing input or output delay | 18         |
| TIMING-20 | Warning  | Non-clocked latch             | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[0]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[1]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[3]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[21]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[22]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[16]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[17]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[18]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[19]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[24]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[25]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[26]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[27]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[5]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[6]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[12]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[13]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[14]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[15]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.877 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.878 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.892 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/C (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.910 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.918 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[5]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.926 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.927 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.927 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.954 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.954 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.966 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.994 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -10.766 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -13.014 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -15.156 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[21]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -17.173 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -19.269 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -2.014 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -2.016 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -2.018 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -2.049 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -2.060 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -2.062 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -2.076 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -2.125 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -2.156 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -2.162 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.213 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -2.217 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/p_err_reg_reg/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -2.227 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.243 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -2.291 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.295 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.326 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.344 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK (clocked by clk_uart) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D (clocked by unity_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.412 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.426 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -2.468 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/f_err_reg_reg/D (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -2.757 ns between unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]/C (clocked by clk_fpga_1) and unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -2.844 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -2.844 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -2.844 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -2.844 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[7]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -2.849 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -2.849 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -2.849 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -2.849 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -2.868 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -2.868 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -2.868 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -2.868 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -2.892 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -2.892 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -2.892 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -2.892 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -2.892 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -2.892 ns between unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C (clocked by unity_clk) and unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/R (clocked by clk_uart). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -21.516 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -23.431 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[17]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -25.482 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -27.509 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -29.614 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -3.128 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -3.141 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -3.251 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -3.333 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -3.484 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -3.520 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -31.716 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -33.833 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -35.866 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -38.148 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -4.340 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -40.163 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -42.292 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -44.391 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -46.406 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -48.668 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -50.711 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -52.800 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[3]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -54.824 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[2]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -56.911 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -59.250 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -6.549 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -8.757 ns between unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK (clocked by unity_clk) and unity_i/BLDC_CONTROLLER_0/U0/period_reg[24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_CONTROLLER_0/U0/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_CONTROLLER_0/U0/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_CONTROLLER_0/U0/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_CONTROLLER_0/U0/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_CONTROLLER_0/U0/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_CONTROLLER_0/U0/FSM_onehot_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_direction_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin unity_i/PWM_generator_0/U0/count_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_in relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on rx_i relative to clock(s) VIRTUAL_clk_uart 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on PHASE_AH_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on PHASE_A_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on PHASE_BH_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on PHASE_B_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on PHASE_CH_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on PHASE_C_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on PWM_out relative to clock(s) VIRTUAL_unity_clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on leds_o[0] relative to clock(s) VIRTUAL_unity_clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on leds_o[1] relative to clock(s) VIRTUAL_unity_clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on leds_o[2] relative to clock(s) VIRTUAL_unity_clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on leds_o[3] relative to clock(s) VIRTUAL_unity_clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on leds_o[4] relative to clock(s) VIRTUAL_unity_clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on leds_o[5] relative to clock(s) VIRTUAL_unity_clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on leds_o[6] relative to clock(s) VIRTUAL_unity_clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on leds_o[7] relative to clock(s) VIRTUAL_unity_clk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on tx_o relative to clock(s) VIRTUAL_clk_uart 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch unity_i/unity_ctrl_0/U0/mem_data_in_reg[0] cannot be properly analyzed as its control pin unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch unity_i/unity_ctrl_0/U0/mem_data_in_reg[1] cannot be properly analyzed as its control pin unity_i/unity_ctrl_0/U0/mem_data_in_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch unity_i/unity_ctrl_0/U0/mem_data_in_reg[3] cannot be properly analyzed as its control pin unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]/G is not reached by a timing clock
Related violations: <none>


