# do rx_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/simon/intelFPGA_lite/18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Receptor/rx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:05 on May 31,2020
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Receptor/rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rx
# -- Compiling architecture behav of rx
# End time: 00:47:05 on May 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Receptor/tb_rx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:05 on May 31,2020
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Receptor/tb_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_rx
# -- Compiling architecture behav of tb_rx
# ** Warning: /home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Receptor/tb_rx.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 00:47:05 on May 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  tb_rx
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" tb_rx 
# Start time: 00:47:05 on May 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rx(behav)
# Loading ieee.numeric_std(body)
# Loading work.rx(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# stdin: <EOF>
# End time: 00:47:42 on May 31,2020, Elapsed time: 0:00:37
# Errors: 0, Warnings: 1
