

================================================================
== Vitis HLS Report for 'loop_uhat_sparse'
================================================================
* Date:           Fri Aug  2 15:04:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparsefpgaimp
* Solution:       loop_uhat_sparse_imp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.787 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271  |loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1  |    85247|    85247|  0.852 ms|  0.852 ms|  85247|  85247|       no|
        |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288  |loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3  |    17145|    17145|  0.171 ms|  0.171 ms|  17145|  17145|       no|
        |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320  |loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6  |    17052|    17052|  0.171 ms|  0.171 ms|  17052|  17052|       no|
        |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333  |loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5  |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |grp_pow_generic_double_s_fu_344                       |pow_generic_double_s                       |       87|       87|  0.870 us|  0.870 us|      1|      1|      yes|
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_66_2   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_74_4  |        ?|        ?|         ?|          -|          -|  17048|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    244|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |       30|   99|  17375|  17063|    -|
|Memory           |      734|    -|      0|      0|    0|
|Multiplexer      |        -|    -|      -|   1193|    -|
|Register         |        -|    -|    938|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |      764|   99|  18313|  18500|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      100|   66|  28800|  14400|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |      764|  150|     63|    128|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+
    |CTRL_BUS_s_axi_U                                      |CTRL_BUS_s_axi                             |        0|   0|    284|    488|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U76                |dadddsub_64ns_64ns_64_7_full_dsp_1         |        0|   3|    630|   1141|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U78                       |dcmp_64ns_64ns_1_2_no_dsp_1                |        0|   0|      0|      0|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U77                     |dmul_64ns_64ns_64_7_max_dsp_1              |        0|  11|    342|    586|    0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271  |loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1  |        0|   0|    120|    159|    0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288  |loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3  |        0|   0|    480|    110|    0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333  |loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5  |        0|   0|    526|    258|    0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320  |loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6  |        0|   0|    172|    902|    0|
    |grp_pow_generic_double_s_fu_344                       |pow_generic_double_s                       |       30|  85|  14821|  13419|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                 |                                           |       30|  99|  17375|  17063|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory        |               Module              | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_data_colIndex_U  |input_data_colIndex_RAM_AUTO_1R1W  |       30|  0|   0|    0|  17048|   15|     1|       255720|
    |input_data_rowStart_U  |input_data_rowStart_RAM_AUTO_1R1W  |       64|  0|   0|    0|  17048|   32|     1|       545536|
    |input_data_value_U     |input_data_value_RAM_AUTO_1R1W     |      128|  0|   0|    0|  17048|   64|     1|      1091072|
    |input_data_L_U         |input_data_value_RAM_AUTO_1R1W     |      128|  0|   0|    0|  17048|   64|     1|      1091072|
    |input_data_R_U         |input_data_value_RAM_AUTO_1R1W     |      128|  0|   0|    0|  17048|   64|     1|      1091072|
    |output_data_U          |input_data_value_RAM_AUTO_1R1W     |      128|  0|   0|    0|  17048|   64|     1|      1091072|
    |integral_U             |input_data_value_RAM_AUTO_1R1W     |      128|  0|   0|    0|  17048|   64|     1|      1091072|
    +-----------------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                  |                                   |      734|  0|   0|    0| 119336|  367|     7|      6256616|
    +-----------------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                             Variable Name                             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_495_p2                                                     |         +|   0|  0|  20|          15|           1|
    |and_ln66_1_fu_483_p2                                                   |       and|   0|  0|   2|           1|           1|
    |and_ln66_fu_478_p2                                                     |       and|   0|  0|   2|           1|           1|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln66_1_fu_468_p2                                                  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln66_2_fu_417_p2                                                  |      icmp|   0|  0|  12|          11|           2|
    |icmp_ln66_3_fu_423_p2                                                  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln66_fu_462_p2                                                    |      icmp|   0|  0|  12|          11|           2|
    |icmp_ln74_fu_489_p2                                                    |      icmp|   0|  0|  20|          15|          15|
    |icmp_ln77_fu_506_p2                                                    |      icmp|   0|  0|  20|          15|          15|
    |or_ln66_1_fu_429_p2                                                    |        or|   0|  0|   2|           1|           1|
    |or_ln66_fu_474_p2                                                      |        or|   0|  0|   2|           1|           1|
    |e_max_1_fu_522_p3                                                      |    select|   0|  0|  32|           1|          32|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                  |          |   0|  0| 244|         177|          74|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  715|        134|    1|        134|
    |error_1_fu_142                            |    9|          2|   64|        128|
    |error_2_reg_259                           |    9|          2|   64|        128|
    |grp_fu_374_ce                             |   14|          3|    1|          3|
    |grp_fu_374_opcode                         |   20|          4|    2|          8|
    |grp_fu_374_p0                             |   25|          5|   64|        320|
    |grp_fu_374_p1                             |   20|          4|   64|        256|
    |grp_fu_380_ce                             |   14|          3|    1|          3|
    |grp_fu_380_p0                             |   25|          5|   64|        320|
    |grp_fu_380_p1                             |   25|          5|   64|        320|
    |grp_pow_generic_double_s_fu_344_ap_start  |    9|          2|    1|          2|
    |grp_pow_generic_double_s_fu_344_base_r    |   14|          3|   64|        192|
    |grp_pow_generic_double_s_fu_344_exp       |   14|          3|   64|        192|
    |i_3_reg_248                               |    9|          2|   15|         30|
    |inStream_TREADY_int_regslice              |    9|          2|    1|          2|
    |input_data_L_address0                     |   14|          3|   15|         45|
    |input_data_L_ce0                          |   14|          3|    1|          3|
    |input_data_L_we0                          |    9|          2|    1|          2|
    |input_data_R_address0                     |   14|          3|   15|         45|
    |input_data_R_ce0                          |   14|          3|    1|          3|
    |input_data_R_we0                          |    9|          2|    1|          2|
    |input_data_colIndex_address0              |   14|          3|   15|         45|
    |input_data_colIndex_ce0                   |   14|          3|    1|          3|
    |input_data_colIndex_we0                   |    9|          2|    1|          2|
    |input_data_rowStart_address0              |   14|          3|   15|         45|
    |input_data_rowStart_ce0                   |   14|          3|    1|          3|
    |input_data_rowStart_we0                   |    9|          2|    1|          2|
    |input_data_value_address0                 |   14|          3|   15|         45|
    |input_data_value_ce0                      |   14|          3|    1|          3|
    |input_data_value_we0                      |    9|          2|    1|          2|
    |integral_address0                         |   14|          3|   15|         45|
    |integral_ce0                              |   14|          3|    1|          3|
    |integral_we0                              |    9|          2|    1|          2|
    |output_data_address0                      |   20|          4|   15|         60|
    |output_data_ce0                           |   20|          4|    1|          4|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     | 1193|        235|  652|       2402|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |                                Name                               |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |ELEMENTS_read_reg_557                                              |   32|   0|   32|          0|
    |L_exp_read_reg_545                                                 |   64|   0|   64|          0|
    |R_exp_read_reg_540                                                 |   64|   0|   64|          0|
    |add_ln78_reg_592                                                   |   15|   0|   15|          0|
    |ap_CS_fsm                                                          |  133|   0|  133|          0|
    |e_max_1_reg_618                                                    |   32|   0|   32|          0|
    |e_reg_623                                                          |   32|   0|   32|          0|
    |error_1_fu_142                                                     |   64|   0|   64|          0|
    |error_2_reg_259                                                    |   64|   0|   64|          0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start_reg  |    1|   0|    1|          0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start_reg  |    1|   0|    1|          0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start_reg  |    1|   0|    1|          0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start_reg  |    1|   0|    1|          0|
    |grp_pow_generic_double_s_fu_344_ap_start_reg                       |    1|   0|    1|          0|
    |i_3_reg_248                                                        |   15|   0|   15|          0|
    |icmp_ln66_1_reg_581                                                |    1|   0|    1|          0|
    |icmp_ln66_reg_576                                                  |    1|   0|    1|          0|
    |icmp_ln77_reg_603                                                  |    1|   0|    1|          0|
    |input_data_L_load_reg_638                                          |   64|   0|   64|          0|
    |or_ln66_1_reg_568                                                  |    1|   0|    1|          0|
    |output_data_addr_reg_633                                           |   15|   0|   15|          0|
    |output_data_load_reg_648                                           |   64|   0|   64|          0|
    |reg_388                                                            |   64|   0|   64|          0|
    |reg_394                                                            |   64|   0|   64|          0|
    |tmp_7_reg_643                                                      |   64|   0|   64|          0|
    |tol_read_reg_550                                                   |   64|   0|   64|          0|
    |zext_ln74_reg_597                                                  |   15|   0|   64|         49|
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                              |  938|   0|  987|         49|
    +-------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_AWREADY  |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_AWADDR   |   in|    6|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WVALID   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WREADY   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WDATA    |   in|   32|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WSTRB    |   in|    4|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARVALID  |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARREADY  |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARADDR   |   in|    6|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RVALID   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RREADY   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RDATA    |  out|   32|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RRESP    |  out|    2|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BVALID   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BREADY   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BRESP    |  out|    2|       s_axi|            CTRL_BUS|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|    loop_uhat_sparse|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|    loop_uhat_sparse|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|    loop_uhat_sparse|  return value|
|inStream_TDATA          |   in|   64|        axis|   inStream_V_data_V|       pointer|
|inStream_TVALID         |   in|    1|        axis|   inStream_V_last_V|       pointer|
|inStream_TREADY         |  out|    1|        axis|   inStream_V_last_V|       pointer|
|inStream_TLAST          |   in|    1|        axis|   inStream_V_last_V|       pointer|
|inStream_TKEEP          |   in|    8|        axis|   inStream_V_keep_V|       pointer|
|inStream_TSTRB          |   in|    8|        axis|   inStream_V_strb_V|       pointer|
|outStream_TDATA         |  out|   64|        axis|  outStream_V_data_V|       pointer|
|outStream_TVALID        |  out|    1|        axis|  outStream_V_last_V|       pointer|
|outStream_TREADY        |   in|    1|        axis|  outStream_V_last_V|       pointer|
|outStream_TLAST         |  out|    1|        axis|  outStream_V_last_V|       pointer|
|outStream_TKEEP         |  out|    8|        axis|  outStream_V_keep_V|       pointer|
|outStream_TSTRB         |  out|    8|        axis|  outStream_V_strb_V|       pointer|
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 133
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 132 
12 --> 13 
13 --> 14 10 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 13 
132 --> 133 
133 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%error_1 = alloca i32 1" [sparsefpgaimp/loop_uhat_sparse.cpp:53]   --->   Operation 134 'alloca' 'error_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.00ns)   --->   "%R_exp_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %R_exp"   --->   Operation 135 'read' 'R_exp_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 136 [1/1] (1.00ns)   --->   "%L_exp_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %L_exp"   --->   Operation 136 'read' 'L_exp_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 137 [1/1] (1.00ns)   --->   "%tol_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %tol"   --->   Operation 137 'read' 'tol_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 138 [1/1] (1.00ns)   --->   "%ELEMENTS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ELEMENTS"   --->   Operation 138 'read' 'ELEMENTS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%rhs_loc = alloca i64 1"   --->   Operation 139 'alloca' 'rhs_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (3.25ns)   --->   "%input_data_rowStart = alloca i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:50]   --->   Operation 140 'alloca' 'input_data_rowStart' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17048> <RAM>
ST_1 : Operation 141 [1/1] (3.25ns)   --->   "%input_data_colIndex = alloca i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:50]   --->   Operation 141 'alloca' 'input_data_colIndex' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 142 [1/1] (3.25ns)   --->   "%input_data_value = alloca i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:50]   --->   Operation 142 'alloca' 'input_data_value' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 143 [1/1] (3.25ns)   --->   "%input_data_L = alloca i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:50]   --->   Operation 143 'alloca' 'input_data_L' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_1 : Operation 144 [1/1] (3.25ns)   --->   "%input_data_R = alloca i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:50]   --->   Operation 144 'alloca' 'input_data_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 145 [1/1] (3.25ns)   --->   "%output_data = alloca i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:51]   --->   Operation 145 'alloca' 'output_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_1 : Operation 146 [1/1] (3.25ns)   --->   "%integral = alloca i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:52]   --->   Operation 146 'alloca' 'integral' <Predicate = true> <Delay = 3.25>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 147 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (7.28ns)   --->   "%call_ln0 = call void @loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V, i32 %input_data_rowStart, i15 %input_data_colIndex, i64 %input_data_value, i64 %input_data_L, i64 %input_data_R"   --->   Operation 148 'call' 'call_ln0' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 149 [7/7] (7.29ns)   --->   "%error = dadd i64 %tol_read, i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:53]   --->   Operation 149 'dadd' 'error' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 150 [1/2] (0.00ns)   --->   "%call_ln0 = call void @loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V, i32 %input_data_rowStart, i15 %input_data_colIndex, i64 %input_data_value, i64 %input_data_L, i64 %input_data_R"   --->   Operation 150 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 151 [6/7] (7.29ns)   --->   "%error = dadd i64 %tol_read, i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:53]   --->   Operation 151 'dadd' 'error' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%empty_75 = wait i32 @_ssdm_op_Wait"   --->   Operation 152 'wait' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [5/7] (7.29ns)   --->   "%error = dadd i64 %tol_read, i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:53]   --->   Operation 153 'dadd' 'error' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 154 [4/7] (7.29ns)   --->   "%error = dadd i64 %tol_read, i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:53]   --->   Operation 154 'dadd' 'error' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 155 [3/7] (7.29ns)   --->   "%error = dadd i64 %tol_read, i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:53]   --->   Operation 155 'dadd' 'error' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 156 [2/7] (7.29ns)   --->   "%error = dadd i64 %tol_read, i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:53]   --->   Operation 156 'dadd' 'error' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 157 [1/7] (7.29ns)   --->   "%error = dadd i64 %tol_read, i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:53]   --->   Operation 157 'dadd' 'error' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.18>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%spectopmodule_ln31 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [sparsefpgaimp/loop_uhat_sparse.cpp:31]   --->   Operation 158 'spectopmodule' 'spectopmodule_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V, void @empty_15, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inStream_V_data_V"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_V_keep_V"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_V_strb_V"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_V_last_V"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i1 %outStream_V_last_V, void @empty_15, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outStream_V_data_V"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_keep_V"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_strb_V"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V"   --->   Operation 168 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ELEMENTS"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ELEMENTS, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ELEMENTS, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tol"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tol, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tol, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %L_exp"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %L_exp, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_11, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %L_exp, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %R_exp"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %R_exp, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %R_exp, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln57 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i1 0, i1 %outStream_V_last_V, i1 0, i1 0, void @empty_9" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 182 'specaxissidechannel' 'specaxissidechannel_ln57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln57 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 0, i1 %inStream_V_last_V, i1 0, i1 0, void @empty_8" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 183 'specaxissidechannel' 'specaxissidechannel_ln57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i64 %tol_read" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 184 'bitcast' 'bitcast_ln66_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln66_1, i32 52, i32 62" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 185 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i64 %bitcast_ln66_1" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 186 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (1.63ns)   --->   "%icmp_ln66_2 = icmp_ne  i11 %tmp_4, i11 2047" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 187 'icmp' 'icmp_ln66_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (3.21ns)   --->   "%icmp_ln66_3 = icmp_eq  i52 %trunc_ln66, i52 0" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 188 'icmp' 'icmp_ln66_3' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.97ns)   --->   "%or_ln66_1 = or i1 %icmp_ln66_3, i1 %icmp_ln66_2" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 189 'or' 'or_ln66_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (1.58ns)   --->   "%store_ln53 = store i64 %error, i64 %error_1" [sparsefpgaimp/loop_uhat_sparse.cpp:53]   --->   Operation 190 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln66 = br void %while.cond" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 191 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.46>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%error_4 = load i64 %error_1" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 192 'load' 'error_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i64 %error_4" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 193 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln66, i32 52, i32 62" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 194 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i64 %bitcast_ln66" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 195 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (1.63ns)   --->   "%icmp_ln66 = icmp_ne  i11 %tmp_3, i11 2047" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 196 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (3.21ns)   --->   "%icmp_ln66_1 = icmp_eq  i52 %trunc_ln66_1, i52 0" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 197 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [2/2] (5.46ns)   --->   "%tmp_5 = fcmp_oge  i64 %error_4, i64 %tol_read" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 198 'dcmp' 'tmp_5' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_1)   --->   "%or_ln66 = or i1 %icmp_ln66_1, i1 %icmp_ln66" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 199 'or' 'or_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_1)   --->   "%and_ln66 = and i1 %or_ln66, i1 %or_ln66_1" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 200 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/2] (5.46ns)   --->   "%tmp_5 = fcmp_oge  i64 %error_4, i64 %tol_read" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 201 'dcmp' 'tmp_5' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln66_1 = and i1 %and_ln66, i1 %tmp_5" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 202 'and' 'and_ln66_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %and_ln66_1, void %for.inc96.preheader, void %VITIS_LOOP_70_3" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 203 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [2/2] (0.00ns)   --->   "%call_ln0 = call void @loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3, i64 %input_data_R, i64 %output_data, i64 %R_exp_read, i64 %integral, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 204 'call' 'call_ln0' <Predicate = (and_ln66_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%empty_76 = wait i32 @_ssdm_op_Wait"   --->   Operation 205 'wait' 'empty_76' <Predicate = (!and_ln66_1)> <Delay = 0.00>
ST_11 : Operation 206 [2/2] (0.00ns)   --->   "%call_ln0 = call void @loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6, i64 %output_data, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i1 %outStream_V_last_V"   --->   Operation 206 'call' 'call_ln0' <Predicate = (!and_ln66_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.58>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 207 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln0 = call void @loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3, i64 %input_data_R, i64 %output_data, i64 %R_exp_read, i64 %integral, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 208 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 209 [1/1] (1.58ns)   --->   "%br_ln74 = br void %for.body44" [sparsefpgaimp/loop_uhat_sparse.cpp:74]   --->   Operation 209 'br' 'br_ln74' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 5.19>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%i_3 = phi i15 %add_ln78, void %for.body44.split_ifconv, i15 0, void %VITIS_LOOP_70_3" [sparsefpgaimp/loop_uhat_sparse.cpp:78]   --->   Operation 210 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%error_2 = phi i64 %error_3, void %for.body44.split_ifconv, i64 0, void %VITIS_LOOP_70_3"   --->   Operation 211 'phi' 'error_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (1.94ns)   --->   "%icmp_ln74 = icmp_eq  i15 %i_3, i15 17048" [sparsefpgaimp/loop_uhat_sparse.cpp:74]   --->   Operation 212 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (1.94ns)   --->   "%add_ln78 = add i15 %i_3, i15 1" [sparsefpgaimp/loop_uhat_sparse.cpp:78]   --->   Operation 213 'add' 'add_ln78' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.body44.split_ifconv, void %for.end84" [sparsefpgaimp/loop_uhat_sparse.cpp:74]   --->   Operation 214 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i15 %i_3" [sparsefpgaimp/loop_uhat_sparse.cpp:74]   --->   Operation 215 'zext' 'zext_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (1.94ns)   --->   "%icmp_ln77 = icmp_ult  i15 %i_3, i15 17047" [sparsefpgaimp/loop_uhat_sparse.cpp:77]   --->   Operation 216 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln74)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i15 %add_ln78" [sparsefpgaimp/loop_uhat_sparse.cpp:78]   --->   Operation 217 'zext' 'zext_ln78' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%input_data_rowStart_addr = getelementptr i32 %input_data_rowStart, i64 0, i64 %zext_ln78" [sparsefpgaimp/loop_uhat_sparse.cpp:78]   --->   Operation 218 'getelementptr' 'input_data_rowStart_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 219 [2/2] (3.25ns)   --->   "%e_max = load i15 %input_data_rowStart_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:78]   --->   Operation 219 'load' 'e_max' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17048> <RAM>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%input_data_rowStart_addr_1 = getelementptr i32 %input_data_rowStart, i64 0, i64 %zext_ln74" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 220 'getelementptr' 'input_data_rowStart_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 221 [2/2] (3.25ns)   --->   "%e = load i15 %input_data_rowStart_addr_1" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 221 'load' 'e' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17048> <RAM>
ST_13 : Operation 222 [1/1] (1.58ns)   --->   "%store_ln53 = store i64 %error_2, i64 %error_1" [sparsefpgaimp/loop_uhat_sparse.cpp:53]   --->   Operation 222 'store' 'store_ln53' <Predicate = (icmp_ln74)> <Delay = 1.58>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln66 = br void %while.cond" [sparsefpgaimp/loop_uhat_sparse.cpp:66]   --->   Operation 223 'br' 'br_ln66' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.54>
ST_14 : Operation 224 [1/2] (3.25ns)   --->   "%e_max = load i15 %input_data_rowStart_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:78]   --->   Operation 224 'load' 'e_max' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17048> <RAM>
ST_14 : Operation 225 [1/1] (0.69ns)   --->   "%e_max_1 = select i1 %icmp_ln77, i32 %e_max, i32 %ELEMENTS_read" [sparsefpgaimp/loop_uhat_sparse.cpp:77]   --->   Operation 225 'select' 'e_max_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 226 [1/2] (3.25ns)   --->   "%e = load i15 %input_data_rowStart_addr_1" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 226 'load' 'e' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17048> <RAM>
ST_14 : Operation 227 [2/2] (1.58ns)   --->   "%call_ln83 = call void @loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, i32 %e, i32 %e_max_1, i64 %input_data_value, i15 %input_data_colIndex, i64 %integral, i64 %rhs_loc" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 227 'call' 'call_ln83' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln83 = call void @loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, i32 %e, i32 %e_max_1, i64 %input_data_value, i15 %input_data_colIndex, i64 %integral, i64 %rhs_loc" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 228 'call' 'call_ln83' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%rhs_loc_load = load i64 %rhs_loc"   --->   Operation 229 'load' 'rhs_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [88/88] (2.32ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 230 'call' 'tmp_7' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 231 [87/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 231 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 232 [86/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 232 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 233 [85/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 233 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 234 [84/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 234 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 235 [83/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 235 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 236 [82/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 236 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 237 [81/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 237 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 238 [80/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 238 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 239 [79/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 239 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 240 [78/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 240 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 241 [77/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 241 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 242 [76/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 242 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.28>
ST_29 : Operation 243 [75/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 243 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 244 [74/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 244 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.28>
ST_31 : Operation 245 [73/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 245 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.28>
ST_32 : Operation 246 [72/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 246 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.28>
ST_33 : Operation 247 [71/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 247 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.28>
ST_34 : Operation 248 [70/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 248 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.28>
ST_35 : Operation 249 [69/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 249 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.28>
ST_36 : Operation 250 [68/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 250 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.28>
ST_37 : Operation 251 [67/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 251 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.28>
ST_38 : Operation 252 [66/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 252 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.28>
ST_39 : Operation 253 [65/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 253 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.28>
ST_40 : Operation 254 [64/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 254 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.28>
ST_41 : Operation 255 [63/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 255 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 7.28>
ST_42 : Operation 256 [62/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 256 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 7.28>
ST_43 : Operation 257 [61/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 257 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 7.28>
ST_44 : Operation 258 [60/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 258 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 7.28>
ST_45 : Operation 259 [59/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 259 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 7.28>
ST_46 : Operation 260 [58/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 260 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 7.28>
ST_47 : Operation 261 [57/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 261 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 7.28>
ST_48 : Operation 262 [56/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 262 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 7.28>
ST_49 : Operation 263 [55/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 263 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 7.28>
ST_50 : Operation 264 [54/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 264 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 7.28>
ST_51 : Operation 265 [53/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 265 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 7.28>
ST_52 : Operation 266 [52/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 266 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 7.28>
ST_53 : Operation 267 [51/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 267 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 7.28>
ST_54 : Operation 268 [50/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 268 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 7.28>
ST_55 : Operation 269 [49/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 269 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 7.28>
ST_56 : Operation 270 [48/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 270 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 7.28>
ST_57 : Operation 271 [47/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 271 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 7.28>
ST_58 : Operation 272 [46/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 272 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 7.28>
ST_59 : Operation 273 [45/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 273 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 7.28>
ST_60 : Operation 274 [44/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 274 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 7.28>
ST_61 : Operation 275 [43/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 275 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 7.28>
ST_62 : Operation 276 [42/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 276 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 7.28>
ST_63 : Operation 277 [41/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 277 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 7.28>
ST_64 : Operation 278 [40/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 278 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 7.28>
ST_65 : Operation 279 [39/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 279 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 7.28>
ST_66 : Operation 280 [38/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 280 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 7.28>
ST_67 : Operation 281 [37/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 281 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 7.28>
ST_68 : Operation 282 [36/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 282 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 7.28>
ST_69 : Operation 283 [35/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 283 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 7.28>
ST_70 : Operation 284 [34/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 284 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 7.28>
ST_71 : Operation 285 [33/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 285 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 7.28>
ST_72 : Operation 286 [32/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 286 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 7.28>
ST_73 : Operation 287 [31/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 287 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 7.28>
ST_74 : Operation 288 [30/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 288 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 7.28>
ST_75 : Operation 289 [29/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 289 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 7.28>
ST_76 : Operation 290 [28/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 290 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 7.28>
ST_77 : Operation 291 [27/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 291 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 7.28>
ST_78 : Operation 292 [26/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 292 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 7.28>
ST_79 : Operation 293 [25/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 293 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 7.28>
ST_80 : Operation 294 [24/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 294 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 80> <Delay = 7.28>
ST_81 : Operation 295 [23/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 295 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 7.28>
ST_82 : Operation 296 [22/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 296 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 82> <Delay = 7.28>
ST_83 : Operation 297 [21/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 297 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 83> <Delay = 7.28>
ST_84 : Operation 298 [20/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 298 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 84> <Delay = 7.28>
ST_85 : Operation 299 [19/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 299 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 85> <Delay = 7.28>
ST_86 : Operation 300 [18/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 300 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 86> <Delay = 7.28>
ST_87 : Operation 301 [17/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 301 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 87> <Delay = 7.28>
ST_88 : Operation 302 [16/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 302 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 88> <Delay = 7.28>
ST_89 : Operation 303 [15/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 303 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 89> <Delay = 7.28>
ST_90 : Operation 304 [14/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 304 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 90> <Delay = 7.28>
ST_91 : Operation 305 [13/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 305 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 91> <Delay = 7.28>
ST_92 : Operation 306 [12/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 306 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 92> <Delay = 7.28>
ST_93 : Operation 307 [11/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 307 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 93> <Delay = 7.28>
ST_94 : Operation 308 [10/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 308 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 94> <Delay = 7.28>
ST_95 : Operation 309 [9/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 309 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 95> <Delay = 7.28>
ST_96 : Operation 310 [8/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 310 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 96> <Delay = 7.28>
ST_97 : Operation 311 [7/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 311 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 97> <Delay = 7.28>
ST_98 : Operation 312 [6/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 312 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 98> <Delay = 7.28>
ST_99 : Operation 313 [5/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 313 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 99> <Delay = 7.28>
ST_100 : Operation 314 [4/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 314 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 100> <Delay = 7.28>
ST_101 : Operation 315 [3/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 315 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 101> <Delay = 7.28>
ST_102 : Operation 316 [1/1] (0.00ns)   --->   "%input_data_L_addr = getelementptr i64 %input_data_L, i64 0, i64 %zext_ln74" [sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 316 'getelementptr' 'input_data_L_addr' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 317 [2/2] (3.25ns)   --->   "%input_data_L_load = load i15 %input_data_L_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 317 'load' 'input_data_L_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_102 : Operation 318 [2/88] (7.28ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 318 'call' 'tmp_7' <Predicate = true> <Delay = 7.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 319 [1/1] (0.00ns)   --->   "%output_data_addr = getelementptr i64 %output_data, i64 0, i64 %zext_ln74" [sparsefpgaimp/loop_uhat_sparse.cpp:88]   --->   Operation 319 'getelementptr' 'output_data_addr' <Predicate = true> <Delay = 0.00>

State 103 <SV = 102> <Delay = 6.39>
ST_103 : Operation 320 [1/2] (3.25ns)   --->   "%input_data_L_load = load i15 %input_data_L_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 320 'load' 'input_data_L_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_103 : Operation 321 [1/88] (6.39ns)   --->   "%tmp_7 = call i64 @pow_generic<double>, i64 %rhs_loc_load, i64 %L_exp_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 321 'call' 'tmp_7' <Predicate = true> <Delay = 6.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 103> <Delay = 6.71>
ST_104 : Operation 322 [7/7] (6.71ns)   --->   "%uhat_f = dmul i64 %input_data_L_load, i64 %tmp_7" [sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 322 'dmul' 'uhat_f' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.71>
ST_105 : Operation 323 [6/7] (6.71ns)   --->   "%uhat_f = dmul i64 %input_data_L_load, i64 %tmp_7" [sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 323 'dmul' 'uhat_f' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.71>
ST_106 : Operation 324 [5/7] (6.71ns)   --->   "%uhat_f = dmul i64 %input_data_L_load, i64 %tmp_7" [sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 324 'dmul' 'uhat_f' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.71>
ST_107 : Operation 325 [4/7] (6.71ns)   --->   "%uhat_f = dmul i64 %input_data_L_load, i64 %tmp_7" [sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 325 'dmul' 'uhat_f' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.71>
ST_108 : Operation 326 [3/7] (6.71ns)   --->   "%uhat_f = dmul i64 %input_data_L_load, i64 %tmp_7" [sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 326 'dmul' 'uhat_f' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.71>
ST_109 : Operation 327 [2/7] (6.71ns)   --->   "%uhat_f = dmul i64 %input_data_L_load, i64 %tmp_7" [sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 327 'dmul' 'uhat_f' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 328 [2/2] (3.25ns)   --->   "%output_data_load = load i15 %output_data_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:88]   --->   Operation 328 'load' 'output_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>

State 110 <SV = 109> <Delay = 6.71>
ST_110 : Operation 329 [1/7] (6.71ns)   --->   "%uhat_f = dmul i64 %input_data_L_load, i64 %tmp_7" [sparsefpgaimp/loop_uhat_sparse.cpp:87]   --->   Operation 329 'dmul' 'uhat_f' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 330 [1/2] (3.25ns)   --->   "%output_data_load = load i15 %output_data_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:88]   --->   Operation 330 'load' 'output_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>

State 111 <SV = 110> <Delay = 7.29>
ST_111 : Operation 331 [7/7] (7.29ns)   --->   "%deviation = dsub i64 %output_data_load, i64 %uhat_f" [sparsefpgaimp/loop_uhat_sparse.cpp:88]   --->   Operation 331 'dsub' 'deviation' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 332 [1/1] (3.25ns)   --->   "%store_ln91 = store i64 %uhat_f, i15 %output_data_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:91]   --->   Operation 332 'store' 'store_ln91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>

State 112 <SV = 111> <Delay = 7.29>
ST_112 : Operation 333 [6/7] (7.29ns)   --->   "%deviation = dsub i64 %output_data_load, i64 %uhat_f" [sparsefpgaimp/loop_uhat_sparse.cpp:88]   --->   Operation 333 'dsub' 'deviation' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.29>
ST_113 : Operation 334 [5/7] (7.29ns)   --->   "%deviation = dsub i64 %output_data_load, i64 %uhat_f" [sparsefpgaimp/loop_uhat_sparse.cpp:88]   --->   Operation 334 'dsub' 'deviation' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.29>
ST_114 : Operation 335 [4/7] (7.29ns)   --->   "%deviation = dsub i64 %output_data_load, i64 %uhat_f" [sparsefpgaimp/loop_uhat_sparse.cpp:88]   --->   Operation 335 'dsub' 'deviation' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.29>
ST_115 : Operation 336 [3/7] (7.29ns)   --->   "%deviation = dsub i64 %output_data_load, i64 %uhat_f" [sparsefpgaimp/loop_uhat_sparse.cpp:88]   --->   Operation 336 'dsub' 'deviation' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.29>
ST_116 : Operation 337 [2/7] (7.29ns)   --->   "%deviation = dsub i64 %output_data_load, i64 %uhat_f" [sparsefpgaimp/loop_uhat_sparse.cpp:88]   --->   Operation 337 'dsub' 'deviation' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.29>
ST_117 : Operation 338 [1/7] (7.29ns)   --->   "%deviation = dsub i64 %output_data_load, i64 %uhat_f" [sparsefpgaimp/loop_uhat_sparse.cpp:88]   --->   Operation 338 'dsub' 'deviation' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.71>
ST_118 : Operation 339 [7/7] (6.71ns)   --->   "%mul3 = dmul i64 %deviation, i64 %deviation" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 339 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.71>
ST_119 : Operation 340 [6/7] (6.71ns)   --->   "%mul3 = dmul i64 %deviation, i64 %deviation" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 340 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.71>
ST_120 : Operation 341 [5/7] (6.71ns)   --->   "%mul3 = dmul i64 %deviation, i64 %deviation" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 341 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.71>
ST_121 : Operation 342 [4/7] (6.71ns)   --->   "%mul3 = dmul i64 %deviation, i64 %deviation" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 342 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.71>
ST_122 : Operation 343 [3/7] (6.71ns)   --->   "%mul3 = dmul i64 %deviation, i64 %deviation" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 343 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.71>
ST_123 : Operation 344 [2/7] (6.71ns)   --->   "%mul3 = dmul i64 %deviation, i64 %deviation" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 344 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.71>
ST_124 : Operation 345 [1/7] (6.71ns)   --->   "%mul3 = dmul i64 %deviation, i64 %deviation" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 345 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.29>
ST_125 : Operation 346 [7/7] (7.29ns)   --->   "%error_3 = dadd i64 %error_2, i64 %mul3" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 346 'dadd' 'error_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.29>
ST_126 : Operation 347 [6/7] (7.29ns)   --->   "%error_3 = dadd i64 %error_2, i64 %mul3" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 347 'dadd' 'error_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.29>
ST_127 : Operation 348 [5/7] (7.29ns)   --->   "%error_3 = dadd i64 %error_2, i64 %mul3" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 348 'dadd' 'error_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.29>
ST_128 : Operation 349 [4/7] (7.29ns)   --->   "%error_3 = dadd i64 %error_2, i64 %mul3" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 349 'dadd' 'error_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.29>
ST_129 : Operation 350 [3/7] (7.29ns)   --->   "%error_3 = dadd i64 %error_2, i64 %mul3" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 350 'dadd' 'error_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.29>
ST_130 : Operation 351 [2/7] (7.29ns)   --->   "%error_3 = dadd i64 %error_2, i64 %mul3" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 351 'dadd' 'error_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.29>
ST_131 : Operation 352 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17048, i64 17048, i64 17048" [sparsefpgaimp/loop_uhat_sparse.cpp:53]   --->   Operation 352 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 353 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [sparsefpgaimp/loop_uhat_sparse.cpp:74]   --->   Operation 353 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 354 [1/7] (7.29ns)   --->   "%error_3 = dadd i64 %error_2, i64 %mul3" [sparsefpgaimp/loop_uhat_sparse.cpp:89]   --->   Operation 354 'dadd' 'error_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body44" [sparsefpgaimp/loop_uhat_sparse.cpp:74]   --->   Operation 355 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 132 <SV = 11> <Delay = 6.00>
ST_132 : Operation 356 [1/2] (6.00ns)   --->   "%call_ln0 = call void @loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6, i64 %output_data, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i1 %outStream_V_last_V"   --->   Operation 356 'call' 'call_ln0' <Predicate = true> <Delay = 6.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 12> <Delay = 0.00>
ST_133 : Operation 357 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [sparsefpgaimp/loop_uhat_sparse.cpp:102]   --->   Operation 357 'ret' 'ret_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ELEMENTS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tol]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ R_exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
error_1                    (alloca             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
R_exp_read                 (read               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
L_exp_read                 (read               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
tol_read                   (read               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
ELEMENTS_read              (read               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
rhs_loc                    (alloca             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
input_data_rowStart        (alloca             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
input_data_colIndex        (alloca             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
input_data_value           (alloca             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
input_data_L               (alloca             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
input_data_R               (alloca             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
output_data                (alloca             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
integral                   (alloca             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
empty                      (wait               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                   (call               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_75                   (wait               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
error                      (dadd               ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln31         (spectopmodule      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specaxissidechannel_ln57   (specaxissidechannel) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specaxissidechannel_ln57   (specaxissidechannel) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln66_1             (bitcast            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                      (partselect         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln66                 (trunc              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln66_2                (icmp               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln66_3                (icmp               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln66_1                  (or                 ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
store_ln53                 (store              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln66                    (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
error_4                    (load               ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln66               (bitcast            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                      (partselect         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln66_1               (trunc              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln66                  (icmp               ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln66_1                (icmp               ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln66                    (or                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln66                   (and                ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                      (dcmp               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln66_1                 (and                ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln66                    (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_76                   (wait               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln66          (specloopname       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                   (call               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln74                    (br                 ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
i_3                        (phi                ) [ 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
error_2                    (phi                ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
icmp_ln74                  (icmp               ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
add_ln78                   (add                ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln74                    (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln74                  (zext               ) [ 00000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000]
icmp_ln77                  (icmp               ) [ 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln78                  (zext               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_data_rowStart_addr   (getelementptr      ) [ 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_data_rowStart_addr_1 (getelementptr      ) [ 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53                 (store              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln66                    (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_max                      (load               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_max_1                    (select             ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e                          (load               ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln83                  (call               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_loc_load               (load               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_data_L_addr          (getelementptr      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
output_data_addr           (getelementptr      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000]
input_data_L_load          (load               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000]
tmp_7                      (call               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000]
uhat_f                     (dmul               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000]
output_data_load           (load               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000]
store_ln91                 (store              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deviation                  (dsub               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000]
mul3                       (dmul               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100]
speclooptripcount_ln53     (speclooptripcount  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln74          (specloopname       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
error_3                    (dadd               ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln74                    (br                 ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
call_ln0                   (call               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln102                  (ret                ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ELEMENTS">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ELEMENTS"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tol">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tol"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="L_exp">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_exp"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="R_exp">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_exp"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.double"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="error_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="error_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="rhs_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_data_rowStart_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_data_rowStart/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="input_data_colIndex_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_data_colIndex/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_data_value_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_data_value/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_data_L_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_data_L/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="input_data_R_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_data_R/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="output_data_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_data/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="integral_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="integral/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="R_exp_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="R_exp_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="L_exp_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_exp_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tol_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tol_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="ELEMENTS_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ELEMENTS_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="input_data_rowStart_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="15" slack="0"/>
<pin id="206" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_data_rowStart_addr/13 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="15" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="214" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="0"/>
<pin id="216" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_max/13 e/13 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_data_rowStart_addr_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="15" slack="0"/>
<pin id="222" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_data_rowStart_addr_1/13 "/>
</bind>
</comp>

<comp id="225" class="1004" name="input_data_L_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="15" slack="89"/>
<pin id="229" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_data_L_addr/102 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="15" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_data_L_load/102 "/>
</bind>
</comp>

<comp id="237" class="1004" name="output_data_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="15" slack="89"/>
<pin id="241" dir="1" index="3" bw="15" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_data_addr/102 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="15" slack="7"/>
<pin id="245" dir="0" index="1" bw="64" slack="1"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_data_load/109 store_ln91/111 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_3_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="1"/>
<pin id="250" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_3_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="15" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/13 "/>
</bind>
</comp>

<comp id="259" class="1005" name="error_2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="error_2 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="error_2_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="64" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="error_2/13 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="0" index="3" bw="8" slack="0"/>
<pin id="276" dir="0" index="4" bw="1" slack="0"/>
<pin id="277" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="15" slack="2147483647"/>
<pin id="279" dir="0" index="7" bw="64" slack="2147483647"/>
<pin id="280" dir="0" index="8" bw="64" slack="2147483647"/>
<pin id="281" dir="0" index="9" bw="64" slack="2147483647"/>
<pin id="282" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="292" dir="0" index="3" bw="64" slack="10"/>
<pin id="293" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="294" dir="0" index="5" bw="6" slack="0"/>
<pin id="295" dir="0" index="6" bw="109" slack="0"/>
<pin id="296" dir="0" index="7" bw="105" slack="0"/>
<pin id="297" dir="0" index="8" bw="102" slack="0"/>
<pin id="298" dir="0" index="9" bw="97" slack="0"/>
<pin id="299" dir="0" index="10" bw="92" slack="0"/>
<pin id="300" dir="0" index="11" bw="87" slack="0"/>
<pin id="301" dir="0" index="12" bw="82" slack="0"/>
<pin id="302" dir="0" index="13" bw="77" slack="0"/>
<pin id="303" dir="0" index="14" bw="58" slack="0"/>
<pin id="304" dir="0" index="15" bw="26" slack="0"/>
<pin id="305" dir="0" index="16" bw="42" slack="0"/>
<pin id="306" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="64" slack="0"/>
<pin id="324" dir="0" index="3" bw="8" slack="0"/>
<pin id="325" dir="0" index="4" bw="8" slack="0"/>
<pin id="326" dir="0" index="5" bw="1" slack="0"/>
<pin id="327" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="338" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="339" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="340" dir="0" index="6" bw="64" slack="13"/>
<pin id="341" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln83/14 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_pow_generic_double_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="64" slack="15"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="0" index="4" bw="109" slack="0"/>
<pin id="350" dir="0" index="5" bw="105" slack="0"/>
<pin id="351" dir="0" index="6" bw="102" slack="0"/>
<pin id="352" dir="0" index="7" bw="97" slack="0"/>
<pin id="353" dir="0" index="8" bw="92" slack="0"/>
<pin id="354" dir="0" index="9" bw="87" slack="0"/>
<pin id="355" dir="0" index="10" bw="82" slack="0"/>
<pin id="356" dir="0" index="11" bw="77" slack="0"/>
<pin id="357" dir="0" index="12" bw="58" slack="0"/>
<pin id="358" dir="0" index="13" bw="26" slack="0"/>
<pin id="359" dir="0" index="14" bw="42" slack="0"/>
<pin id="360" dir="1" index="15" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_7/16 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="1"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="error/2 deviation/111 error_3/125 rhs_1/12 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="0" index="1" bw="64" slack="1"/>
<pin id="383" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="uhat_f/104 mul3/118 mul/90 mul1/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="9"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="388" class="1005" name="reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="error deviation "/>
</bind>
</comp>

<comp id="394" class="1005" name="reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="uhat_f mul3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="bitcast_ln66_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="8"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66_1/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_4_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="0" index="2" bw="7" slack="0"/>
<pin id="407" dir="0" index="3" bw="7" slack="0"/>
<pin id="408" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln66_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="0"/>
<pin id="415" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/9 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln66_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="0"/>
<pin id="419" dir="0" index="1" bw="11" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_2/9 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln66_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="52" slack="0"/>
<pin id="425" dir="0" index="1" bw="52" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_3/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln66_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_1/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln53_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="0" index="1" bw="64" slack="8"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="error_4_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="9"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="error_4/10 "/>
</bind>
</comp>

<comp id="444" class="1004" name="bitcast_ln66_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="0" index="3" bw="7" slack="0"/>
<pin id="453" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln66_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_1/10 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln66_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln66_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="52" slack="0"/>
<pin id="470" dir="0" index="1" bw="52" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_1/10 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln66_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="1" slack="1"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/11 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln66_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="2"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/11 "/>
</bind>
</comp>

<comp id="483" class="1004" name="and_ln66_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_1/11 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln74_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="15" slack="0"/>
<pin id="491" dir="0" index="1" bw="15" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/13 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln78_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="15" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/13 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln74_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="15" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/13 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln77_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="15" slack="0"/>
<pin id="508" dir="0" index="1" bw="15" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/13 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln78_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="15" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/13 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln53_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="64" slack="12"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/13 "/>
</bind>
</comp>

<comp id="522" class="1004" name="e_max_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="32" slack="13"/>
<pin id="526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_max_1/14 "/>
</bind>
</comp>

<comp id="529" class="1004" name="rhs_loc_load_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="15"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_loc_load/16 "/>
</bind>
</comp>

<comp id="533" class="1005" name="error_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="8"/>
<pin id="535" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="error_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="R_exp_read_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="10"/>
<pin id="542" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="R_exp_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="L_exp_read_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="15"/>
<pin id="547" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="L_exp_read "/>
</bind>
</comp>

<comp id="550" class="1005" name="tol_read_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tol_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="ELEMENTS_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="13"/>
<pin id="559" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="ELEMENTS_read "/>
</bind>
</comp>

<comp id="562" class="1005" name="rhs_loc_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="13"/>
<pin id="564" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="rhs_loc "/>
</bind>
</comp>

<comp id="568" class="1005" name="or_ln66_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="2"/>
<pin id="570" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln66_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="icmp_ln66_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="581" class="1005" name="icmp_ln66_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln66_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="add_ln78_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="15" slack="0"/>
<pin id="594" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="597" class="1005" name="zext_ln74_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="89"/>
<pin id="599" dir="1" index="1" bw="64" slack="89"/>
</pin_list>
<bind>
<opset="zext_ln74 "/>
</bind>
</comp>

<comp id="603" class="1005" name="icmp_ln77_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="608" class="1005" name="input_data_rowStart_addr_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="15" slack="1"/>
<pin id="610" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_data_rowStart_addr "/>
</bind>
</comp>

<comp id="613" class="1005" name="input_data_rowStart_addr_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="15" slack="1"/>
<pin id="615" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_data_rowStart_addr_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="e_max_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e_max_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="e_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="628" class="1005" name="input_data_L_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="15" slack="1"/>
<pin id="630" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_data_L_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="output_data_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="15" slack="7"/>
<pin id="635" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="output_data_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="input_data_L_load_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="1"/>
<pin id="640" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_data_L_load "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_7_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="1"/>
<pin id="645" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="648" class="1005" name="output_data_load_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="1"/>
<pin id="650" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_data_load "/>
</bind>
</comp>

<comp id="653" class="1005" name="error_3_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="1"/>
<pin id="655" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="error_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="130" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="217"><net_src comp="202" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="223"><net_src comp="130" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="218" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="230"><net_src comp="130" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="130" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="251"><net_src comp="120" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="122" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="285"><net_src comp="2" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="286"><net_src comp="4" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="287"><net_src comp="6" pin="0"/><net_sink comp="271" pin=4"/></net>

<net id="307"><net_src comp="112" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="288" pin=5"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="288" pin=6"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="288" pin=7"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="288" pin=8"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="288" pin=9"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="288" pin=10"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="288" pin=11"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="288" pin=12"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="288" pin=13"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="288" pin=14"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="288" pin=15"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="288" pin=16"/></net>

<net id="328"><net_src comp="114" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="10" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="320" pin=4"/></net>

<net id="332"><net_src comp="14" pin="0"/><net_sink comp="320" pin=5"/></net>

<net id="342"><net_src comp="132" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="208" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="361"><net_src comp="134" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="362"><net_src comp="24" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="344" pin=4"/></net>

<net id="364"><net_src comp="28" pin="0"/><net_sink comp="344" pin=5"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="344" pin=6"/></net>

<net id="366"><net_src comp="32" pin="0"/><net_sink comp="344" pin=7"/></net>

<net id="367"><net_src comp="34" pin="0"/><net_sink comp="344" pin=8"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="344" pin=9"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="344" pin=10"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="344" pin=11"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="344" pin=12"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="344" pin=13"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="344" pin=14"/></net>

<net id="378"><net_src comp="60" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="379"><net_src comp="259" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="391"><net_src comp="374" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="397"><net_src comp="380" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="409"><net_src comp="102" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="104" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="106" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="416"><net_src comp="400" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="403" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="108" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="413" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="110" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="417" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="388" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="440" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="102" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="104" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="106" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="444" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="448" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="108" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="458" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="110" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="482"><net_src comp="474" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="384" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="252" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="124" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="252" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="126" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="252" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="510"><net_src comp="252" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="128" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="495" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="521"><net_src comp="263" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="208" pin="7"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="522" pin="3"/><net_sink comp="333" pin=2"/></net>

<net id="532"><net_src comp="529" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="536"><net_src comp="142" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="543"><net_src comp="178" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="288" pin=3"/></net>

<net id="548"><net_src comp="184" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="553"><net_src comp="190" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="560"><net_src comp="196" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="565"><net_src comp="146" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="333" pin=6"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="571"><net_src comp="429" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="579"><net_src comp="462" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="584"><net_src comp="468" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="595"><net_src comp="495" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="600"><net_src comp="501" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="606"><net_src comp="506" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="611"><net_src comp="202" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="616"><net_src comp="218" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="621"><net_src comp="522" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="626"><net_src comp="208" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="631"><net_src comp="225" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="636"><net_src comp="237" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="641"><net_src comp="231" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="646"><net_src comp="344" pin="15"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="651"><net_src comp="243" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="656"><net_src comp="374" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="263" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {11 132 }
	Port: outStream_V_keep_V | {11 132 }
	Port: outStream_V_strb_V | {11 132 }
	Port: outStream_V_last_V | {11 132 }
 - Input state : 
	Port: loop_uhat_sparse : inStream_V_data_V | {2 3 }
	Port: loop_uhat_sparse : inStream_V_keep_V | {2 3 }
	Port: loop_uhat_sparse : inStream_V_strb_V | {2 3 }
	Port: loop_uhat_sparse : inStream_V_last_V | {2 3 }
	Port: loop_uhat_sparse : ELEMENTS | {1 }
	Port: loop_uhat_sparse : tol | {1 }
	Port: loop_uhat_sparse : L_exp | {1 }
	Port: loop_uhat_sparse : R_exp | {1 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {11 12 16 17 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_log0_lut_table_array | {11 12 64 65 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {11 12 64 65 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {11 12 64 65 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {11 12 64 65 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array | {11 12 64 65 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array | {11 12 64 65 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array | {11 12 64 65 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array | {11 12 64 65 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {11 12 94 95 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {11 12 84 85 }
	Port: loop_uhat_sparse : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {11 12 88 89 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_4 : 1
		trunc_ln66 : 1
		icmp_ln66_2 : 2
		icmp_ln66_3 : 2
		or_ln66_1 : 3
	State 10
		bitcast_ln66 : 1
		tmp_3 : 2
		trunc_ln66_1 : 2
		icmp_ln66 : 3
		icmp_ln66_1 : 3
		tmp_5 : 1
	State 11
	State 12
	State 13
		icmp_ln74 : 1
		add_ln78 : 1
		br_ln74 : 2
		zext_ln74 : 1
		icmp_ln77 : 1
		zext_ln78 : 2
		input_data_rowStart_addr : 3
		e_max : 4
		input_data_rowStart_addr_1 : 2
		e : 3
		store_ln53 : 1
	State 14
		e_max_1 : 1
		call_ln83 : 2
	State 15
	State 16
		tmp_7 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
		input_data_L_load : 1
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          | grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271 |    0    |  1.8266 |   336   |    60   |
|          | grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288 |    96   | 69.9913 |  14481  |  12508  |
|   call   | grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320 |    0    |  1.588  |   180   |   835   |
|          | grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333 |    14   |  6.352  |   1594  |   1905  |
|          |            grp_pow_generic_double_s_fu_344           |    85   | 66.8153 |  13773  |  11864  |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                      grp_fu_374                      |    3    |    0    |   630   |   1141  |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                      grp_fu_380                      |    11   |    0    |   342   |   586   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                  icmp_ln66_2_fu_417                  |    0    |    0    |    0    |    12   |
|          |                  icmp_ln66_3_fu_423                  |    0    |    0    |    0    |    59   |
|   icmp   |                   icmp_ln66_fu_462                   |    0    |    0    |    0    |    12   |
|          |                  icmp_ln66_1_fu_468                  |    0    |    0    |    0    |    59   |
|          |                   icmp_ln74_fu_489                   |    0    |    0    |    0    |    20   |
|          |                   icmp_ln77_fu_506                   |    0    |    0    |    0    |    20   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|  select  |                    e_max_1_fu_522                    |    0    |    0    |    0    |    32   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    add   |                    add_ln78_fu_495                   |    0    |    0    |    0    |    20   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    or    |                   or_ln66_1_fu_429                   |    0    |    0    |    0    |    2    |
|          |                    or_ln66_fu_474                    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    and   |                    and_ln66_fu_478                   |    0    |    0    |    0    |    2    |
|          |                   and_ln66_1_fu_483                  |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                R_exp_read_read_fu_178                |    0    |    0    |    0    |    0    |
|   read   |                L_exp_read_read_fu_184                |    0    |    0    |    0    |    0    |
|          |                 tol_read_read_fu_190                 |    0    |    0    |    0    |    0    |
|          |               ELEMENTS_read_read_fu_196              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   dcmp   |                      grp_fu_384                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|partselect|                     tmp_4_fu_403                     |    0    |    0    |    0    |    0    |
|          |                     tmp_3_fu_448                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                   trunc_ln66_fu_413                  |    0    |    0    |    0    |    0    |
|          |                  trunc_ln66_1_fu_458                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln74_fu_501                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln78_fu_512                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |   209   | 146.573 |  31336  |  29141  |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------------------------------------------------+--------+--------+--------+--------+
|                             input_data_L                            |   128  |    0   |    0   |    0   |
|                             input_data_R                            |   128  |    0   |    0   |    0   |
|                         input_data_colIndex                         |   30   |    0   |    0   |    0   |
|                         input_data_rowStart                         |   64   |    0   |    0   |    0   |
|                           input_data_value                          |   128  |    0   |    0   |    0   |
|                               integral                              |   128  |    0   |    0   |    0   |
|                             output_data                             |   128  |    0   |    0   |    0   |
|         pow_reduce_anonymous_namespace_log0_lut_table_array         |    4   |    0   |    0   |    -   |
|pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array|    0   |    6   |    6   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array |    3   |    0   |    0   |    -   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array |    3   |    0   |    0   |    -   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array |    3   |    0   |    0   |    -   |
|     pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array     |    2   |    0   |    0   |    -   |
|      pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array      |    2   |    0   |    0   |    -   |
|      pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array      |    1   |    0   |    0   |    -   |
+---------------------------------------------------------------------+--------+--------+--------+--------+
|                                Total                                |   764  |    6   |    6   |    0   |
+---------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       ELEMENTS_read_reg_557      |   32   |
|        L_exp_read_reg_545        |   64   |
|        R_exp_read_reg_540        |   64   |
|         add_ln78_reg_592         |   15   |
|          e_max_1_reg_618         |   32   |
|             e_reg_623            |   32   |
|          error_1_reg_533         |   64   |
|          error_2_reg_259         |   64   |
|          error_3_reg_653         |   64   |
|            i_3_reg_248           |   15   |
|        icmp_ln66_1_reg_581       |    1   |
|         icmp_ln66_reg_576        |    1   |
|         icmp_ln77_reg_603        |    1   |
|     input_data_L_addr_reg_628    |   15   |
|     input_data_L_load_reg_638    |   64   |
|input_data_rowStart_addr_1_reg_613|   15   |
| input_data_rowStart_addr_reg_608 |   15   |
|         or_ln66_1_reg_568        |    1   |
|     output_data_addr_reg_633     |   15   |
|     output_data_load_reg_648     |   64   |
|              reg_388             |   64   |
|              reg_394             |   64   |
|          rhs_loc_reg_562         |   64   |
|           tmp_7_reg_643          |   64   |
|         tol_read_reg_550         |   64   |
|         zext_ln74_reg_597        |   64   |
+----------------------------------+--------+
|               Total              |  1022  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                   grp_access_fu_208                  |  p0  |   2  |  15  |   30   ||    9    |
|                   grp_access_fu_208                  |  p2  |   2  |   0  |    0   ||    9    |
|                   grp_access_fu_231                  |  p0  |   2  |  15  |   30   ||    9    |
|                    error_2_reg_259                   |  p0  |   2  |  64  |   128  ||    9    |
| grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333 |  p1  |   2  |  32  |   64   ||    9    |
| grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333 |  p2  |   2  |  32  |   64   ||    9    |
|                      grp_fu_374                      |  p0  |   3  |  64  |   192  ||    14   |
|                      grp_fu_374                      |  p1  |   2  |  64  |   128  ||    9    |
|                      grp_fu_380                      |  p0  |   2  |  64  |   128  ||    9    |
|                      grp_fu_380                      |  p1  |   2  |  64  |   128  ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   892  || 15.9993 ||    95   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   209  |   146  |  31336 |  29141 |    -   |
|   Memory  |   764  |    -   |    -   |    6   |    6   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   95   |    -   |
|  Register |    -   |    -   |    -   |  1022  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   764  |   209  |   162  |  32364 |  29242 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
