// Seed: 709613892
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    output tri id_5,
    input wire id_6,
    input wand id_7,
    input supply0 id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    input wand id_12,
    input tri1 id_13,
    output wire id_14,
    input uwire id_15,
    input supply0 id_16,
    input tri0 id_17,
    input wand id_18,
    output uwire id_19,
    input wand id_20,
    output tri0 id_21,
    input supply1 id_22,
    output wor id_23,
    input tri0 id_24,
    input wand id_25,
    output uwire id_26
);
  wire id_28;
  assign module_1.id_17 = 0;
  uwire id_29 = -1;
endmodule
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    input wor id_4,
    output wor id_5,
    input wire id_6,
    input supply0 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri id_12,
    output supply0 id_13,
    input wor id_14,
    input wor id_15,
    input supply1 id_16,
    output tri1 module_1
);
  assign id_12 = id_15;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_5,
      id_15,
      id_5,
      id_8,
      id_11,
      id_16,
      id_7,
      id_5,
      id_9,
      id_10,
      id_2,
      id_1,
      id_2,
      id_2,
      id_7,
      id_15,
      id_0,
      id_14,
      id_3,
      id_15,
      id_12,
      id_2,
      id_15,
      id_1
  );
endmodule
