module X{}
impl X{
	unsigned bus<4> a[4], b;
	a[0] = b;
	b = a[1];
	a[1] = 3u;
}
