-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_46_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_141_W_hf_46_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101011111100001011110110110", 
    1 => "10111101100011110001001110100001", 
    2 => "10111101100101111011011000110010", 
    3 => "10111101100100111001100010110110", 
    4 => "10111101011101100001110100110010", 
    5 => "10111101101000111001001101011101", 
    6 => "10111101000101101010000101011101", 
    7 => "10111101100001110010111011011001", 
    8 => "10111101011011100011010011010010", 
    9 => "10111101100100001110100011011100", 
    10 => "10111101100010011000100000011011", 
    11 => "10111101011101100111101101000000", 
    12 => "10111101100110000110010000000000", 
    13 => "10111101001111000110110010001100", 
    14 => "10111101100001000001010001001100", 
    15 => "10111101001111100101011001010001", 
    16 => "10111101010111000111110011010000", 
    17 => "10111101100000110101000010111111", 
    18 => "10111101011010110101001100011100", 
    19 => "10111101100001101011101100110100", 
    20 => "10111101011001010011101110101100", 
    21 => "10111101100100000101001110010101", 
    22 => "10111101101100000011001101111011", 
    23 => "10111100111011010100000110011001", 
    24 => "10111101011011111110000101101000", 
    25 => "10111101100011010101011011111100", 
    26 => "10111101100010011010010000001111", 
    27 => "10111101100000011110110011000010", 
    28 => "10111101100010000010101110001000", 
    29 => "00111101011001101101100001110010", 
    30 => "10111101100000100011101111000000", 
    31 => "10111101100000100011011110111111", 
    32 => "10111101001011010110001110000001", 
    33 => "10111101100001100011111101110100", 
    34 => "10111101100011110000111010011000", 
    35 => "10111101100010110001001100100010", 
    36 => "10111100100111101101100110110010", 
    37 => "10111101100001010100101010101100", 
    38 => "10111101100001000001111000010100", 
    39 => "00111100000101111101111111100000", 
    40 => "10111101001010111100010001110011", 
    41 => "10111101100001010001101101110011", 
    42 => "10111101011101100001101001010100", 
    43 => "10111101100011110111100010101111", 
    44 => "10111101100000111000111010101101", 
    45 => "10111101011010000111110101011011", 
    46 => "10111101100100000001000010010101", 
    47 => "10111101100101110010001110111101", 
    48 => "10111101011111010010100010001110", 
    49 => "10111101100010100000000110001100", 
    50 => "10111100111011110001000011010001", 
    51 => "10111101011001101000001001111110", 
    52 => "10111101100001010011001001110100", 
    53 => "10111101100011101011011100100110", 
    54 => "10111101011000101100100011111011", 
    55 => "10111101100000111001000111101110", 
    56 => "10111101100000101010101101101101", 
    57 => "10111101100010110111110000010101", 
    58 => "10111101011101010111000011101100", 
    59 => "10111101000101010011010100110101", 
    60 => "10111101011110111110111000100000", 
    61 => "10111101100010000111011101110100", 
    62 => "10111101011100101000010000011011", 
    63 => "10111101100001100101010100010001" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_46 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_141_W_hf_46 is
    component krnl_lstm_readVec2Stream_float_4u_141_W_hf_46_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_141_W_hf_46_rom_U :  component krnl_lstm_readVec2Stream_float_4u_141_W_hf_46_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


