/*
Given the state-assigned table shown below, implement the logic functions Y[0] and z.

Present state y[2:0]	 Next state Y[2:0]	 Output 
                          x=0   	x=1         Z
     000	                000	    001	        0
     001	                001   	100	        0
     010	                010	    001	        0
     011	                001	    010	        1
     100	                011	    100	        1
*/

module top_module (
    input clk,
    input [2:0] y,
    input x,
    output Y0,
    output z
);
    assign Y0 = (~y[2]&(y[0]^x)) | (~x& y[2]);
    assign z = (~y[2]&y[1]&y[0]) | (y[2]& ~y[1]& ~y[0]);

endmodule
