<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myHB3ip</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myHB3ip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0aac23b5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myHB3ip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0aac23b5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>03555447</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e911f570</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>tachA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tachB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>direction</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DIVIDE_COUNT</spirit:name>
        <spirit:displayName>Divide Count</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DIVIDE_COUNT">49</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>POLARITY</spirit:name>
        <spirit:displayName>Polarity</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.POLARITY" spirit:bitStringLength="1">&quot;1&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_COUNT</spirit:name>
        <spirit:displayName>Max Count</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_COUNT">1024</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/myHB3ip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pmodhb3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ticks.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myHB3ip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_65be8a9a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/myHB3ip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pmodhb3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ticks.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myHB3ip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/myHB3ip_v1_0/data/myHB3ip.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myHB3ip_v1_0/data/myHB3ip.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myHB3ip_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myHB3ip_v1_0/src/myHB3ip.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myHB3ip_v1_0/src/myHB3ip.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myHB3ip_v1_0/src/myHB3ip_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myHB3ip_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e911f570</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">myHB3ip_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DIVIDE_COUNT</spirit:name>
      <spirit:displayName>Divide Count</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DIVIDE_COUNT">49</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>POLARITY</spirit:name>
      <spirit:displayName>Polarity</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.POLARITY" spirit:bitStringLength="1">&quot;1&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_COUNT</spirit:name>
      <spirit:displayName>Max Count</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_COUNT">1024</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myHB3ip_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-02-28T04:15:21Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8077c8a_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6bda87_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c764bfe_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f707fa8_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23869e4f_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57637c65_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9a8edd_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388d558b_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d61392_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125fa5a5_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6ae476_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7beecbf_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d117130_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1debfd_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf15e77_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391fe617_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a4deb6_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe2230c_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eec09f3_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7a7ff_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639d5d98_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505bb03d_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276612a9_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0d582a_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324c91dd_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494100e1_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfca767_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b5df72_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ed0084_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42855468_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c96890b_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161f25c5_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c56c1e_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0123c7_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fa7e38_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7570fee8_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f44cc8e_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c78e143_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674d7e9e_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc9a21a_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0f64c7_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146eb922_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af52533_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8b7ba8_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241f53f6_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1600a9c3_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e462531_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b147382_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba284d0_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a508280_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ca60ca_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c839ec2_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d4ee25_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540db5a9_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ea36cc_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d1d2f7_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de10e86_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750fef49_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f89fc4_ARCHIVE_LOCATION">c:/Users/knowa/Desktop/RVfpga/ip_repo/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5111a519_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687b29e_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a0d071_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d773f25_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed98644_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cb68d5_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab77603_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb0b899_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50794ab4_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e54bcb_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc9f0b0_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b943800_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19128ae7_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6609a7d9_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fd1010_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1543ae5e_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23cc0693_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9f0f96_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddd58ec_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c98b9ad_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423b0115_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39885b35_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4b1d76_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3713ec58_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15983787_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1f3d29_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f368f09_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb3b3c2_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4205f8b7_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c685bf_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b1236_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d97a921_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8f5abf_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d528f5e_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5994adc0_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a79a12_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48770c94_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6acf5c36_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84864c4_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dcc3ed2_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0c323c_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b0c846_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40be40dc_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a70014a_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3080af7c_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb2aae4_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f647e60_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7c82bb_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d301af0_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711b101a_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304e92e6_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7297a197_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68457cb5_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d57dae3_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288155d7_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf999c7_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cac3e03_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f38a84_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96fab3c_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1073ea2f_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c461075_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6820c88f_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b06c7e3_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2950fe53_ARCHIVE_LOCATION">c:/Users/knowa/AppData/Roaming/Xilinx/Vivado/PID_motor_controller/PID_motor_controller_vivado/IP/ece544ip_w23/myHB3ip_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="40e74c81"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d35d1f7c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e37edacf"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c0e93032"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
