// Seed: 1667106557
module module_0 ();
  reg id_1;
  supply1 id_2 = 1'b0;
  supply0 id_3;
  wor id_4 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
  always id_1 <= id_4 == id_7 - id_1;
  tri id_8;
  time id_9 (id_8 - 1);
  assign id_3 = id_4;
  wire id_10;
endmodule
module module_1;
  reg id_2;
  id_3(
      .id_0(1), .id_1(1'b0), .id_2(id_4), .id_3(id_1)
  );
  module_0 modCall_1 ();
  integer id_5;
  wire id_6;
  reg id_7 = id_1;
  initial begin : LABEL_0
    id_2 <= id_7;
  end
  wire id_8;
endmodule
