###################################################################################
# Copyright (C) 2025 Altera Corporation
#
# This software and the related documents are Altera copyrighted materials, and
# your use of them is governed by the express license under which they were
# provided to you ("License"). Unless the License provides otherwise, you may
# not use, modify, copy, publish, distribute, disclose or transmit this software
# or the related documents without Altera's prior written permission.
#
# This software and the related documents are provided as is, with no express
# or implied warranties, other than those that are expressly stated in the License.
###################################################################################

set_global_assignment -name QSPI_OWNERSHIP "SDM"

# Bank 6B (3.3V)
set_location_assignment PIN_BE29 -to sfp_tx_disable
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to sfp_tx_disable
set_instance_assignment -name TERMINATION "OFF" -to sfp_tx_disable

set_global_assignment -name DEVICE_INITIALIZATION_CLOCK OSC_CLK_1_125MHZ

set_global_assignment -name VERILOG_MACRO "PSG=1"
