
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.907623    0.029521    3.452080 v _554_/C (sky130_fd_sc_hd__or3_1)
     1    0.012568    0.241416    1.184849    4.636929 v _554_/X (sky130_fd_sc_hd__or3_1)
                                                         _150_ (net)
                      0.241416    0.000473    4.637403 v _557_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.033127    0.225998    0.924470    5.561873 v _557_/X (sky130_fd_sc_hd__a311o_2)
                                                         _153_ (net)
                      0.226055    0.003497    5.565370 v _559_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.025847    0.255781    0.565216    6.130586 v _559_/X (sky130_fd_sc_hd__a22o_1)
                                                         _155_ (net)
                      0.255796    0.002167    6.132753 v _560_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.032676    0.220187    0.787269    6.920022 v _560_/X (sky130_fd_sc_hd__mux2_2)
                                                         _156_ (net)
                      0.220244    0.003452    6.923474 v _561_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.014651    0.214530    0.850550    7.774024 v _561_/X (sky130_fd_sc_hd__mux2_1)
                                                         _157_ (net)
                      0.214530    0.000631    7.774656 v _563_/A2 (sky130_fd_sc_hd__o211a_2)
     2    0.064045    0.305851    0.755731    8.530386 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.307206    0.015267    8.545653 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000367    0.029635    0.234968    8.780622 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.029635    0.000000    8.780622 v wbs_dat_o[15] (out)
                                              8.780622   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.780622   data arrival time
---------------------------------------------------------------------------------------------
                                              9.969378   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211081    0.005583    4.758956 ^ _468_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.062131    0.557387    1.061114    5.820071 ^ _468_/X (sky130_fd_sc_hd__o211a_2)
                                                         _074_ (net)
                      0.557676    0.011739    5.831810 ^ _470_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.042637    0.382009    0.733990    6.565800 ^ _470_/X (sky130_fd_sc_hd__o311a_2)
                                                         _076_ (net)
                      0.382011    0.001705    6.567505 ^ _473_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.044660    0.415462    0.760762    7.328267 ^ _473_/X (sky130_fd_sc_hd__o211a_2)
                                                         _079_ (net)
                      0.415541    0.005651    7.333919 ^ _474_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.020847    0.296434    0.457693    7.791612 ^ _474_/X (sky130_fd_sc_hd__a211o_1)
                                                         _080_ (net)
                      0.296436    0.001481    7.793093 ^ _475_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.043265    0.408498    0.704902    8.497994 ^ _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.408640    0.007223    8.505218 ^ output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000699    0.043944    0.234552    8.739769 ^ output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.043944    0.000004    8.739773 ^ wbs_dat_o[5] (out)
                                              8.739773   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.739773   data arrival time
---------------------------------------------------------------------------------------------
                                             10.010228   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211093    0.006840    4.760214 ^ _488_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.059107    0.531927    1.043933    5.804147 ^ _488_/X (sky130_fd_sc_hd__o211a_2)
                                                         _092_ (net)
                      0.532172    0.010652    5.814798 ^ _490_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.039114    0.354711    0.703881    6.518680 ^ _490_/X (sky130_fd_sc_hd__o311a_2)
                                                         _094_ (net)
                      0.354769    0.004503    6.523183 ^ _493_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.047924    0.442511    0.772222    7.295405 ^ _493_/X (sky130_fd_sc_hd__o211a_2)
                                                         _097_ (net)
                      0.442621    0.006759    7.302165 ^ _494_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.013512    0.201834    0.398757    7.700921 ^ _494_/X (sky130_fd_sc_hd__a211o_1)
                                                         _098_ (net)
                      0.201834    0.000575    7.701496 ^ _495_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.049884    0.462580    0.706681    8.408176 ^ _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.462806    0.009504    8.417680 ^ output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000411    0.040390    0.244501    8.662182 ^ output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.040390    0.000002    8.662183 ^ wbs_dat_o[7] (out)
                                              8.662183   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.662183   data arrival time
---------------------------------------------------------------------------------------------
                                             10.087818   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211084    0.005984    4.759357 ^ _443_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.072222    0.643962    1.126987    5.886344 ^ _443_/X (sky130_fd_sc_hd__o211a_2)
                                                         _052_ (net)
                      0.643966    0.002934    5.889277 ^ _444_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.029327    0.406884    0.608221    6.497499 ^ _444_/X (sky130_fd_sc_hd__a211o_1)
                                                         _053_ (net)
                      0.407028    0.002880    6.500379 ^ _446_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021340    0.344771    0.604532    7.104911 ^ _446_/X (sky130_fd_sc_hd__a221o_1)
                                                         _055_ (net)
                      0.344774    0.001664    7.106575 ^ _448_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.049350    0.419539    0.672717    7.779292 ^ _448_/X (sky130_fd_sc_hd__a221o_2)
                                                         _057_ (net)
                      0.419894    0.007952    7.787244 ^ _449_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.022887    0.321392    0.608654    8.395899 ^ _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.321393    0.001394    8.397293 ^ output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000723    0.042680    0.211298    8.608590 ^ output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.042680    0.000003    8.608593 ^ wbs_dat_o[2] (out)
                                              8.608593   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.608593   data arrival time
---------------------------------------------------------------------------------------------
                                             10.141408   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211085    0.006073    4.759447 ^ _451_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.051337    0.473691    0.996770    5.756217 ^ _451_/X (sky130_fd_sc_hd__o211a_2)
                                                         _059_ (net)
                      0.473877    0.008793    5.765010 ^ _452_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.031086    0.429898    0.570750    6.335760 ^ _452_/X (sky130_fd_sc_hd__a211o_1)
                                                         _060_ (net)
                      0.430050    0.003198    6.338958 ^ _454_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.028150    0.444096    0.685583    7.024541 ^ _454_/X (sky130_fd_sc_hd__a221o_1)
                                                         _062_ (net)
                      0.444104    0.002558    7.027099 ^ _456_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.044255    0.379839    0.686102    7.713201 ^ _456_/X (sky130_fd_sc_hd__a221o_2)
                                                         _064_ (net)
                      0.380088    0.005805    7.719006 ^ _457_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.025720    0.356536    0.618746    8.337752 ^ _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.356548    0.002454    8.340206 ^ output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000796    0.044530    0.221980    8.562186 ^ output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.044530    0.000004    8.562190 ^ wbs_dat_o[3] (out)
                                              8.562190   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.562190   data arrival time
---------------------------------------------------------------------------------------------
                                             10.187811   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211109    0.008051    4.761425 ^ _521_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.034457    0.336979    0.893064    5.654489 ^ _521_/X (sky130_fd_sc_hd__o211a_2)
                                                         _121_ (net)
                      0.337040    0.004505    5.658994 ^ _522_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.034946    0.480429    0.561765    6.220759 ^ _522_/X (sky130_fd_sc_hd__a211o_1)
                                                         _122_ (net)
                      0.480483    0.004278    6.225037 ^ _524_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.048106    0.409722    0.722685    6.947721 ^ _524_/X (sky130_fd_sc_hd__a221o_2)
                                                         _124_ (net)
                      0.410025    0.007113    6.954834 ^ _526_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.016049    0.267838    0.550007    7.504841 ^ _526_/X (sky130_fd_sc_hd__a221o_1)
                                                         _126_ (net)
                      0.267838    0.000767    7.505609 ^ _527_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.057859    0.523621    0.784023    8.289632 ^ _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.523794    0.009390    8.299022 ^ output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000402    0.041467    0.260784    8.559806 ^ output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.041467    0.000000    8.559807 ^ wbs_dat_o[11] (out)
                                              8.559807   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.559807   data arrival time
---------------------------------------------------------------------------------------------
                                             10.190195   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211082    0.005769    4.759143 ^ _634_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.038890    0.372988    0.921149    5.680293 ^ _634_/X (sky130_fd_sc_hd__o211a_2)
                                                         _221_ (net)
                      0.373049    0.004826    5.685119 ^ _636_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.089461    0.424756    0.708880    6.393999 ^ _636_/X (sky130_fd_sc_hd__o311a_4)
                                                         _223_ (net)
                      0.426705    0.023295    6.417294 ^ _639_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.059014    0.528426    0.859070    7.276364 ^ _639_/X (sky130_fd_sc_hd__o211a_2)
                                                         _226_ (net)
                      0.529042    0.012157    7.288521 ^ _640_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.008514    0.140110    0.378525    7.667046 ^ _640_/X (sky130_fd_sc_hd__a211o_1)
                                                         _227_ (net)
                      0.140110    0.000203    7.667249 ^ _641_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.085833    0.423577    0.603658    8.270906 ^ _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.426328    0.027685    8.298593 ^ output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000806    0.045992    0.241073    8.539665 ^ output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.045992    0.000004    8.539669 ^ wbs_dat_o[24] (out)
                                              8.539669   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.539669   data arrival time
---------------------------------------------------------------------------------------------
                                             10.210333   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211097    0.007130    4.760504 ^ _478_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.046248    0.433699    0.965582    5.726087 ^ _478_/X (sky130_fd_sc_hd__o211a_2)
                                                         _083_ (net)
                      0.433836    0.007308    5.733395 ^ _480_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.047174    0.417637    0.724064    6.457459 ^ _480_/X (sky130_fd_sc_hd__o311a_2)
                                                         _085_ (net)
                      0.417637    0.001402    6.458861 ^ _483_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.040284    0.379446    0.744468    7.203329 ^ _483_/X (sky130_fd_sc_hd__o211a_2)
                                                         _088_ (net)
                      0.379513    0.005023    7.208352 ^ _484_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.016103    0.234714    0.402262    7.610614 ^ _484_/X (sky130_fd_sc_hd__a211o_1)
                                                         _089_ (net)
                      0.234714    0.000790    7.611404 ^ _485_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.042737    0.405672    0.676793    8.288197 ^ _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.405795    0.006771    8.294968 ^ output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.038223    0.228110    8.523078 ^ output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.038223    0.000000    8.523079 ^ wbs_dat_o[6] (out)
                                              8.523079   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.523079   data arrival time
---------------------------------------------------------------------------------------------
                                             10.226923   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211069    0.003340    4.756714 ^ _565_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.040899    0.389349    0.933732    5.690445 ^ _565_/X (sky130_fd_sc_hd__o211a_2)
                                                         _160_ (net)
                      0.389435    0.005849    5.696294 ^ _566_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.031781    0.438927    0.549875    6.246169 ^ _566_/X (sky130_fd_sc_hd__a211o_1)
                                                         _161_ (net)
                      0.439083    0.003300    6.249469 ^ _568_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.024895    0.396597    0.654818    6.904287 ^ _568_/X (sky130_fd_sc_hd__a221o_1)
                                                         _163_ (net)
                      0.396603    0.002180    6.906467 ^ _570_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.016234    0.270552    0.546559    7.453026 ^ _570_/X (sky130_fd_sc_hd__a221o_1)
                                                         _165_ (net)
                      0.270552    0.000881    7.453907 ^ _571_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.055585    0.503179    0.770656    8.224563 ^ _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.503373    0.009281    8.233844 ^ output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000870    0.048434    0.263039    8.496883 ^ output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.048434    0.000004    8.496888 ^ wbs_dat_o[16] (out)
                                              8.496888   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.496888   data arrival time
---------------------------------------------------------------------------------------------
                                             10.253114   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.909669    0.045997    3.468556 v _424_/C (sky130_fd_sc_hd__or3_1)
     1    0.010652    0.222290    1.159756    4.628312 v _424_/X (sky130_fd_sc_hd__or3_1)
                                                         _035_ (net)
                      0.222290    0.000371    4.628684 v _427_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.045576    0.281091    0.968454    5.597137 v _427_/X (sky130_fd_sc_hd__a311o_2)
                                                         _038_ (net)
                      0.281318    0.007203    5.604341 v _429_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.028051    0.273765    0.602303    6.206644 v _429_/X (sky130_fd_sc_hd__a22o_1)
                                                         _040_ (net)
                      0.273786    0.002526    6.209170 v _430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.032231    0.218184    0.793766    7.002936 v _430_/X (sky130_fd_sc_hd__mux2_2)
                                                         _041_ (net)
                      0.218228    0.003079    7.006015 v _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.019399    0.251321    0.886574    7.892589 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                                         _042_ (net)
                      0.251325    0.001513    7.894102 v _433_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.003385    0.076618    0.456461    8.350562 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.076618    0.000047    8.350610 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.000922    0.031997    0.143939    8.494549 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.031997    0.000005    8.494554 v wbs_dat_o[0] (out)
                                              8.494554   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.494554   data arrival time
---------------------------------------------------------------------------------------------
                                             10.255447   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211102    0.007521    4.760895 ^ _513_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.051301    0.475343    0.996512    5.757407 ^ _513_/X (sky130_fd_sc_hd__o211a_2)
                                                         _114_ (net)
                      0.475510    0.008392    5.765800 ^ _514_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.036416    0.284526    0.501467    6.267267 ^ _514_/X (sky130_fd_sc_hd__a211o_2)
                                                         _115_ (net)
                      0.284638    0.005336    6.272603 ^ _516_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.039932    0.346310    0.595275    6.867878 ^ _516_/X (sky130_fd_sc_hd__a221o_2)
                                                         _117_ (net)
                      0.346392    0.005167    6.873044 ^ _518_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017439    0.288101    0.539291    7.412335 ^ _518_/X (sky130_fd_sc_hd__a221o_1)
                                                         _119_ (net)
                      0.288101    0.001068    7.413404 ^ _519_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.056746    0.512564    0.782154    8.195558 ^ _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.512891    0.011902    8.207459 ^ output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000393    0.041106    0.257695    8.465155 ^ output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.041106    0.000002    8.465157 ^ wbs_dat_o[10] (out)
                                              8.465157   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.465157   data arrival time
---------------------------------------------------------------------------------------------
                                             10.284844   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211069    0.003332    4.756706 ^ _599_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.064797    0.581143    1.083051    5.839757 ^ _599_/X (sky130_fd_sc_hd__o211a_2)
                                                         _190_ (net)
                      0.581144    0.002325    5.842082 ^ _600_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.030078    0.416667    0.596499    6.438581 ^ _600_/X (sky130_fd_sc_hd__a211o_1)
                                                         _191_ (net)
                      0.416812    0.002903    6.441485 ^ _602_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.028253    0.445426    0.681997    7.123482 ^ _602_/X (sky130_fd_sc_hd__a221o_1)
                                                         _193_ (net)
                      0.445426    0.001393    7.124874 ^ _604_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.006073    0.130075    0.451411    7.576285 ^ _604_/X (sky130_fd_sc_hd__a221o_1)
                                                         _195_ (net)
                      0.130075    0.000081    7.576366 ^ _605_/C1 (sky130_fd_sc_hd__o211a_4)
     1    0.079864    0.402038    0.596462    8.172829 ^ _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.402064    0.003502    8.176331 ^ output67/A (sky130_fd_sc_hd__buf_1)
     1    0.000888    0.046870    0.235817    8.412148 ^ output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.046870    0.000004    8.412152 ^ wbs_dat_o[20] (out)
                                              8.412152   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.412152   data arrival time
---------------------------------------------------------------------------------------------
                                             10.337849   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211106    0.007854    4.761228 ^ _505_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.034638    0.338262    0.894762    5.655990 ^ _505_/X (sky130_fd_sc_hd__o211a_2)
                                                         _107_ (net)
                      0.338308    0.004116    5.660106 ^ _506_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.027930    0.388718    0.497575    6.157681 ^ _506_/X (sky130_fd_sc_hd__a211o_1)
                                                         _108_ (net)
                      0.388862    0.002881    6.160562 ^ _508_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.047121    0.400570    0.678098    6.838660 ^ _508_/X (sky130_fd_sc_hd__a221o_2)
                                                         _110_ (net)
                      0.400937    0.008105    6.846765 ^ _510_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.021400    0.204030    0.538881    7.385646 ^ _510_/X (sky130_fd_sc_hd__a221o_2)
                                                         _112_ (net)
                      0.204036    0.001451    7.387097 ^ _511_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.055443    0.502059    0.740802    8.127899 ^ _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.502373    0.011585    8.139484 ^ output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000386    0.040794    0.254756    8.394240 ^ output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.040794    0.000002    8.394242 ^ wbs_dat_o[9] (out)
                                              8.394242   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.394242   data arrival time
---------------------------------------------------------------------------------------------
                                             10.355760   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211079    0.005331    4.758705 ^ _459_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.060019    0.539586    1.048756    5.807461 ^ _459_/X (sky130_fd_sc_hd__o211a_2)
                                                         _066_ (net)
                      0.539857    0.011230    5.818691 ^ _460_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.038450    0.298837    0.536020    6.354711 ^ _460_/X (sky130_fd_sc_hd__a211o_2)
                                                         _067_ (net)
                      0.298941    0.005322    6.360032 ^ _462_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.038362    0.334197    0.592296    6.952329 ^ _462_/X (sky130_fd_sc_hd__a221o_2)
                                                         _069_ (net)
                      0.334264    0.004663    6.956992 ^ _464_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021108    0.341573    0.573158    7.530150 ^ _464_/X (sky130_fd_sc_hd__a221o_1)
                                                         _071_ (net)
                      0.341575    0.001592    7.531742 ^ _465_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.028155    0.386724    0.626237    8.157978 ^ _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.386743    0.003148    8.161126 ^ output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000768    0.044643    0.229726    8.390852 ^ output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.044643    0.000004    8.390856 ^ wbs_dat_o[4] (out)
                                              8.390856   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.390856   data arrival time
---------------------------------------------------------------------------------------------
                                             10.359146   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211101    0.007436    4.760809 ^ _497_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.050389    0.467842    0.990867    5.751677 ^ _497_/X (sky130_fd_sc_hd__o211a_2)
                                                         _100_ (net)
                      0.468010    0.008334    5.760011 ^ _498_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039702    0.308643    0.516267    6.276278 ^ _498_/X (sky130_fd_sc_hd__a211o_2)
                                                         _101_ (net)
                      0.308715    0.004576    6.280854 ^ _500_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.046122    0.394246    0.640126    6.920979 ^ _500_/X (sky130_fd_sc_hd__a221o_2)
                                                         _103_ (net)
                      0.394510    0.006250    6.927229 ^ _502_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012955    0.223095    0.511004    7.438233 ^ _502_/X (sky130_fd_sc_hd__a221o_1)
                                                         _105_ (net)
                      0.223095    0.000572    7.438806 ^ _503_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.046710    0.436630    0.695731    8.134537 ^ _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.436826    0.008657    8.143194 ^ output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001021    0.049633    0.247424    8.390618 ^ output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.049633    0.000006    8.390624 ^ wbs_dat_o[8] (out)
                                              8.390624   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.390624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.359377   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211103    0.007630    4.761003 ^ _529_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.051699    0.477846    1.001315    5.762319 ^ _529_/X (sky130_fd_sc_hd__o211a_2)
                                                         _128_ (net)
                      0.477932    0.006312    5.768631 ^ _530_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.037271    0.290532    0.507118    6.275749 ^ _530_/X (sky130_fd_sc_hd__a211o_2)
                                                         _129_ (net)
                      0.290635    0.005218    6.280967 ^ _532_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.041772    0.360608    0.607903    6.888869 ^ _532_/X (sky130_fd_sc_hd__a221o_2)
                                                         _131_ (net)
                      0.360702    0.005608    6.894478 ^ _534_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009598    0.178626    0.458676    7.353153 ^ _534_/X (sky130_fd_sc_hd__a221o_1)
                                                         _133_ (net)
                      0.178626    0.000365    7.353518 ^ _535_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.057130    0.515649    0.739971    8.093489 ^ _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.516098    0.013868    8.107357 ^ output58/A (sky130_fd_sc_hd__buf_1)
     1    0.000901    0.049163    0.267020    8.374377 ^ output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.049163    0.000005    8.374382 ^ wbs_dat_o[12] (out)
                                              8.374382   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.374382   data arrival time
---------------------------------------------------------------------------------------------
                                             10.375619   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911987    0.058948    3.481507 v _642_/C (sky130_fd_sc_hd__or3_1)
     1    0.015051    0.256518    1.212452    4.693960 v _642_/X (sky130_fd_sc_hd__or3_1)
                                                         _228_ (net)
                      0.256518    0.000633    4.694592 v _643_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.021961    0.231250    0.462496    5.157088 v _643_/X (sky130_fd_sc_hd__o211a_1)
                                                         _229_ (net)
                      0.231254    0.001408    5.158496 v _644_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.047946    0.277054    0.786651    5.945147 v _644_/X (sky130_fd_sc_hd__a211o_2)
                                                         _230_ (net)
                      0.277454    0.009369    5.954516 v _646_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.062875    0.239963    0.909798    6.864314 v _646_/X (sky130_fd_sc_hd__a221o_4)
                                                         _232_ (net)
                      0.240812    0.012349    6.876663 v _648_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.016406    0.210470    0.743007    7.619669 v _648_/X (sky130_fd_sc_hd__a221o_1)
                                                         _234_ (net)
                      0.210470    0.000772    7.620441 v _649_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.088486    0.243117    0.475503    8.095944 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.248820    0.029050    8.124994 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000426    0.028829    0.216179    8.341173 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.028829    0.000002    8.341175 v wbs_dat_o[25] (out)
                                              8.341175   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.341175   data arrival time
---------------------------------------------------------------------------------------------
                                             10.408826   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211111    0.008171    4.761545 ^ _537_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.037098    0.358544    0.909433    5.670977 ^ _537_/X (sky130_fd_sc_hd__o211a_2)
                                                         _135_ (net)
                      0.358607    0.004768    5.675745 ^ _538_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.035026    0.481614    0.568872    6.244617 ^ _538_/X (sky130_fd_sc_hd__a211o_1)
                                                         _136_ (net)
                      0.481682    0.004815    6.249432 ^ _540_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.052292    0.442047    0.747152    6.996583 ^ _540_/X (sky130_fd_sc_hd__a221o_2)
                                                         _138_ (net)
                      0.442392    0.007979    7.004562 ^ _542_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008771    0.167073    0.481540    7.486103 ^ _542_/X (sky130_fd_sc_hd__a221o_1)
                                                         _140_ (net)
                      0.167073    0.000205    7.486308 ^ _543_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.071836    0.368933    0.576365    8.062673 ^ _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.370055    0.014953    8.077626 ^ output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000403    0.038426    0.219400    8.297026 ^ output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.038426    0.000002    8.297028 ^ wbs_dat_o[13] (out)
                                              8.297028   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.297028   data arrival time
---------------------------------------------------------------------------------------------
                                             10.452974   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.910753    0.052501    3.475060 v _434_/C (sky130_fd_sc_hd__or3_1)
     1    0.008987    0.204254    1.137676    4.612736 v _434_/X (sky130_fd_sc_hd__or3_1)
                                                         _044_ (net)
                      0.204254    0.000308    4.613043 v _435_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.055105    0.275376    0.496678    5.109722 v _435_/X (sky130_fd_sc_hd__o211a_2)
                                                         _045_ (net)
                      0.275847    0.010120    5.119842 v _436_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.038001    0.233874    0.766311    5.886153 v _436_/X (sky130_fd_sc_hd__a211o_2)
                                                         _046_ (net)
                      0.234005    0.005108    5.891261 v _438_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.035978    0.239221    0.865855    6.757116 v _438_/X (sky130_fd_sc_hd__a221o_2)
                                                         _048_ (net)
                      0.239291    0.003912    6.761029 v _440_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.034011    0.230413    0.859151    7.620180 v _440_/X (sky130_fd_sc_hd__a221o_2)
                                                         _050_ (net)
                      0.230472    0.003571    7.623752 v _441_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.023328    0.243220    0.427442    8.051194 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.243226    0.001576    8.052770 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000697    0.031613    0.217558    8.270327 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.031613    0.000003    8.270329 v wbs_dat_o[1] (out)
                                              8.270329   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.270329   data arrival time
---------------------------------------------------------------------------------------------
                                             10.479671   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211071    0.004251    4.757625 ^ _573_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.057098    0.514977    1.031605    5.789230 ^ _573_/X (sky130_fd_sc_hd__o211a_2)
                                                         _167_ (net)
                      0.515231    0.010649    5.799880 ^ _574_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.045109    0.346386    0.562829    6.362709 ^ _574_/X (sky130_fd_sc_hd__a211o_2)
                                                         _168_ (net)
                      0.346389    0.001743    6.364451 ^ _576_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021153    0.342092    0.578323    6.942775 ^ _576_/X (sky130_fd_sc_hd__a221o_1)
                                                         _170_ (net)
                      0.342095    0.001722    6.944496 ^ _578_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012261    0.215389    0.482065    7.426561 ^ _578_/X (sky130_fd_sc_hd__a221o_1)
                                                         _172_ (net)
                      0.215389    0.000505    7.427066 ^ _579_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.071938    0.371308    0.589890    8.016956 ^ _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.372930    0.019008    8.035964 ^ output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000437    0.039030    0.220713    8.256678 ^ output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.039030    0.000002    8.256680 ^ wbs_dat_o[17] (out)
                                              8.256680   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.256680   data arrival time
---------------------------------------------------------------------------------------------
                                             10.493322   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.912087    0.059436    3.481996 v _650_/C (sky130_fd_sc_hd__or3_1)
     1    0.010252    0.217827    1.155378    4.637374 v _650_/X (sky130_fd_sc_hd__or3_1)
                                                         _235_ (net)
                      0.217827    0.000326    4.637700 v _651_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.027145    0.275685    0.478466    5.116166 v _651_/X (sky130_fd_sc_hd__o211a_1)
                                                         _236_ (net)
                      0.275697    0.002129    5.118295 v _652_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.051292    0.290986    0.817603    5.935898 v _652_/X (sky130_fd_sc_hd__a211o_2)
                                                         _237_ (net)
                      0.291356    0.009251    5.945149 v _654_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.067009    0.251162    0.924537    6.869687 v _654_/X (sky130_fd_sc_hd__a221o_4)
                                                         _239_ (net)
                      0.252215    0.014008    6.883695 v _656_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008801    0.149243    0.676379    7.560074 v _656_/X (sky130_fd_sc_hd__a221o_1)
                                                         _241_ (net)
                      0.149243    0.000257    7.560331 v _657_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.090103    0.246596    0.448259    8.008591 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.252616    0.030067    8.038657 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.028052    0.216476    8.255133 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.028052    0.000000    8.255134 v wbs_dat_o[26] (out)
                                              8.255134   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.255134   data arrival time
---------------------------------------------------------------------------------------------
                                             10.494867   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.912022    0.059119    3.481678 v _658_/C (sky130_fd_sc_hd__or3_1)
     1    0.014195    0.250122    1.204799    4.686477 v _658_/X (sky130_fd_sc_hd__or3_1)
                                                         _242_ (net)
                      0.250122    0.000743    4.687220 v _659_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034782    0.200410    0.455711    5.142931 v _659_/X (sky130_fd_sc_hd__o211a_2)
                                                         _243_ (net)
                      0.200476    0.003448    5.146379 v _660_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.052619    0.296174    0.795541    5.941920 v _660_/X (sky130_fd_sc_hd__a211o_2)
                                                         _244_ (net)
                      0.296518    0.008999    5.950919 v _662_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.061775    0.236802    0.915160    6.866078 v _662_/X (sky130_fd_sc_hd__a221o_4)
                                                         _246_ (net)
                      0.237575    0.011756    6.877834 v _664_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009830    0.159602    0.682191    7.560025 v _664_/X (sky130_fd_sc_hd__a221o_1)
                                                         _248_ (net)
                      0.159602    0.000327    7.560352 v _665_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.078940    0.237672    0.438737    7.999089 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.241043    0.022224    8.021313 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000743    0.031717    0.217370    8.238683 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.031717    0.000004    8.238687 v wbs_dat_o[27] (out)
                                              8.238687   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.238687   data arrival time
---------------------------------------------------------------------------------------------
                                             10.511314   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211069    0.002537    4.755910 ^ _581_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.037538    0.361957    0.912706    5.668617 ^ _581_/X (sky130_fd_sc_hd__o211a_2)
                                                         _174_ (net)
                      0.362013    0.004552    5.673169 ^ _582_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.037876    0.295785    0.467358    6.140526 ^ _582_/X (sky130_fd_sc_hd__a211o_2)
                                                         _175_ (net)
                      0.295874    0.004946    6.145473 ^ _584_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.028943    0.455887    0.640164    6.785636 ^ _584_/X (sky130_fd_sc_hd__a221o_1)
                                                         _177_ (net)
                      0.455903    0.003199    6.788836 ^ _586_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017891    0.294633    0.587709    7.376544 ^ _586_/X (sky130_fd_sc_hd__a221o_1)
                                                         _179_ (net)
                      0.294633    0.000975    7.377519 ^ _587_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.072372    0.373440    0.620808    7.998328 ^ _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.375180    0.019802    8.018129 ^ output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.037774    0.220038    8.238168 ^ output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.037774    0.000000    8.238169 ^ wbs_dat_o[18] (out)
                                              8.238169   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.238169   data arrival time
---------------------------------------------------------------------------------------------
                                             10.511832   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211111    0.008184    4.761558 ^ _546_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.044358    0.418037    0.954263    5.715820 ^ _546_/X (sky130_fd_sc_hd__o211a_2)
                                                         _143_ (net)
                      0.418153    0.006774    5.722595 ^ _548_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.057870    0.297977    0.623280    6.345874 ^ _548_/X (sky130_fd_sc_hd__o311a_4)
                                                         _145_ (net)
                      0.299035    0.013217    6.359091 ^ _551_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.055492    0.500821    0.801678    7.160769 ^ _551_/X (sky130_fd_sc_hd__o211a_2)
                                                         _148_ (net)
                      0.500981    0.008545    7.169313 ^ _552_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.006324    0.113021    0.348289    7.517603 ^ _552_/X (sky130_fd_sc_hd__a211o_1)
                                                         _149_ (net)
                      0.113021    0.000096    7.517699 ^ _553_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.051389    0.279103    0.487632    8.005331 ^ _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.280282    0.012996    8.018327 ^ output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.035871    0.194503    8.212830 ^ output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.035871    0.000000    8.212831 ^ wbs_dat_o[14] (out)
                                              8.212831   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.212831   data arrival time
---------------------------------------------------------------------------------------------
                                             10.537170   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211069    0.001885    4.755259 ^ _607_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.041690    0.395833    0.938762    5.694021 ^ _607_/X (sky130_fd_sc_hd__o211a_2)
                                                         _197_ (net)
                      0.395900    0.005144    5.699165 ^ _608_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.048129    0.367069    0.530068    6.229232 ^ _608_/X (sky130_fd_sc_hd__a211o_2)
                                                         _198_ (net)
                      0.367467    0.008321    6.237554 ^ _610_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021613    0.348713    0.591764    6.829318 ^ _610_/X (sky130_fd_sc_hd__a221o_1)
                                                         _200_ (net)
                      0.348714    0.001554    6.830872 ^ _612_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012334    0.216201    0.485537    7.316408 ^ _612_/X (sky130_fd_sc_hd__a221o_1)
                                                         _202_ (net)
                      0.216201    0.000500    7.316909 ^ _613_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.084914    0.419598    0.629456    7.946365 ^ _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.422298    0.027280    7.973645 ^ output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000440    0.040053    0.234063    8.207707 ^ output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.040053    0.000002    8.207709 ^ wbs_dat_o[21] (out)
                                              8.207709   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.207709   data arrival time
---------------------------------------------------------------------------------------------
                                             10.542292   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211069    0.002000    4.755373 ^ _590_/A2 (sky130_fd_sc_hd__o211a_4)
     1    0.073268    0.372406    0.855306    5.610680 ^ _590_/X (sky130_fd_sc_hd__o211a_4)
                                                         _182_ (net)
                      0.373063    0.013813    5.624492 ^ _592_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.058243    0.499747    0.764942    6.389434 ^ _592_/X (sky130_fd_sc_hd__o311a_2)
                                                         _184_ (net)
                      0.500395    0.012488    6.401922 ^ _595_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.018391    0.262817    0.620376    7.022298 ^ _595_/X (sky130_fd_sc_hd__o211a_1)
                                                         _187_ (net)
                      0.262818    0.001168    7.023466 ^ _596_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.011757    0.180959    0.323396    7.346861 ^ _596_/X (sky130_fd_sc_hd__a211o_1)
                                                         _188_ (net)
                      0.180959    0.000454    7.347315 ^ _597_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.078245    0.400107    0.595594    7.942909 ^ _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.402228    0.022857    7.965766 ^ output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000436    0.039595    0.228593    8.194359 ^ output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.039595    0.000002    8.194361 ^ wbs_dat_o[19] (out)
                                              8.194361   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.194361   data arrival time
---------------------------------------------------------------------------------------------
                                             10.555640   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.912179    0.059881    3.482440 v _666_/C (sky130_fd_sc_hd__or3_1)
     1    0.010871    0.225131    1.163714    4.646153 v _666_/X (sky130_fd_sc_hd__or3_1)
                                                         _249_ (net)
                      0.225131    0.000443    4.646596 v _667_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.028448    0.287138    0.490043    5.136639 v _667_/X (sky130_fd_sc_hd__o211a_1)
                                                         _250_ (net)
                      0.287164    0.002833    5.139472 v _668_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.036369    0.226961    0.764355    5.903827 v _668_/X (sky130_fd_sc_hd__a211o_2)
                                                         _251_ (net)
                      0.227066    0.004551    5.908378 v _670_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.049264    0.203994    0.857951    6.766329 v _670_/X (sky130_fd_sc_hd__a221o_4)
                                                         _253_ (net)
                      0.204448    0.008437    6.774766 v _672_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010729    0.168847    0.679928    7.454694 v _672_/X (sky130_fd_sc_hd__a221o_1)
                                                         _255_ (net)
                      0.168847    0.000366    7.455060 v _673_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.098370    0.264793    0.468726    7.923786 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.272814    0.036009    7.959796 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000828    0.033348    0.229080    8.188875 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.033348    0.000004    8.188880 v wbs_dat_o[28] (out)
                                              8.188880   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.188880   data arrival time
---------------------------------------------------------------------------------------------
                                             10.561121   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911940    0.058716    3.481275 v _614_/C (sky130_fd_sc_hd__or3_1)
     1    0.009584    0.210576    1.146271    4.627546 v _614_/X (sky130_fd_sc_hd__or3_1)
                                                         _203_ (net)
                      0.210576    0.000275    4.627821 v _615_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.038813    0.216831    0.449711    5.077532 v _615_/X (sky130_fd_sc_hd__o211a_2)
                                                         _204_ (net)
                      0.216911    0.003935    5.081467 v _616_/C1 (sky130_fd_sc_hd__a211o_4)
     1    0.059153    0.198098    0.676159    5.757626 v _616_/X (sky130_fd_sc_hd__a211o_4)
                                                         _205_ (net)
                      0.199835    0.014149    5.771774 v _618_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.057702    0.226336    0.866983    6.638757 v _618_/X (sky130_fd_sc_hd__a221o_4)
                                                         _207_ (net)
                      0.227061    0.011163    6.649920 v _620_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.016009    0.207359    0.735103    7.385023 v _620_/X (sky130_fd_sc_hd__a221o_1)
                                                         _209_ (net)
                      0.207359    0.000806    7.385829 v _621_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.075181    0.225881    0.460665    7.846494 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.227705    0.015427    7.861921 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000359    0.027586    0.208324    8.070245 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.027586    0.000000    8.070246 v wbs_dat_o[22] (out)
                                              8.070246   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.070246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.679755   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.912149    0.059735    3.482294 v _398_/C (sky130_fd_sc_hd__or3_1)
     1    0.017796    0.277839    1.236557    4.718851 v _398_/X (sky130_fd_sc_hd__or3_1)
                                                         _013_ (net)
                      0.278085    0.000988    4.719839 v _399_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.031608    0.187831    0.458582    5.178420 v _399_/X (sky130_fd_sc_hd__o211a_2)
                                                         _014_ (net)
                      0.187908    0.003585    5.182005 v _400_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.032767    0.211654    0.712871    5.894876 v _400_/X (sky130_fd_sc_hd__a211o_2)
                                                         _015_ (net)
                      0.211752    0.004280    5.899156 v _402_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.054874    0.218930    0.865246    6.764402 v _402_/X (sky130_fd_sc_hd__a221o_4)
                                                         _017_ (net)
                      0.219459    0.009417    6.773818 v _404_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.006873    0.130668    0.644135    7.417953 v _404_/X (sky130_fd_sc_hd__a221o_1)
                                                         _019_ (net)
                      0.130668    0.000111    7.418064 v _406_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.073808    0.226133    0.415070    7.833134 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.229908    0.022871    7.856006 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000415    0.028241    0.209723    8.065729 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.028241    0.000002    8.065730 v wbs_dat_o[29] (out)
                                              8.065730   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.065730   data arrival time
---------------------------------------------------------------------------------------------
                                             10.684271   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.912169    0.059831    3.482390 v _407_/C (sky130_fd_sc_hd__or3_1)
     1    0.013703    0.246515    1.200587    4.682977 v _407_/X (sky130_fd_sc_hd__or3_1)
                                                         _021_ (net)
                      0.246515    0.000722    4.683699 v _408_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.027678    0.171879    0.430691    5.114390 v _408_/X (sky130_fd_sc_hd__o211a_2)
                                                         _022_ (net)
                      0.171917    0.002599    5.116989 v _409_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.032121    0.209072    0.704597    5.821587 v _409_/X (sky130_fd_sc_hd__a211o_2)
                                                         _023_ (net)
                      0.209172    0.004290    5.825876 v _411_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.053254    0.214979    0.860036    6.685912 v _411_/X (sky130_fd_sc_hd__a221o_4)
                                                         _025_ (net)
                      0.215534    0.009540    6.695452 v _413_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012837    0.183011    0.706473    7.401925 v _413_/X (sky130_fd_sc_hd__a221o_1)
                                                         _027_ (net)
                      0.183011    0.000552    7.402477 v _414_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.070067    0.214536    0.438376    7.840854 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.216218    0.016211    7.857065 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000329    0.027100    0.203089    8.060154 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.027100    0.000000    8.060155 v wbs_dat_o[30] (out)
                                              8.060155   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.060155   data arrival time
---------------------------------------------------------------------------------------------
                                             10.689847   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.912195    0.059958    3.482517 v _415_/C (sky130_fd_sc_hd__or3_1)
     1    0.009860    0.213558    1.150107    4.632624 v _415_/X (sky130_fd_sc_hd__or3_1)
                                                         _028_ (net)
                      0.213558    0.000321    4.632945 v _416_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.029870    0.180654    0.421800    5.054745 v _416_/X (sky130_fd_sc_hd__o211a_2)
                                                         _029_ (net)
                      0.180703    0.002947    5.057692 v _417_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.027357    0.190161    0.689053    5.746745 v _417_/X (sky130_fd_sc_hd__a211o_2)
                                                         _030_ (net)
                      0.190213    0.003080    5.749825 v _419_/B1 (sky130_fd_sc_hd__a221o_4)
     1    0.051721    0.210291    0.848778    6.598603 v _419_/X (sky130_fd_sc_hd__a221o_4)
                                                         _032_ (net)
                      0.210818    0.009201    6.607803 v _421_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008050    0.141861    0.653605    7.261408 v _421_/X (sky130_fd_sc_hd__a221o_1)
                                                         _034_ (net)
                      0.141861    0.000210    7.261618 v _422_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.080515    0.243702    0.428583    7.690201 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.248636    0.027282    7.717483 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000388    0.028407    0.215651    7.933135 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.028407    0.000002    7.933136 v wbs_dat_o[31] (out)
                                              7.933136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -7.933136   data arrival time
---------------------------------------------------------------------------------------------
                                             10.816865   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002647    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000022    0.000011    1.000011 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.073995    0.354843    0.418203    1.418214 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.355725    0.014544    1.432758 ^ _380_/B (sky130_fd_sc_hd__nand3_4)
    37    0.235404    1.556456    1.253967    2.686725 v _380_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _002_ (net)
                      1.557291    0.030778    2.717502 v _384_/C (sky130_fd_sc_hd__or3_4)
    33    0.252295    0.648792    1.747565    4.465067 v _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.656000    0.055719    4.520787 v _625_/B (sky130_fd_sc_hd__or2_2)
     1    0.042040    0.286450    1.096609    5.617396 v _625_/X (sky130_fd_sc_hd__or2_2)
                                                         _213_ (net)
                      0.286592    0.005992    5.623388 v _626_/B1 (sky130_fd_sc_hd__o311a_4)
     1    0.077624    0.272734    0.486583    6.109971 v _626_/X (sky130_fd_sc_hd__o311a_4)
                                                         _214_ (net)
                      0.274522    0.018730    6.128701 v _629_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.017896    0.196959    0.614157    6.742858 v _629_/X (sky130_fd_sc_hd__o211a_1)
                                                         _217_ (net)
                      0.196960    0.001008    6.743866 v _630_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.005104    0.107413    0.500251    7.244117 v _630_/X (sky130_fd_sc_hd__a211o_1)
                                                         _218_ (net)
                      0.107413    0.000037    7.244154 v _631_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.065093    0.203456    0.390896    7.635050 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.205791    0.016632    7.651682 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000364    0.027394    0.198555    7.850237 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.027394    0.000000    7.850238 v wbs_dat_o[23] (out)
                                              7.850238   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -7.850238   data arrival time
---------------------------------------------------------------------------------------------
                                             10.899763   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003301    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000044    0.000022    1.000022 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005007    0.126852    1.040708    2.040730 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.126852    0.000020    2.040750 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127987    0.399728    0.447507    2.488256 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.399889    0.006688    2.494945 ^ _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.221099    1.014643    1.016965    3.511909 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.014650    0.002340    3.514249 ^ _391_/B (sky130_fd_sc_hd__or2_4)
    33    0.210054    0.972436    1.185518    4.699768 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.972703    0.013647    4.713415 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.239277    0.297093    0.443222    5.156638 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.313372    0.056728    5.213365 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              5.213365   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -1.251477   19.704121   library setup time
                                             19.704121   data required time
---------------------------------------------------------------------------------------------
                                             19.704121   data required time
                                             -5.213365   data arrival time
---------------------------------------------------------------------------------------------
                                             14.490757   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002647    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000022    0.000011    1.000011 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.073995    0.354843    0.418203    1.418214 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.355725    0.014544    1.432758 ^ _380_/B (sky130_fd_sc_hd__nand3_4)
    37    0.235404    1.556456    1.253967    2.686725 v _380_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _002_ (net)
                      1.557291    0.030778    2.717502 v _384_/C (sky130_fd_sc_hd__or3_4)
    33    0.252295    0.648792    1.747565    4.465067 v _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.650952    0.031549    4.496616 v _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.321712    0.469815    0.627200    5.123816 ^ _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.477549    0.047768    5.171585 ^ i_sram.sram4/EN (CF_SRAM_1024x32)
                                              5.171585   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -1.295476   19.718161   library setup time
                                             19.718161   data required time
---------------------------------------------------------------------------------------------
                                             19.718161   data required time
                                             -5.171585   data arrival time
---------------------------------------------------------------------------------------------
                                             14.546576   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002647    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000022    0.000011    1.000011 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.073995    0.354843    0.418203    1.418214 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.355711    0.014434    1.432647 ^ _379_/B (sky130_fd_sc_hd__and3_4)
    11    0.160141    0.744727    1.007122    2.439770 ^ _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.747640    0.038195    2.477965 ^ _423_/C (sky130_fd_sc_hd__and3_4)
     2    0.034569    0.213306    0.730386    3.208351 ^ _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.213413    0.004436    3.212787 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062493    0.936940    1.740252    4.953039 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.936940    0.003007    4.956046 ^ i_sram.sram7/EN (CF_SRAM_1024x32)
                                              4.956046   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -1.366065   19.619461   library setup time
                                             19.619461   data required time
---------------------------------------------------------------------------------------------
                                             19.619461   data required time
                                             -4.956046   data arrival time
---------------------------------------------------------------------------------------------
                                             14.663414   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196655    0.006551    2.511690 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.211961    0.906268    0.910869    3.422559 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.911567    0.056842    3.479401 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209378    1.211069    1.273973    4.753374 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.211072    0.004424    4.757798 ^ i_sram.sram6/EN (CF_SRAM_1024x32)
                                              4.757798   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -1.394765   19.586678   library setup time
                                             19.586678   data required time
---------------------------------------------------------------------------------------------
                                             19.586678   data required time
                                             -4.757798   data arrival time
---------------------------------------------------------------------------------------------
                                             14.828880   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.154538    0.101203    5.065033 ^ i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              5.065033   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.840817   20.144709   library setup time
                                             20.144709   data required time
---------------------------------------------------------------------------------------------
                                             20.144709   data required time
                                             -5.065033   data arrival time
---------------------------------------------------------------------------------------------
                                             15.079675   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.154486    0.101024    5.064854 ^ i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              5.064854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.840810   20.144714   library setup time
                                             20.144714   data required time
---------------------------------------------------------------------------------------------
                                             20.144714   data required time
                                             -5.064854   data arrival time
---------------------------------------------------------------------------------------------
                                             15.079862   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.154386    0.100672    5.064502 ^ i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              5.064502   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.840796   20.144730   library setup time
                                             20.144730   data required time
---------------------------------------------------------------------------------------------
                                             20.144730   data required time
                                             -5.064502   data arrival time
---------------------------------------------------------------------------------------------
                                             15.080227   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.154242    0.100161    5.063991 ^ i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              5.063991   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.840776   20.144749   library setup time
                                             20.144749   data required time
---------------------------------------------------------------------------------------------
                                             20.144749   data required time
                                             -5.063991   data arrival time
---------------------------------------------------------------------------------------------
                                             15.080758   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.154047    0.099470    5.063300 ^ i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              5.063300   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.840749   20.144775   library setup time
                                             20.144775   data required time
---------------------------------------------------------------------------------------------
                                             20.144775   data required time
                                             -5.063300   data arrival time
---------------------------------------------------------------------------------------------
                                             15.081476   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.153805    0.098605    5.062435 ^ i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              5.062435   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.840716   20.144810   library setup time
                                             20.144810   data required time
---------------------------------------------------------------------------------------------
                                             20.144810   data required time
                                             -5.062435   data arrival time
---------------------------------------------------------------------------------------------
                                             15.082375   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.152519    0.093854    5.057684 ^ i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              5.057684   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.840512   20.140932   library setup time
                                             20.140932   data required time
---------------------------------------------------------------------------------------------
                                             20.140932   data required time
                                             -5.057684   data arrival time
---------------------------------------------------------------------------------------------
                                             15.083247   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.152475    0.093685    5.057515 ^ i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              5.057515   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.840506   20.140936   library setup time
                                             20.140936   data required time
---------------------------------------------------------------------------------------------
                                             20.140936   data required time
                                             -5.057515   data arrival time
---------------------------------------------------------------------------------------------
                                             15.083421   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.153518    0.097566    5.061396 ^ i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              5.061396   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.840676   20.144848   library setup time
                                             20.144848   data required time
---------------------------------------------------------------------------------------------
                                             20.144848   data required time
                                             -5.061396   data arrival time
---------------------------------------------------------------------------------------------
                                             15.083453   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.152386    0.093349    5.057179 ^ i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              5.057179   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.840494   20.140949   library setup time
                                             20.140949   data required time
---------------------------------------------------------------------------------------------
                                             20.140949   data required time
                                             -5.057179   data arrival time
---------------------------------------------------------------------------------------------
                                             15.083771   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.152254    0.092843    5.056673 ^ i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              5.056673   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.840476   20.140966   library setup time
                                             20.140966   data required time
---------------------------------------------------------------------------------------------
                                             20.140966   data required time
                                             -5.056673   data arrival time
---------------------------------------------------------------------------------------------
                                             15.084293   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.153254    0.096600    5.060430 ^ i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              5.060430   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.840640   20.144886   library setup time
                                             20.144886   data required time
---------------------------------------------------------------------------------------------
                                             20.144886   data required time
                                             -5.060430   data arrival time
---------------------------------------------------------------------------------------------
                                             15.084456   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.152079    0.092167    5.055996 ^ i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              5.055996   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.840452   20.140991   library setup time
                                             20.140991   data required time
---------------------------------------------------------------------------------------------
                                             20.140991   data required time
                                             -5.055996   data arrival time
---------------------------------------------------------------------------------------------
                                             15.084995   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.151862    0.091321    5.055151 ^ i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              5.055151   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.840422   20.141022   library setup time
                                             20.141022   data required time
---------------------------------------------------------------------------------------------
                                             20.141022   data required time
                                             -5.055151   data arrival time
---------------------------------------------------------------------------------------------
                                             15.085871   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.151603    0.090304    5.054134 ^ i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              5.054134   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.840386   20.141058   library setup time
                                             20.141058   data required time
---------------------------------------------------------------------------------------------
                                             20.141058   data required time
                                             -5.054134   data arrival time
---------------------------------------------------------------------------------------------
                                             15.086923   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.151232    0.088817    5.052647 ^ i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              5.052647   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.840335   20.141108   library setup time
                                             20.141108   data required time
---------------------------------------------------------------------------------------------
                                             20.141108   data required time
                                             -5.052647   data arrival time
---------------------------------------------------------------------------------------------
                                             15.088461   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003301    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000044    0.000022    1.000022 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005007    0.126852    1.040708    2.040730 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.126852    0.000020    2.040750 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127987    0.399728    0.447507    2.488256 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.399891    0.006715    2.494972 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.127618    0.643216    0.854529    3.349501 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.643250    0.003957    3.353458 ^ _393_/A (sky130_fd_sc_hd__nand2_8)
    33    0.222006    0.565140    0.651411    4.004869 v _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.567482    0.029776    4.034645 v _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.216774    0.389961    0.551098    4.585743 ^ _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.391586    0.020186    4.605929 ^ i_sram.sram1/EN (CF_SRAM_1024x32)
                                              4.605929   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -1.278155   19.711191   library setup time
                                             19.711191   data required time
---------------------------------------------------------------------------------------------
                                             19.711191   data required time
                                             -4.605929   data arrival time
---------------------------------------------------------------------------------------------
                                             15.105262   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.130511    0.108630    5.038837 ^ i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              5.038837   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.837506   20.148020   library setup time
                                             20.148020   data required time
---------------------------------------------------------------------------------------------
                                             20.148020   data required time
                                             -5.038837   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109182   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.130456    0.108455    5.038662 ^ i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              5.038662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.837499   20.148026   library setup time
                                             20.148026   data required time
---------------------------------------------------------------------------------------------
                                             20.148026   data required time
                                             -5.038662   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109363   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.130355    0.108134    5.038342 ^ i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              5.038342   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.837485   20.148041   library setup time
                                             20.148041   data required time
---------------------------------------------------------------------------------------------
                                             20.148041   data required time
                                             -5.038342   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109699   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.130216    0.107693    5.037900 ^ i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              5.037900   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.837465   20.148060   library setup time
                                             20.148060   data required time
---------------------------------------------------------------------------------------------
                                             20.148060   data required time
                                             -5.037900   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110161   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.130019    0.107063    5.037270 ^ i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              5.037270   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.837438   20.148087   library setup time
                                             20.148087   data required time
---------------------------------------------------------------------------------------------
                                             20.148087   data required time
                                             -5.037270   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110816   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.129678    0.105964    5.036171 ^ i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              5.036171   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.837391   20.148134   library setup time
                                             20.148134   data required time
---------------------------------------------------------------------------------------------
                                             20.148134   data required time
                                             -5.036171   data arrival time
---------------------------------------------------------------------------------------------
                                             15.111963   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.129378    0.104986    5.035193 ^ i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              5.035193   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.837350   20.148176   library setup time
                                             20.148176   data required time
---------------------------------------------------------------------------------------------
                                             20.148176   data required time
                                             -5.035193   data arrival time
---------------------------------------------------------------------------------------------
                                             15.112982   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.128137    0.100836    5.031043 ^ i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              5.031043   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.837153   20.144291   library setup time
                                             20.144291   data required time
---------------------------------------------------------------------------------------------
                                             20.144291   data required time
                                             -5.031043   data arrival time
---------------------------------------------------------------------------------------------
                                             15.113248   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.128088    0.100667    5.030875 ^ i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              5.030875   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.837146   20.144297   library setup time
                                             20.144297   data required time
---------------------------------------------------------------------------------------------
                                             20.144297   data required time
                                             -5.030875   data arrival time
---------------------------------------------------------------------------------------------
                                             15.113422   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.127990    0.100332    5.030539 ^ i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              5.030539   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.837132   20.144310   library setup time
                                             20.144310   data required time
---------------------------------------------------------------------------------------------
                                             20.144310   data required time
                                             -5.030539   data arrival time
---------------------------------------------------------------------------------------------
                                             15.113770   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.129094    0.104053    5.034260 ^ i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              5.034260   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.837311   20.148214   library setup time
                                             20.148214   data required time
---------------------------------------------------------------------------------------------
                                             20.148214   data required time
                                             -5.034260   data arrival time
---------------------------------------------------------------------------------------------
                                             15.113955   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.127844    0.099827    5.030035 ^ i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              5.030035   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.837112   20.144331   library setup time
                                             20.144331   data required time
---------------------------------------------------------------------------------------------
                                             20.144331   data required time
                                             -5.030035   data arrival time
---------------------------------------------------------------------------------------------
                                             15.114296   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.127592    0.098952    5.029159 ^ i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              5.029159   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.837078   20.144365   library setup time
                                             20.144365   data required time
---------------------------------------------------------------------------------------------
                                             20.144365   data required time
                                             -5.029159   data arrival time
---------------------------------------------------------------------------------------------
                                             15.115206   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.127209    0.097605    5.027812 ^ i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              5.027812   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.837025   20.144419   library setup time
                                             20.144419   data required time
---------------------------------------------------------------------------------------------
                                             20.144419   data required time
                                             -5.027812   data arrival time
---------------------------------------------------------------------------------------------
                                             15.116606   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.126915    0.096555    5.026762 ^ i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              5.026762   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.836984   20.144459   library setup time
                                             20.144459   data required time
---------------------------------------------------------------------------------------------
                                             20.144459   data required time
                                             -5.026762   data arrival time
---------------------------------------------------------------------------------------------
                                             15.117698   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.126553    0.095246    5.025453 ^ i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              5.025453   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.836934   20.144508   library setup time
                                             20.144508   data required time
---------------------------------------------------------------------------------------------
                                             20.144508   data required time
                                             -5.025453   data arrival time
---------------------------------------------------------------------------------------------
                                             15.119057   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.148185    0.075403    5.039233 ^ i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              5.039233   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.841163   20.166271   library setup time
                                             20.166271   data required time
---------------------------------------------------------------------------------------------
                                             20.166271   data required time
                                             -5.039233   data arrival time
---------------------------------------------------------------------------------------------
                                             15.127038   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.148149    0.075229    5.039059 ^ i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              5.039059   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.841158   20.166275   library setup time
                                             20.166275   data required time
---------------------------------------------------------------------------------------------
                                             20.166275   data required time
                                             -5.039059   data arrival time
---------------------------------------------------------------------------------------------
                                             15.127215   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.148092    0.074952    5.038783 ^ i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              5.038783   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.841150   20.166283   library setup time
                                             20.166283   data required time
---------------------------------------------------------------------------------------------
                                             20.166283   data required time
                                             -5.038783   data arrival time
---------------------------------------------------------------------------------------------
                                             15.127501   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.147987    0.074439    5.038269 ^ i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              5.038269   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.841135   20.166298   library setup time
                                             20.166298   data required time
---------------------------------------------------------------------------------------------
                                             20.166298   data required time
                                             -5.038269   data arrival time
---------------------------------------------------------------------------------------------
                                             15.128029   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.147801    0.073516    5.037346 ^ i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              5.037346   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.841110   20.166323   library setup time
                                             20.166323   data required time
---------------------------------------------------------------------------------------------
                                             20.166323   data required time
                                             -5.037346   data arrival time
---------------------------------------------------------------------------------------------
                                             15.128976   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.147628    0.072649    5.036479 ^ i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              5.036479   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.841086   20.166348   library setup time
                                             20.166348   data required time
---------------------------------------------------------------------------------------------
                                             20.166348   data required time
                                             -5.036479   data arrival time
---------------------------------------------------------------------------------------------
                                             15.129868   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.147424    0.071607    5.035437 ^ i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              5.035437   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.841058   20.166376   library setup time
                                             20.166376   data required time
---------------------------------------------------------------------------------------------
                                             20.166376   data required time
                                             -5.035437   data arrival time
---------------------------------------------------------------------------------------------
                                             15.130939   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.147198    0.070434    5.034264 ^ i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              5.034264   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.841026   20.166407   library setup time
                                             20.166407   data required time
---------------------------------------------------------------------------------------------
                                             20.166407   data required time
                                             -5.034264   data arrival time
---------------------------------------------------------------------------------------------
                                             15.132141   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.142598    0.038172    5.002002 ^ i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              5.002002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.840243   20.149103   library setup time
                                             20.149103   data required time
---------------------------------------------------------------------------------------------
                                             20.149103   data required time
                                             -5.002002   data arrival time
---------------------------------------------------------------------------------------------
                                             15.147101   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.142064    0.032086    4.995916 ^ i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              4.995916   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.840169   20.149178   library setup time
                                             20.149178   data required time
---------------------------------------------------------------------------------------------
                                             20.149178   data required time
                                             -4.995916   data arrival time
---------------------------------------------------------------------------------------------
                                             15.153262   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.123260    0.082282    5.012489 ^ i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              5.012489   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.837728   20.169704   library setup time
                                             20.169704   data required time
---------------------------------------------------------------------------------------------
                                             20.169704   data required time
                                             -5.012489   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157216   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.123225    0.082132    5.012339 ^ i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              5.012339   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.837723   20.169710   library setup time
                                             20.169710   data required time
---------------------------------------------------------------------------------------------
                                             20.169710   data required time
                                             -5.012339   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157371   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.123145    0.081789    5.011996 ^ i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              5.011996   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.837712   20.169722   library setup time
                                             20.169722   data required time
---------------------------------------------------------------------------------------------
                                             20.169722   data required time
                                             -5.011996   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157724   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.123029    0.081288    5.011496 ^ i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              5.011496   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.837696   20.169737   library setup time
                                             20.169737   data required time
---------------------------------------------------------------------------------------------
                                             20.169737   data required time
                                             -5.011496   data arrival time
---------------------------------------------------------------------------------------------
                                             15.158241   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.122884    0.080653    5.010860 ^ i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              5.010860   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.837676   20.169756   library setup time
                                             20.169756   data required time
---------------------------------------------------------------------------------------------
                                             20.169756   data required time
                                             -5.010860   data arrival time
---------------------------------------------------------------------------------------------
                                             15.158896   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.141653    0.026370    4.990200 ^ i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              4.990200   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.840113   20.149235   library setup time
                                             20.149235   data required time
---------------------------------------------------------------------------------------------
                                             20.149235   data required time
                                             -4.990200   data arrival time
---------------------------------------------------------------------------------------------
                                             15.159034   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.122633    0.079544    5.009751 ^ i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              5.009751   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.837641   20.169792   library setup time
                                             20.169792   data required time
---------------------------------------------------------------------------------------------
                                             20.169792   data required time
                                             -5.009751   data arrival time
---------------------------------------------------------------------------------------------
                                             15.160041   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.122403    0.078511    5.008718 ^ i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              5.008718   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.837610   20.169825   library setup time
                                             20.169825   data required time
---------------------------------------------------------------------------------------------
                                             20.169825   data required time
                                             -5.008718   data arrival time
---------------------------------------------------------------------------------------------
                                             15.161106   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.122117    0.077206    5.007413 ^ i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              5.007413   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.837570   20.169863   library setup time
                                             20.169863   data required time
---------------------------------------------------------------------------------------------
                                             20.169863   data required time
                                             -5.007413   data arrival time
---------------------------------------------------------------------------------------------
                                             15.162450   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.141355    0.021220    4.985050 ^ i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              4.985050   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.840072   20.149275   library setup time
                                             20.149275   data required time
---------------------------------------------------------------------------------------------
                                             20.149275   data required time
                                             -4.985050   data arrival time
---------------------------------------------------------------------------------------------
                                             15.164224   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.817490    0.041426    3.729774 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    1.140820    1.234056    4.963830 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.141089    0.015140    4.978970 ^ i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              4.978970   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.840035   20.149311   library setup time
                                             20.149311   data required time
---------------------------------------------------------------------------------------------
                                             20.149311   data required time
                                             -4.978970   data arrival time
---------------------------------------------------------------------------------------------
                                             15.170341   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003301    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000044    0.000022    1.000022 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005007    0.126852    1.040708    2.040730 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.126852    0.000020    2.040750 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127987    0.399728    0.447507    2.488256 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.399891    0.006715    2.494972 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.127618    0.643216    0.854529    3.349501 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.643457    0.010374    3.359875 ^ _382_/B (sky130_fd_sc_hd__nand2_8)
    33    0.214025    0.565962    0.607375    3.967250 v _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.567330    0.023063    3.990313 v _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.212521    0.383371    0.544760    4.535073 ^ _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.385684    0.023812    4.558885 ^ i_sram.sram5/EN (CF_SRAM_1024x32)
                                              4.558885   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -1.276965   19.730469   library setup time
                                             19.730469   data required time
---------------------------------------------------------------------------------------------
                                             19.730469   data required time
                                             -4.558885   data arrival time
---------------------------------------------------------------------------------------------
                                             15.171583   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.116475    0.042523    4.972730 ^ i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              4.972730   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.836643   20.152702   library setup time
                                             20.152702   data required time
---------------------------------------------------------------------------------------------
                                             20.152702   data required time
                                             -4.972730   data arrival time
---------------------------------------------------------------------------------------------
                                             15.179974   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000042    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004628    0.131640    1.125588    2.125609 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.131640    0.000018    2.125627 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126660    0.196241    0.379511    2.505138 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.196329    0.003973    2.509112 v _395_/A (sky130_fd_sc_hd__or3_4)
    33    0.269205    0.674514    1.368670    3.877782 v _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.677095    0.033225    3.911007 v _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.261946    0.400893    0.588330    4.499337 ^ _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.405363    0.033541    4.532878 ^ i_sram.sram0/EN (CF_SRAM_1024x32)
                                              4.532878   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -1.280931   19.715761   library setup time
                                             19.715761   data required time
---------------------------------------------------------------------------------------------
                                             19.715761   data required time
                                             -4.532878   data arrival time
---------------------------------------------------------------------------------------------
                                             15.182883   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.115925    0.037151    4.967358 ^ i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              4.967358   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.836568   20.152779   library setup time
                                             20.152779   data required time
---------------------------------------------------------------------------------------------
                                             20.152779   data required time
                                             -4.967358   data arrival time
---------------------------------------------------------------------------------------------
                                             15.185420   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.115357    0.030534    4.960742 ^ i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              4.960742   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.836489   20.152857   library setup time
                                             20.152857   data required time
---------------------------------------------------------------------------------------------
                                             20.152857   data required time
                                             -4.960742   data arrival time
---------------------------------------------------------------------------------------------
                                             15.192115   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.114877    0.023396    4.953603 ^ i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              4.953603   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.836423   20.152924   library setup time
                                             20.152924   data required time
---------------------------------------------------------------------------------------------
                                             20.152924   data required time
                                             -4.953603   data arrival time
---------------------------------------------------------------------------------------------
                                             15.199322   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806617    0.055747    3.724134 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    1.114214    1.206073    4.930207 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.114406    0.012735    4.942942 ^ i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              4.942942   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.836358   20.152987   library setup time
                                             20.152987   data required time
---------------------------------------------------------------------------------------------
                                             20.152987   data required time
                                             -4.942942   data arrival time
---------------------------------------------------------------------------------------------
                                             15.210045   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003301    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000044    0.000022    1.000022 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005007    0.126852    1.040708    2.040730 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.126852    0.000020    2.040750 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127987    0.399728    0.447507    2.488256 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.399785    0.004009    2.492266 ^ _388_/A (sky130_fd_sc_hd__nand3_4)
     7    0.093382    0.645083    0.648913    3.141179 v _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.645317    0.010271    3.151450 v _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.323625    0.473864    0.622565    3.774015 ^ _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.477757    0.034326    3.808341 ^ i_sram.sram3/EN (CF_SRAM_1024x32)
                                              3.808341   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -1.295518   19.663752   library setup time
                                             19.663752   data required time
---------------------------------------------------------------------------------------------
                                             19.663752   data required time
                                             -3.808341   data arrival time
---------------------------------------------------------------------------------------------
                                             15.855412   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.969204    0.036773    4.265558 ^ i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              4.265558   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.812919   20.172606   library setup time
                                             20.172606   data required time
---------------------------------------------------------------------------------------------
                                             20.172606   data required time
                                             -4.265558   data arrival time
---------------------------------------------------------------------------------------------
                                             15.907048   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.969183    0.036591    4.265376 ^ i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              4.265376   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.812915   20.172611   library setup time
                                             20.172611   data required time
---------------------------------------------------------------------------------------------
                                             20.172611   data required time
                                             -4.265376   data arrival time
---------------------------------------------------------------------------------------------
                                             15.907235   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.969141    0.036223    4.265007 ^ i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              4.265007   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.812906   20.172619   library setup time
                                             20.172619   data required time
---------------------------------------------------------------------------------------------
                                             20.172619   data required time
                                             -4.265007   data arrival time
---------------------------------------------------------------------------------------------
                                             15.907612   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.969082    0.035695    4.264479 ^ i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              4.264479   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.812893   20.172632   library setup time
                                             20.172632   data required time
---------------------------------------------------------------------------------------------
                                             20.172632   data required time
                                             -4.264479   data arrival time
---------------------------------------------------------------------------------------------
                                             15.908154   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.969004    0.034990    4.263775 ^ i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              4.263775   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.812876   20.172647   library setup time
                                             20.172647   data required time
---------------------------------------------------------------------------------------------
                                             20.172647   data required time
                                             -4.263775   data arrival time
---------------------------------------------------------------------------------------------
                                             15.908873   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.968910    0.034110    4.262894 ^ i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              4.262894   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.812856   20.172670   library setup time
                                             20.172670   data required time
---------------------------------------------------------------------------------------------
                                             20.172670   data required time
                                             -4.262894   data arrival time
---------------------------------------------------------------------------------------------
                                             15.909776   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.968752    0.032592    4.261376 ^ i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              4.261376   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.812822   20.172703   library setup time
                                             20.172703   data required time
---------------------------------------------------------------------------------------------
                                             20.172703   data required time
                                             -4.261376   data arrival time
---------------------------------------------------------------------------------------------
                                             15.911326   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.968349    0.028289    4.257074 ^ i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              4.257074   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.812709   20.168734   library setup time
                                             20.168734   data required time
---------------------------------------------------------------------------------------------
                                             20.168734   data required time
                                             -4.257074   data arrival time
---------------------------------------------------------------------------------------------
                                             15.911660   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.968333    0.028115    4.256900 ^ i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              4.256900   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.812706   20.168737   library setup time
                                             20.168737   data required time
---------------------------------------------------------------------------------------------
                                             20.168737   data required time
                                             -4.256900   data arrival time
---------------------------------------------------------------------------------------------
                                             15.911838   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.968698    0.032053    4.260838 ^ i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              4.260838   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.812811   20.172714   library setup time
                                             20.172714   data required time
---------------------------------------------------------------------------------------------
                                             20.172714   data required time
                                             -4.260838   data arrival time
---------------------------------------------------------------------------------------------
                                             15.911877   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.968304    0.027776    4.256560 ^ i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              4.256560   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.812700   20.168743   library setup time
                                             20.168743   data required time
---------------------------------------------------------------------------------------------
                                             20.168743   data required time
                                             -4.256560   data arrival time
---------------------------------------------------------------------------------------------
                                             15.912182   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.968261    0.027254    4.256039 ^ i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              4.256039   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.812690   20.168753   library setup time
                                             20.168753   data required time
---------------------------------------------------------------------------------------------
                                             20.168753   data required time
                                             -4.256039   data arrival time
---------------------------------------------------------------------------------------------
                                             15.912713   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.968208    0.026614    4.255398 ^ i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              4.255398   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.812679   20.168764   library setup time
                                             20.168764   data required time
---------------------------------------------------------------------------------------------
                                             20.168764   data required time
                                             -4.255398   data arrival time
---------------------------------------------------------------------------------------------
                                             15.913365   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.968098    0.025220    4.254004 ^ i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              4.254004   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.812656   20.168789   library setup time
                                             20.168789   data required time
---------------------------------------------------------------------------------------------
                                             20.168789   data required time
                                             -4.254004   data arrival time
---------------------------------------------------------------------------------------------
                                             15.914783   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.968001    0.023917    4.252702 ^ i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              4.252702   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.812635   20.168808   library setup time
                                             20.168808   data required time
---------------------------------------------------------------------------------------------
                                             20.168808   data required time
                                             -4.252702   data arrival time
---------------------------------------------------------------------------------------------
                                             15.916106   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.967814    0.021174    4.249959 ^ i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              4.249959   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.812595   20.168848   library setup time
                                             20.168848   data required time
---------------------------------------------------------------------------------------------
                                             20.168848   data required time
                                             -4.249959   data arrival time
---------------------------------------------------------------------------------------------
                                             15.918890   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.947066    0.034671    4.254873 ^ i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              4.254873   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.808173   20.177351   library setup time
                                             20.177351   data required time
---------------------------------------------------------------------------------------------
                                             20.177351   data required time
                                             -4.254873   data arrival time
---------------------------------------------------------------------------------------------
                                             15.922478   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.947051    0.034543    4.254744 ^ i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              4.254744   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.808169   20.177355   library setup time
                                             20.177355   data required time
---------------------------------------------------------------------------------------------
                                             20.177355   data required time
                                             -4.254744   data arrival time
---------------------------------------------------------------------------------------------
                                             15.922611   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.947014    0.034206    4.254407 ^ i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              4.254407   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.808162   20.177364   library setup time
                                             20.177364   data required time
---------------------------------------------------------------------------------------------
                                             20.177364   data required time
                                             -4.254407   data arrival time
---------------------------------------------------------------------------------------------
                                             15.922957   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.946959    0.033696    4.253898 ^ i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              4.253898   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.808150   20.177376   library setup time
                                             20.177376   data required time
---------------------------------------------------------------------------------------------
                                             20.177376   data required time
                                             -4.253898   data arrival time
---------------------------------------------------------------------------------------------
                                             15.923476   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.946889    0.033041    4.253242 ^ i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              4.253242   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.808135   20.177391   library setup time
                                             20.177391   data required time
---------------------------------------------------------------------------------------------
                                             20.177391   data required time
                                             -4.253242   data arrival time
---------------------------------------------------------------------------------------------
                                             15.924148   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.946790    0.032084    4.252286 ^ i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              4.252286   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.808114   20.177412   library setup time
                                             20.177412   data required time
---------------------------------------------------------------------------------------------
                                             20.177412   data required time
                                             -4.252286   data arrival time
---------------------------------------------------------------------------------------------
                                             15.925127   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.946695    0.031140    4.251342 ^ i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              4.251342   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.808093   20.177431   library setup time
                                             20.177431   data required time
---------------------------------------------------------------------------------------------
                                             20.177431   data required time
                                             -4.251342   data arrival time
---------------------------------------------------------------------------------------------
                                             15.926089   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.946676    0.030943    4.251144 ^ i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              4.251144   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.808089   20.177435   library setup time
                                             20.177435   data required time
---------------------------------------------------------------------------------------------
                                             20.177435   data required time
                                             -4.251144   data arrival time
---------------------------------------------------------------------------------------------
                                             15.926291   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.946194    0.025516    4.245718 ^ i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              4.245718   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.807959   20.173483   library setup time
                                             20.173483   data required time
---------------------------------------------------------------------------------------------
                                             20.173483   data required time
                                             -4.245718   data arrival time
---------------------------------------------------------------------------------------------
                                             15.927765   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.946181    0.025347    4.245548 ^ i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              4.245548   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.807956   20.173487   library setup time
                                             20.173487   data required time
---------------------------------------------------------------------------------------------
                                             20.173487   data required time
                                             -4.245548   data arrival time
---------------------------------------------------------------------------------------------
                                             15.927938   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.946154    0.025008    4.245210 ^ i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              4.245210   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.807951   20.173492   library setup time
                                             20.173492   data required time
---------------------------------------------------------------------------------------------
                                             20.173492   data required time
                                             -4.245210   data arrival time
---------------------------------------------------------------------------------------------
                                             15.928282   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.946113    0.024472    4.244674 ^ i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              4.244674   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.807942   20.173500   library setup time
                                             20.173500   data required time
---------------------------------------------------------------------------------------------
                                             20.173500   data required time
                                             -4.244674   data arrival time
---------------------------------------------------------------------------------------------
                                             15.928826   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.946062    0.023793    4.243994 ^ i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              4.243994   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.807931   20.173512   library setup time
                                             20.173512   data required time
---------------------------------------------------------------------------------------------
                                             20.173512   data required time
                                             -4.243994   data arrival time
---------------------------------------------------------------------------------------------
                                             15.929518   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.946000    0.022943    4.243144 ^ i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              4.243144   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.807918   20.173525   library setup time
                                             20.173525   data required time
---------------------------------------------------------------------------------------------
                                             20.173525   data required time
                                             -4.243144   data arrival time
---------------------------------------------------------------------------------------------
                                             15.930381   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.945925    0.021857    4.242058 ^ i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              4.242058   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.807902   20.173542   library setup time
                                             20.173542   data required time
---------------------------------------------------------------------------------------------
                                             20.173542   data required time
                                             -4.242058   data arrival time
---------------------------------------------------------------------------------------------
                                             15.931484   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.945777    0.019543    4.239744 ^ i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              4.239744   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.807870   20.173574   library setup time
                                             20.173574   data required time
---------------------------------------------------------------------------------------------
                                             20.173574   data required time
                                             -4.239744   data arrival time
---------------------------------------------------------------------------------------------
                                             15.933829   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.967567    0.016821    4.245606 ^ i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              4.245606   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.813848   20.199787   library setup time
                                             20.199787   data required time
---------------------------------------------------------------------------------------------
                                             20.199787   data required time
                                             -4.245606   data arrival time
---------------------------------------------------------------------------------------------
                                             15.954183   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.967561    0.016696    4.245481 ^ i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              4.245481   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.813847   20.199789   library setup time
                                             20.199789   data required time
---------------------------------------------------------------------------------------------
                                             20.199789   data required time
                                             -4.245481   data arrival time
---------------------------------------------------------------------------------------------
                                             15.954309   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.967541    0.016294    4.245078 ^ i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              4.245078   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.813842   20.199795   library setup time
                                             20.199795   data required time
---------------------------------------------------------------------------------------------
                                             20.199795   data required time
                                             -4.245078   data arrival time
---------------------------------------------------------------------------------------------
                                             15.954716   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.967514    0.015729    4.244514 ^ i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              4.244514   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.813837   20.199800   library setup time
                                             20.199800   data required time
---------------------------------------------------------------------------------------------
                                             20.199800   data required time
                                             -4.244514   data arrival time
---------------------------------------------------------------------------------------------
                                             15.955287   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.967483    0.015045    4.243829 ^ i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              4.243829   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.813830   20.199806   library setup time
                                             20.199806   data required time
---------------------------------------------------------------------------------------------
                                             20.199806   data required time
                                             -4.243829   data arrival time
---------------------------------------------------------------------------------------------
                                             15.955976   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.967446    0.014188    4.242973 ^ i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              4.242973   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.813822   20.199814   library setup time
                                             20.199814   data required time
---------------------------------------------------------------------------------------------
                                             20.199814   data required time
                                             -4.242973   data arrival time
---------------------------------------------------------------------------------------------
                                             15.956841   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.967407    0.013212    4.241997 ^ i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              4.241997   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.813814   20.199823   library setup time
                                             20.199823   data required time
---------------------------------------------------------------------------------------------
                                             20.199823   data required time
                                             -4.241997   data arrival time
---------------------------------------------------------------------------------------------
                                             15.957826   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.967365    0.012073    4.240858 ^ i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              4.240858   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.813805   20.199831   library setup time
                                             20.199831   data required time
---------------------------------------------------------------------------------------------
                                             20.199831   data required time
                                             -4.240858   data arrival time
---------------------------------------------------------------------------------------------
                                             15.958973   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.939883    0.096274    3.030552 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.967155    1.198233    4.228785 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.967174    0.003749    4.232533 ^ i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              4.232533   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.813705   20.193727   library setup time
                                             20.193727   data required time
---------------------------------------------------------------------------------------------
                                             20.193727   data required time
                                             -4.232533   data arrival time
---------------------------------------------------------------------------------------------
                                             15.961196   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.945628    0.016855    4.237057 ^ i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              4.237057   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.809144   20.204491   library setup time
                                             20.204491   data required time
---------------------------------------------------------------------------------------------
                                             20.204491   data required time
                                             -4.237057   data arrival time
---------------------------------------------------------------------------------------------
                                             15.967434   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.945619    0.016684    4.236886 ^ i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              4.236886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.809142   20.204493   library setup time
                                             20.204493   data required time
---------------------------------------------------------------------------------------------
                                             20.204493   data required time
                                             -4.236886   data arrival time
---------------------------------------------------------------------------------------------
                                             15.967608   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.945602    0.016343    4.236545 ^ i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              4.236545   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.809138   20.204498   library setup time
                                             20.204498   data required time
---------------------------------------------------------------------------------------------
                                             20.204498   data required time
                                             -4.236545   data arrival time
---------------------------------------------------------------------------------------------
                                             15.967953   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.945578    0.015862    4.236064 ^ i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              4.236064   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.809133   20.204502   library setup time
                                             20.204502   data required time
---------------------------------------------------------------------------------------------
                                             20.204502   data required time
                                             -4.236064   data arrival time
---------------------------------------------------------------------------------------------
                                             15.968438   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.945544    0.015131    4.235332 ^ i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              4.235332   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.809126   20.204510   library setup time
                                             20.204510   data required time
---------------------------------------------------------------------------------------------
                                             20.204510   data required time
                                             -4.235332   data arrival time
---------------------------------------------------------------------------------------------
                                             15.969178   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.945506    0.014274    4.234476 ^ i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              4.234476   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.809118   20.204517   library setup time
                                             20.204517   data required time
---------------------------------------------------------------------------------------------
                                             20.204517   data required time
                                             -4.234476   data arrival time
---------------------------------------------------------------------------------------------
                                             15.970041   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.945462    0.013218    4.233419 ^ i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              4.233419   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.809108   20.204527   library setup time
                                             20.204527   data required time
---------------------------------------------------------------------------------------------
                                             20.204527   data required time
                                             -4.233419   data arrival time
---------------------------------------------------------------------------------------------
                                             15.971107   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.945420    0.012127    4.232329 ^ i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              4.232329   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.809100   20.204536   library setup time
                                             20.204536   data required time
---------------------------------------------------------------------------------------------
                                             20.204536   data required time
                                             -4.232329   data arrival time
---------------------------------------------------------------------------------------------
                                             15.972207   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946759    0.103476    3.034680 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.945203    1.185521    4.220201 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.945223    0.003802    4.224003 ^ i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              4.224003   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.808999   20.198433   library setup time
                                             20.198433   data required time
---------------------------------------------------------------------------------------------
                                             20.198433   data required time
                                             -4.224003   data arrival time
---------------------------------------------------------------------------------------------
                                             15.974429   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.989887    0.085994    1.243298 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.018495    0.205821    1.207577    2.450875 v _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.205822    0.001022    2.451897 v output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000339    0.027129    0.198277    2.650174 v output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.027129    0.000001    2.650176 v wbs_ack_o (out)
                                              2.650176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -2.650176   data arrival time
---------------------------------------------------------------------------------------------
                                             16.099827   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.657278    0.034889    3.966145 ^ i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              3.966145   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745902   20.213369   library setup time
                                             20.213369   data required time
---------------------------------------------------------------------------------------------
                                             20.213369   data required time
                                             -3.966145   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247225   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.657256    0.034757    3.966012 ^ i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              3.966012   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745897   20.213373   library setup time
                                             20.213373   data required time
---------------------------------------------------------------------------------------------
                                             20.213373   data required time
                                             -3.966012   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247362   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.657197    0.034394    3.965649 ^ i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              3.965649   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745884   20.213385   library setup time
                                             20.213385   data required time
---------------------------------------------------------------------------------------------
                                             20.213385   data required time
                                             -3.965649   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247736   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.657117    0.033904    3.965160 ^ i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              3.965160   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745867   20.213404   library setup time
                                             20.213404   data required time
---------------------------------------------------------------------------------------------
                                             20.213404   data required time
                                             -3.965160   data arrival time
---------------------------------------------------------------------------------------------
                                             16.248243   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.656939    0.032772    3.964027 ^ i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              3.964027   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745829   20.213442   library setup time
                                             20.213442   data required time
---------------------------------------------------------------------------------------------
                                             20.213442   data required time
                                             -3.964027   data arrival time
---------------------------------------------------------------------------------------------
                                             16.249414   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.656865    0.032292    3.963548 ^ i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              3.963548   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745813   20.213457   library setup time
                                             20.213457   data required time
---------------------------------------------------------------------------------------------
                                             20.213457   data required time
                                             -3.963548   data arrival time
---------------------------------------------------------------------------------------------
                                             16.249908   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.656862    0.032275    3.963530 ^ i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              3.963530   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745813   20.213459   library setup time
                                             20.213459   data required time
---------------------------------------------------------------------------------------------
                                             20.213459   data required time
                                             -3.963530   data arrival time
---------------------------------------------------------------------------------------------
                                             16.249928   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.656836    0.032099    3.963355 ^ i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              3.963355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745807   20.213463   library setup time
                                             20.213463   data required time
---------------------------------------------------------------------------------------------
                                             20.213463   data required time
                                             -3.963355   data arrival time
---------------------------------------------------------------------------------------------
                                             16.250109   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.656137    0.027053    3.958309 ^ i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              3.958309   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.745643   20.209955   library setup time
                                             20.209955   data required time
---------------------------------------------------------------------------------------------
                                             20.209955   data required time
                                             -3.958309   data arrival time
---------------------------------------------------------------------------------------------
                                             16.251646   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.656116    0.026886    3.958141 ^ i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              3.958141   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.745639   20.209961   library setup time
                                             20.209961   data required time
---------------------------------------------------------------------------------------------
                                             20.209961   data required time
                                             -3.958141   data arrival time
---------------------------------------------------------------------------------------------
                                             16.251820   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.656068    0.026493    3.957749 ^ i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              3.957749   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.745628   20.209970   library setup time
                                             20.209970   data required time
---------------------------------------------------------------------------------------------
                                             20.209970   data required time
                                             -3.957749   data arrival time
---------------------------------------------------------------------------------------------
                                             16.252224   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.656004    0.025968    3.957224 ^ i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              3.957224   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.745615   20.209984   library setup time
                                             20.209984   data required time
---------------------------------------------------------------------------------------------
                                             20.209984   data required time
                                             -3.957224   data arrival time
---------------------------------------------------------------------------------------------
                                             16.252760   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.655911    0.025180    3.956436 ^ i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              3.956436   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.745595   20.210003   library setup time
                                             20.210003   data required time
---------------------------------------------------------------------------------------------
                                             20.210003   data required time
                                             -3.956436   data arrival time
---------------------------------------------------------------------------------------------
                                             16.253569   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.655780    0.024019    3.955274 ^ i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              3.955274   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.745567   20.210032   library setup time
                                             20.210032   data required time
---------------------------------------------------------------------------------------------
                                             20.210032   data required time
                                             -3.955274   data arrival time
---------------------------------------------------------------------------------------------
                                             16.254759   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.655604    0.022358    3.953613 ^ i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              3.953613   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.745529   20.210072   library setup time
                                             20.210072   data required time
---------------------------------------------------------------------------------------------
                                             20.210072   data required time
                                             -3.953613   data arrival time
---------------------------------------------------------------------------------------------
                                             16.256458   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.653788    0.031556    3.956461 ^ i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              3.956461   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745154   20.214117   library setup time
                                             20.214117   data required time
---------------------------------------------------------------------------------------------
                                             20.214117   data required time
                                             -3.956461   data arrival time
---------------------------------------------------------------------------------------------
                                             16.257656   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.653763    0.031387    3.956292 ^ i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              3.956292   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745148   20.214123   library setup time
                                             20.214123   data required time
---------------------------------------------------------------------------------------------
                                             20.214123   data required time
                                             -3.956292   data arrival time
---------------------------------------------------------------------------------------------
                                             16.257832   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.653706    0.031002    3.955907 ^ i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              3.955907   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745136   20.214134   library setup time
                                             20.214134   data required time
---------------------------------------------------------------------------------------------
                                             20.214134   data required time
                                             -3.955907   data arrival time
---------------------------------------------------------------------------------------------
                                             16.258226   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.653625    0.030445    3.955349 ^ i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              3.955349   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745119   20.214153   library setup time
                                             20.214153   data required time
---------------------------------------------------------------------------------------------
                                             20.214153   data required time
                                             -3.955349   data arrival time
---------------------------------------------------------------------------------------------
                                             16.258802   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.653591    0.030207    3.955112 ^ i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              3.955112   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745111   20.214159   library setup time
                                             20.214159   data required time
---------------------------------------------------------------------------------------------
                                             20.214159   data required time
                                             -3.955112   data arrival time
---------------------------------------------------------------------------------------------
                                             16.259048   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930723    0.036537    2.967742 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.654501    0.963514    3.931255 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.655355    0.019742    3.950998 ^ i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              3.950998   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.745475   20.210123   library setup time
                                             20.210123   data required time
---------------------------------------------------------------------------------------------
                                             20.210123   data required time
                                             -3.950998   data arrival time
---------------------------------------------------------------------------------------------
                                             16.259127   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.653570    0.030058    3.954963 ^ i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              3.954963   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745107   20.214163   library setup time
                                             20.214163   data required time
---------------------------------------------------------------------------------------------
                                             20.214163   data required time
                                             -3.954963   data arrival time
---------------------------------------------------------------------------------------------
                                             16.259201   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.653541    0.029854    3.954759 ^ i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              3.954759   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745101   20.214170   library setup time
                                             20.214170   data required time
---------------------------------------------------------------------------------------------
                                             20.214170   data required time
                                             -3.954759   data arrival time
---------------------------------------------------------------------------------------------
                                             16.259413   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.653533    0.029794    3.954699 ^ i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              3.954699   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.745099   20.214172   library setup time
                                             20.214172   data required time
---------------------------------------------------------------------------------------------
                                             20.214172   data required time
                                             -3.954699   data arrival time
---------------------------------------------------------------------------------------------
                                             16.259474   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.653049    0.026103    3.951008 ^ i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              3.951008   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.744981   20.210617   library setup time
                                             20.210617   data required time
---------------------------------------------------------------------------------------------
                                             20.210617   data required time
                                             -3.951008   data arrival time
---------------------------------------------------------------------------------------------
                                             16.259609   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.653027    0.025924    3.950829 ^ i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              3.950829   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.744976   20.210623   library setup time
                                             20.210623   data required time
---------------------------------------------------------------------------------------------
                                             20.210623   data required time
                                             -3.950829   data arrival time
---------------------------------------------------------------------------------------------
                                             16.259794   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.652985    0.025574    3.950479 ^ i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              3.950479   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.744967   20.210632   library setup time
                                             20.210632   data required time
---------------------------------------------------------------------------------------------
                                             20.210632   data required time
                                             -3.950479   data arrival time
---------------------------------------------------------------------------------------------
                                             16.260153   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.652923    0.025043    3.949948 ^ i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              3.949948   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.744954   20.210644   library setup time
                                             20.210644   data required time
---------------------------------------------------------------------------------------------
                                             20.210644   data required time
                                             -3.949948   data arrival time
---------------------------------------------------------------------------------------------
                                             16.260696   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.652854    0.024444    3.949349 ^ i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              3.949349   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.744939   20.210659   library setup time
                                             20.210659   data required time
---------------------------------------------------------------------------------------------
                                             20.210659   data required time
                                             -3.949349   data arrival time
---------------------------------------------------------------------------------------------
                                             16.261309   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.652683    0.022872    3.947777 ^ i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              3.947777   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.744903   20.210695   library setup time
                                             20.210695   data required time
---------------------------------------------------------------------------------------------
                                             20.210695   data required time
                                             -3.947777   data arrival time
---------------------------------------------------------------------------------------------
                                             16.262918   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.652544    0.021509    3.946414 ^ i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              3.946414   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.744873   20.210726   library setup time
                                             20.210726   data required time
---------------------------------------------------------------------------------------------
                                             20.210726   data required time
                                             -3.946414   data arrival time
---------------------------------------------------------------------------------------------
                                             16.264313   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925490    0.028890    2.963168 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.651517    0.961737    3.924905 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.652356    0.019494    3.944399 ^ i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              3.944399   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.744832   20.210768   library setup time
                                             20.210768   data required time
---------------------------------------------------------------------------------------------
                                             20.210768   data required time
                                             -3.944399   data arrival time
---------------------------------------------------------------------------------------------
                                             16.266369   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.823782    0.070525    3.758873 ^ i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              3.758873   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.781600   20.177670   library setup time
                                             20.177670   data required time
---------------------------------------------------------------------------------------------
                                             20.177670   data required time
                                             -3.758873   data arrival time
---------------------------------------------------------------------------------------------
                                             16.418797   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.823731    0.070341    3.758689 ^ i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              3.758689   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.781589   20.177681   library setup time
                                             20.177681   data required time
---------------------------------------------------------------------------------------------
                                             20.177681   data required time
                                             -3.758689   data arrival time
---------------------------------------------------------------------------------------------
                                             16.418991   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.823626    0.069964    3.758312 ^ i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              3.758312   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.781567   20.177704   library setup time
                                             20.177704   data required time
---------------------------------------------------------------------------------------------
                                             20.177704   data required time
                                             -3.758312   data arrival time
---------------------------------------------------------------------------------------------
                                             16.419392   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.823473    0.069408    3.757756 ^ i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              3.757756   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.781534   20.177736   library setup time
                                             20.177736   data required time
---------------------------------------------------------------------------------------------
                                             20.177736   data required time
                                             -3.757756   data arrival time
---------------------------------------------------------------------------------------------
                                             16.419981   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.823299    0.068767    3.757115 ^ i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              3.757115   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.781497   20.177773   library setup time
                                             20.177773   data required time
---------------------------------------------------------------------------------------------
                                             20.177773   data required time
                                             -3.757115   data arrival time
---------------------------------------------------------------------------------------------
                                             16.420658   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.823224    0.068489    3.756837 ^ i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              3.756837   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.781481   20.177792   library setup time
                                             20.177792   data required time
---------------------------------------------------------------------------------------------
                                             20.177792   data required time
                                             -3.756837   data arrival time
---------------------------------------------------------------------------------------------
                                             16.420954   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.823191    0.068367    3.756715 ^ i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              3.756715   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.781474   20.177797   library setup time
                                             20.177797   data required time
---------------------------------------------------------------------------------------------
                                             20.177797   data required time
                                             -3.756715   data arrival time
---------------------------------------------------------------------------------------------
                                             16.421083   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.823101    0.068034    3.756382 ^ i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              3.756382   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.781454   20.177816   library setup time
                                             20.177816   data required time
---------------------------------------------------------------------------------------------
                                             20.177816   data required time
                                             -3.756382   data arrival time
---------------------------------------------------------------------------------------------
                                             16.421434   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.815123    0.085666    3.754054 ^ i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              3.754054   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.779744   20.179525   library setup time
                                             20.179525   data required time
---------------------------------------------------------------------------------------------
                                             20.179525   data required time
                                             -3.754054   data arrival time
---------------------------------------------------------------------------------------------
                                             16.425472   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.821250    0.060697    3.749045 ^ i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              3.749045   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.781043   20.174557   library setup time
                                             20.174557   data required time
---------------------------------------------------------------------------------------------
                                             20.174557   data required time
                                             -3.749045   data arrival time
---------------------------------------------------------------------------------------------
                                             16.425510   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.815065    0.085498    3.753886 ^ i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              3.753886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.779731   20.179539   library setup time
                                             20.179539   data required time
---------------------------------------------------------------------------------------------
                                             20.179539   data required time
                                             -3.753886   data arrival time
---------------------------------------------------------------------------------------------
                                             16.425652   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.821209    0.060526    3.748874 ^ i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              3.748874   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.781035   20.174564   library setup time
                                             20.174564   data required time
---------------------------------------------------------------------------------------------
                                             20.174564   data required time
                                             -3.748874   data arrival time
---------------------------------------------------------------------------------------------
                                             16.425692   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.821135    0.060210    3.748558 ^ i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              3.748558   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.781019   20.174582   library setup time
                                             20.174582   data required time
---------------------------------------------------------------------------------------------
                                             20.174582   data required time
                                             -3.748558   data arrival time
---------------------------------------------------------------------------------------------
                                             16.426022   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.814948    0.085165    3.753553 ^ i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              3.753553   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.779706   20.179564   library setup time
                                             20.179564   data required time
---------------------------------------------------------------------------------------------
                                             20.179564   data required time
                                             -3.753553   data arrival time
---------------------------------------------------------------------------------------------
                                             16.426012   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.814775    0.084667    3.753055 ^ i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              3.753055   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.779669   20.179602   library setup time
                                             20.179602   data required time
---------------------------------------------------------------------------------------------
                                             20.179602   data required time
                                             -3.753055   data arrival time
---------------------------------------------------------------------------------------------
                                             16.426546   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.821000    0.059633    3.747981 ^ i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              3.747981   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.780990   20.174610   library setup time
                                             20.174610   data required time
---------------------------------------------------------------------------------------------
                                             20.174610   data required time
                                             -3.747981   data arrival time
---------------------------------------------------------------------------------------------
                                             16.426628   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.820964    0.059475    3.747823 ^ i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              3.747823   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.780982   20.174616   library setup time
                                             20.174616   data required time
---------------------------------------------------------------------------------------------
                                             20.174616   data required time
                                             -3.747823   data arrival time
---------------------------------------------------------------------------------------------
                                             16.426792   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.820925    0.059305    3.747653 ^ i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              3.747653   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.780974   20.174625   library setup time
                                             20.174625   data required time
---------------------------------------------------------------------------------------------
                                             20.174625   data required time
                                             -3.747653   data arrival time
---------------------------------------------------------------------------------------------
                                             16.426971   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.814542    0.083990    3.752378 ^ i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              3.752378   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.779619   20.179651   library setup time
                                             20.179651   data required time
---------------------------------------------------------------------------------------------
                                             20.179651   data required time
                                             -3.752378   data arrival time
---------------------------------------------------------------------------------------------
                                             16.427273   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.820852    0.058988    3.747336 ^ i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              3.747336   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.780958   20.174641   library setup time
                                             20.174641   data required time
---------------------------------------------------------------------------------------------
                                             20.174641   data required time
                                             -3.747336   data arrival time
---------------------------------------------------------------------------------------------
                                             16.427305   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.820819    0.058845    3.747193 ^ i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              3.747193   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.780951   20.174648   library setup time
                                             20.174648   data required time
---------------------------------------------------------------------------------------------
                                             20.174648   data required time
                                             -3.747193   data arrival time
---------------------------------------------------------------------------------------------
                                             16.427456   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.814249    0.083133    3.751521 ^ i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              3.751521   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.779556   20.179714   library setup time
                                             20.179714   data required time
---------------------------------------------------------------------------------------------
                                             20.179714   data required time
                                             -3.751521   data arrival time
---------------------------------------------------------------------------------------------
                                             16.428192   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.812795    0.078728    3.747116 ^ i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              3.747116   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.779231   20.176369   library setup time
                                             20.176369   data required time
---------------------------------------------------------------------------------------------
                                             20.176369   data required time
                                             -3.747116   data arrival time
---------------------------------------------------------------------------------------------
                                             16.429251   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.813894    0.082082    3.750470 ^ i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              3.750470   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.779480   20.179790   library setup time
                                             20.179790   data required time
---------------------------------------------------------------------------------------------
                                             20.179790   data required time
                                             -3.750470   data arrival time
---------------------------------------------------------------------------------------------
                                             16.429321   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.812731    0.078529    3.746917 ^ i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              3.746917   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.779217   20.176382   library setup time
                                             20.176382   data required time
---------------------------------------------------------------------------------------------
                                             20.176382   data required time
                                             -3.746917   data arrival time
---------------------------------------------------------------------------------------------
                                             16.429464   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.812576    0.078042    3.746430 ^ i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              3.746430   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.779184   20.176416   library setup time
                                             20.176416   data required time
---------------------------------------------------------------------------------------------
                                             20.176416   data required time
                                             -3.746430   data arrival time
---------------------------------------------------------------------------------------------
                                             16.429987   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.813542    0.081023    3.749411 ^ i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              3.749411   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.779405   20.179865   library setup time
                                             20.179865   data required time
---------------------------------------------------------------------------------------------
                                             20.179865   data required time
                                             -3.749411   data arrival time
---------------------------------------------------------------------------------------------
                                             16.430454   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.812416    0.077537    3.745924 ^ i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              3.745924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.779149   20.176449   library setup time
                                             20.176449   data required time
---------------------------------------------------------------------------------------------
                                             20.176449   data required time
                                             -3.745924   data arrival time
---------------------------------------------------------------------------------------------
                                             16.430525   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.812185    0.076800    3.745188 ^ i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              3.745188   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.779100   20.176498   library setup time
                                             20.176498   data required time
---------------------------------------------------------------------------------------------
                                             20.176498   data required time
                                             -3.745188   data arrival time
---------------------------------------------------------------------------------------------
                                             16.431313   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.811949    0.076036    3.744424 ^ i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              3.744424   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.779049   20.176550   library setup time
                                             20.176550   data required time
---------------------------------------------------------------------------------------------
                                             20.176550   data required time
                                             -3.744424   data arrival time
---------------------------------------------------------------------------------------------
                                             16.432125   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.811465    0.074449    3.742837 ^ i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              3.742837   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.778945   20.176653   library setup time
                                             20.176653   data required time
---------------------------------------------------------------------------------------------
                                             20.176653   data required time
                                             -3.742837   data arrival time
---------------------------------------------------------------------------------------------
                                             16.433817   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.811063    0.073103    3.741491 ^ i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              3.741491   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.778859   20.176739   library setup time
                                             20.176739   data required time
---------------------------------------------------------------------------------------------
                                             20.176739   data required time
                                             -3.741491   data arrival time
---------------------------------------------------------------------------------------------
                                             16.435247   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806576    0.055560    3.723948 ^ i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              3.723948   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.779123   20.210224   library setup time
                                             20.210224   data required time
---------------------------------------------------------------------------------------------
                                             20.210224   data required time
                                             -3.723948   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486277   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806468    0.055056    3.723444 ^ i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              3.723444   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.779100   20.210247   library setup time
                                             20.210247   data required time
---------------------------------------------------------------------------------------------
                                             20.210247   data required time
                                             -3.723444   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486801   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.662583    0.009310    2.716287 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.800934    0.952101    3.668388 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.806321    0.054363    3.722751 ^ i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              3.722751   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.779068   20.210278   library setup time
                                             20.210278   data required time
---------------------------------------------------------------------------------------------
                                             20.210278   data required time
                                             -3.722751   data arrival time
---------------------------------------------------------------------------------------------
                                             16.487526   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.816161    0.031437    3.719784 ^ i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              3.719784   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.781178   20.208168   library setup time
                                             20.208168   data required time
---------------------------------------------------------------------------------------------
                                             20.208168   data required time
                                             -3.719784   data arrival time
---------------------------------------------------------------------------------------------
                                             16.488382   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.815742    0.027443    3.715791 ^ i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              3.715791   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.781088   20.208260   library setup time
                                             20.208260   data required time
---------------------------------------------------------------------------------------------
                                             20.208260   data required time
                                             -3.715791   data arrival time
---------------------------------------------------------------------------------------------
                                             16.492468   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.669717    0.009053    2.707372 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538241    0.814450    0.980976    3.688348 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.815409    0.023745    3.712093 ^ i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              3.712093   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.781017   20.208330   library setup time
                                             20.208330   data required time
---------------------------------------------------------------------------------------------
                                             20.208330   data required time
                                             -3.712093   data arrival time
---------------------------------------------------------------------------------------------
                                             16.496237   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.948523    0.108228    3.039433 ^ i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              3.039433   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.809706   20.197727   library setup time
                                             20.197727   data required time
---------------------------------------------------------------------------------------------
                                             20.197727   data required time
                                             -3.039433   data arrival time
---------------------------------------------------------------------------------------------
                                             17.158293   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.948454    0.108046    3.039250 ^ i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              3.039250   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.809691   20.197741   library setup time
                                             20.197741   data required time
---------------------------------------------------------------------------------------------
                                             20.197741   data required time
                                             -3.039250   data arrival time
---------------------------------------------------------------------------------------------
                                             17.158491   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.948330    0.107719    3.038924 ^ i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              3.038924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.809665   20.197767   library setup time
                                             20.197767   data required time
---------------------------------------------------------------------------------------------
                                             20.197767   data required time
                                             -3.038924   data arrival time
---------------------------------------------------------------------------------------------
                                             17.158844   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.948145    0.107227    3.038432 ^ i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              3.038432   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.809625   20.197809   library setup time
                                             20.197809   data required time
---------------------------------------------------------------------------------------------
                                             20.197809   data required time
                                             -3.038432   data arrival time
---------------------------------------------------------------------------------------------
                                             17.159376   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.947898    0.106571    3.037775 ^ i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              3.037775   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.809572   20.197861   library setup time
                                             20.197861   data required time
---------------------------------------------------------------------------------------------
                                             20.197861   data required time
                                             -3.037775   data arrival time
---------------------------------------------------------------------------------------------
                                             17.160086   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.947475    0.105431    3.036635 ^ i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              3.036635   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.809481   20.197952   library setup time
                                             20.197952   data required time
---------------------------------------------------------------------------------------------
                                             20.197952   data required time
                                             -3.036635   data arrival time
---------------------------------------------------------------------------------------------
                                             17.161316   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.946998    0.104132    3.035337 ^ i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              3.035337   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.809379   20.198053   library setup time
                                             20.198053   data required time
---------------------------------------------------------------------------------------------
                                             20.198053   data required time
                                             -3.035337   data arrival time
---------------------------------------------------------------------------------------------
                                             17.162716   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.941659    0.101393    3.035671 ^ i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              3.035671   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.808234   20.199200   library setup time
                                             20.199200   data required time
---------------------------------------------------------------------------------------------
                                             20.199200   data required time
                                             -3.035671   data arrival time
---------------------------------------------------------------------------------------------
                                             17.163530   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.941600    0.101227    3.035505 ^ i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              3.035505   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.808222   20.199211   library setup time
                                             20.199211   data required time
---------------------------------------------------------------------------------------------
                                             20.199211   data required time
                                             -3.035505   data arrival time
---------------------------------------------------------------------------------------------
                                             17.163708   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.941442    0.100781    3.035059 ^ i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              3.035059   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.808188   20.199245   library setup time
                                             20.199245   data required time
---------------------------------------------------------------------------------------------
                                             20.199245   data required time
                                             -3.035059   data arrival time
---------------------------------------------------------------------------------------------
                                             17.164186   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.941204    0.100108    3.034386 ^ i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              3.034386   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.808137   20.199295   library setup time
                                             20.199295   data required time
---------------------------------------------------------------------------------------------
                                             20.199295   data required time
                                             -3.034386   data arrival time
---------------------------------------------------------------------------------------------
                                             17.164909   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.940988    0.099490    3.033768 ^ i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              3.033768   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.808090   20.199343   library setup time
                                             20.199343   data required time
---------------------------------------------------------------------------------------------
                                             20.199343   data required time
                                             -3.033768   data arrival time
---------------------------------------------------------------------------------------------
                                             17.165577   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.940700    0.098664    3.032942 ^ i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              3.032942   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.808029   20.199404   library setup time
                                             20.199404   data required time
---------------------------------------------------------------------------------------------
                                             20.199404   data required time
                                             -3.032942   data arrival time
---------------------------------------------------------------------------------------------
                                             17.166462   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.940292    0.097478    3.031756 ^ i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              3.031756   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.807941   20.199492   library setup time
                                             20.199492   data required time
---------------------------------------------------------------------------------------------
                                             20.199492   data required time
                                             -3.031756   data arrival time
---------------------------------------------------------------------------------------------
                                             17.167736   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.933125    0.053091    2.984296 ^ i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              2.984296   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.806255   20.183092   library setup time
                                             20.183092   data required time
---------------------------------------------------------------------------------------------
                                             20.183092   data required time
                                             -2.984296   data arrival time
---------------------------------------------------------------------------------------------
                                             17.198795   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.932750    0.050906    2.982111 ^ i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              2.982111   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.806175   20.183170   library setup time
                                             20.183170   data required time
---------------------------------------------------------------------------------------------
                                             20.183170   data required time
                                             -2.982111   data arrival time
---------------------------------------------------------------------------------------------
                                             17.201061   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.932378    0.048630    2.979834 ^ i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              2.979834   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.806095   20.183250   library setup time
                                             20.183250   data required time
---------------------------------------------------------------------------------------------
                                             20.183250   data required time
                                             -2.979834   data arrival time
---------------------------------------------------------------------------------------------
                                             17.203417   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.927489    0.045641    2.979919 ^ i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              2.979919   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.805047   20.184299   library setup time
                                             20.184299   data required time
---------------------------------------------------------------------------------------------
                                             20.184299   data required time
                                             -2.979919   data arrival time
---------------------------------------------------------------------------------------------
                                             17.204380   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.932084    0.046738    2.977942 ^ i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              2.977942   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.806032   20.183313   library setup time
                                             20.183313   data required time
---------------------------------------------------------------------------------------------
                                             20.183313   data required time
                                             -2.977942   data arrival time
---------------------------------------------------------------------------------------------
                                             17.205370   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.927200    0.043663    2.977941 ^ i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              2.977941   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.804985   20.184361   library setup time
                                             20.184361   data required time
---------------------------------------------------------------------------------------------
                                             20.184361   data required time
                                             -2.977941   data arrival time
---------------------------------------------------------------------------------------------
                                             17.206421   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.931735    0.044381    2.975585 ^ i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              2.975585   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.805957   20.183388   library setup time
                                             20.183388   data required time
---------------------------------------------------------------------------------------------
                                             20.183388   data required time
                                             -2.975585   data arrival time
---------------------------------------------------------------------------------------------
                                             17.207804   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.926902    0.041514    2.975791 ^ i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              2.975791   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.804921   20.184425   library setup time
                                             20.184425   data required time
---------------------------------------------------------------------------------------------
                                             20.184425   data required time
                                             -2.975791   data arrival time
---------------------------------------------------------------------------------------------
                                             17.208633   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.926616    0.039320    2.973598 ^ i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              2.973598   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.804860   20.184486   library setup time
                                             20.184486   data required time
---------------------------------------------------------------------------------------------
                                             20.184486   data required time
                                             -2.973598   data arrival time
---------------------------------------------------------------------------------------------
                                             17.210888   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.931320    0.041364    2.972568 ^ i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              2.972568   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.805868   20.183479   library setup time
                                             20.183479   data required time
---------------------------------------------------------------------------------------------
                                             20.183479   data required time
                                             -2.972568   data arrival time
---------------------------------------------------------------------------------------------
                                             17.210911   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.926327    0.036954    2.971232 ^ i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              2.971232   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.804798   20.184547   library setup time
                                             20.184547   data required time
---------------------------------------------------------------------------------------------
                                             20.184547   data required time
                                             -2.971232   data arrival time
---------------------------------------------------------------------------------------------
                                             17.213316   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930974    0.038650    2.969854 ^ i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              2.969854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.805794   20.183552   library setup time
                                             20.183552   data required time
---------------------------------------------------------------------------------------------
                                             20.183552   data required time
                                             -2.969854   data arrival time
---------------------------------------------------------------------------------------------
                                             17.213697   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.926039    0.034414    2.968692 ^ i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              2.968692   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.804736   20.184610   library setup time
                                             20.184610   data required time
---------------------------------------------------------------------------------------------
                                             20.184610   data required time
                                             -2.968692   data arrival time
---------------------------------------------------------------------------------------------
                                             17.215918   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.931587    0.043334    2.974539 ^ i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              2.974539   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.805982   20.190708   library setup time
                                             20.190708   data required time
---------------------------------------------------------------------------------------------
                                             20.190708   data required time
                                             -2.974539   data arrival time
---------------------------------------------------------------------------------------------
                                             17.216169   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.931571    0.043219    2.974424 ^ i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              2.974424   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.805979   20.190712   library setup time
                                             20.190712   data required time
---------------------------------------------------------------------------------------------
                                             20.190712   data required time
                                             -2.974424   data arrival time
---------------------------------------------------------------------------------------------
                                             17.216288   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.931519    0.042839    2.974043 ^ i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              2.974043   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.805967   20.190723   library setup time
                                             20.190723   data required time
---------------------------------------------------------------------------------------------
                                             20.190723   data required time
                                             -2.974043   data arrival time
---------------------------------------------------------------------------------------------
                                             17.216682   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.931458    0.042396    2.973601 ^ i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              2.973601   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.805954   20.190737   library setup time
                                             20.190737   data required time
---------------------------------------------------------------------------------------------
                                             20.190737   data required time
                                             -2.973601   data arrival time
---------------------------------------------------------------------------------------------
                                             17.217136   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930530    0.034819    2.966023 ^ i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              2.966023   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.805699   20.183647   library setup time
                                             20.183647   data required time
---------------------------------------------------------------------------------------------
                                             20.183647   data required time
                                             -2.966023   data arrival time
---------------------------------------------------------------------------------------------
                                             17.217623   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.931364    0.041695    2.972900 ^ i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              2.972900   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.805934   20.190756   library setup time
                                             20.190756   data required time
---------------------------------------------------------------------------------------------
                                             20.190756   data required time
                                             -2.972900   data arrival time
---------------------------------------------------------------------------------------------
                                             17.217855   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925756    0.031702    2.965979 ^ i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              2.965979   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.804675   20.184671   library setup time
                                             20.184671   data required time
---------------------------------------------------------------------------------------------
                                             20.184671   data required time
                                             -2.965979   data arrival time
---------------------------------------------------------------------------------------------
                                             17.218691   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.931230    0.040681    2.971885 ^ i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              2.971885   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.805906   20.190786   library setup time
                                             20.190786   data required time
---------------------------------------------------------------------------------------------
                                             20.190786   data required time
                                             -2.971885   data arrival time
---------------------------------------------------------------------------------------------
                                             17.218901   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.931089    0.039582    2.970787 ^ i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              2.970787   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.805875   20.190815   library setup time
                                             20.190815   data required time
---------------------------------------------------------------------------------------------
                                             20.190815   data required time
                                             -2.970787   data arrival time
---------------------------------------------------------------------------------------------
                                             17.220028   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164265    0.000071    2.078855 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.928698    0.852349    2.931205 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.930948    0.038444    2.969649 ^ i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              2.969649   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.805845   20.190847   library setup time
                                             20.190847   data required time
---------------------------------------------------------------------------------------------
                                             20.190847   data required time
                                             -2.969649   data arrival time
---------------------------------------------------------------------------------------------
                                             17.221197   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925481    0.028795    2.963073 ^ i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              2.963073   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.804616   20.184729   library setup time
                                             20.184729   data required time
---------------------------------------------------------------------------------------------
                                             20.184729   data required time
                                             -2.963073   data arrival time
---------------------------------------------------------------------------------------------
                                             17.221655   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.926143    0.035358    2.969635 ^ i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              2.969635   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.804815   20.191877   library setup time
                                             20.191877   data required time
---------------------------------------------------------------------------------------------
                                             20.191877   data required time
                                             -2.969635   data arrival time
---------------------------------------------------------------------------------------------
                                             17.222242   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.926124    0.035189    2.969467 ^ i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              2.969467   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.804811   20.191881   library setup time
                                             20.191881   data required time
---------------------------------------------------------------------------------------------
                                             20.191881   data required time
                                             -2.969467   data arrival time
---------------------------------------------------------------------------------------------
                                             17.222414   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.926086    0.034849    2.969126 ^ i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              2.969126   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.804803   20.191887   library setup time
                                             20.191887   data required time
---------------------------------------------------------------------------------------------
                                             20.191887   data required time
                                             -2.969126   data arrival time
---------------------------------------------------------------------------------------------
                                             17.222761   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.926030    0.034335    2.968613 ^ i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              2.968613   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.804791   20.191900   library setup time
                                             20.191900   data required time
---------------------------------------------------------------------------------------------
                                             20.191900   data required time
                                             -2.968613   data arrival time
---------------------------------------------------------------------------------------------
                                             17.223288   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925962    0.033699    2.967976 ^ i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              2.967976   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.804776   20.191914   library setup time
                                             20.191914   data required time
---------------------------------------------------------------------------------------------
                                             20.191914   data required time
                                             -2.967976   data arrival time
---------------------------------------------------------------------------------------------
                                             17.223938   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925865    0.032777    2.967055 ^ i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              2.967055   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.804755   20.191936   library setup time
                                             20.191936   data required time
---------------------------------------------------------------------------------------------
                                             20.191936   data required time
                                             -2.967055   data arrival time
---------------------------------------------------------------------------------------------
                                             17.224882   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925766    0.031801    2.966079 ^ i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              2.966079   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.804734   20.191957   library setup time
                                             20.191957   data required time
---------------------------------------------------------------------------------------------
                                             20.191957   data required time
                                             -2.966079   data arrival time
---------------------------------------------------------------------------------------------
                                             17.225878   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000036    0.000018    1.000018 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164265    0.000071    2.078855 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.924230    0.855422    2.934278 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.925655    0.030664    2.964942 ^ i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              2.964942   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.804710   20.191980   library setup time
                                             20.191980   data required time
---------------------------------------------------------------------------------------------
                                             20.191980   data required time
                                             -2.964942   data arrival time
---------------------------------------------------------------------------------------------
                                             17.227037   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002401    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000012    1.000012 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.163301    1.077908    2.077921 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163301    0.000071    2.077991 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.801347    0.750481    2.828472 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.829922    0.119271    2.947743 ^ i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              2.947743   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.790032   20.191412   library setup time
                                             20.191412   data required time
---------------------------------------------------------------------------------------------
                                             20.191412   data required time
                                             -2.947743   data arrival time
---------------------------------------------------------------------------------------------
                                             17.243668   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002401    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000012    1.000012 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.163301    1.077908    2.077921 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163301    0.000071    2.077991 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.801347    0.750481    2.828472 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.826538    0.112237    2.940709 ^ i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              2.940709   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.789261   20.196264   library setup time
                                             20.196264   data required time
---------------------------------------------------------------------------------------------
                                             20.196264   data required time
                                             -2.940709   data arrival time
---------------------------------------------------------------------------------------------
                                             17.255556   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.168522    1.082508    2.082523 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.168522    0.000085    2.082608 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.771706    0.670279    2.752887 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.841987    0.178549    2.931436 ^ i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              2.931436   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.792875   20.188568   library setup time
                                             20.188568   data required time
---------------------------------------------------------------------------------------------
                                             20.188568   data required time
                                             -2.931436   data arrival time
---------------------------------------------------------------------------------------------
                                             17.257132   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.168522    1.082508    2.082523 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.168522    0.000085    2.082608 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.771706    0.670279    2.752887 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.844089    0.181196    2.934083 ^ i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              2.934083   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.793396   20.192129   library setup time
                                             20.192129   data required time
---------------------------------------------------------------------------------------------
                                             20.192129   data required time
                                             -2.934083   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258045   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000039    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.169625    1.083481    2.083500 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.169625    0.000087    2.083588 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.776699    0.740030    2.823618 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.804183    0.115201    2.938819 ^ i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              2.938819   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.783967   20.197475   library setup time
                                             20.197475   data required time
---------------------------------------------------------------------------------------------
                                             20.197475   data required time
                                             -2.938819   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258657   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000010    1.000010 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.167059    1.076573    2.076583 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.167059    0.000029    2.076612 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.782795    0.746594    2.823207 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.807731    0.110203    2.933409 ^ i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              2.933409   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.784803   20.196640   library setup time
                                             20.196640   data required time
---------------------------------------------------------------------------------------------
                                             20.196640   data required time
                                             -2.933409   data arrival time
---------------------------------------------------------------------------------------------
                                             17.263229   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002401    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000012    1.000012 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.163301    1.077908    2.077921 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163301    0.000071    2.077991 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.801347    0.750481    2.828472 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.831982    0.123362    2.951834 ^ i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              2.951834   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.791758   20.215675   library setup time
                                             20.215675   data required time
---------------------------------------------------------------------------------------------
                                             20.215675   data required time
                                             -2.951834   data arrival time
---------------------------------------------------------------------------------------------
                                             17.263840   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000010    1.000010 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.167059    1.076573    2.076583 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.167059    0.000029    2.076612 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.782795    0.746594    2.823207 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.808623    0.112096    2.935303 ^ i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              2.935303   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.785040   20.200485   library setup time
                                             20.200485   data required time
---------------------------------------------------------------------------------------------
                                             20.200485   data required time
                                             -2.935303   data arrival time
---------------------------------------------------------------------------------------------
                                             17.265182   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002401    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000012    1.000012 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.163301    1.077908    2.077921 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163301    0.000071    2.077991 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.801347    0.750481    2.828472 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.832853    0.125055    2.953527 ^ i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              2.953527   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.792022   20.221613   library setup time
                                             20.221613   data required time
---------------------------------------------------------------------------------------------
                                             20.221613   data required time
                                             -2.953527   data arrival time
---------------------------------------------------------------------------------------------
                                             17.268085   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000039    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.169625    1.083481    2.083500 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.169625    0.000087    2.083588 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.776699    0.740030    2.823618 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.800937    0.108409    2.932027 ^ i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              2.932027   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.783229   20.202297   library setup time
                                             20.202297   data required time
---------------------------------------------------------------------------------------------
                                             20.202297   data required time
                                             -2.932027   data arrival time
---------------------------------------------------------------------------------------------
                                             17.270271   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002424    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000027    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.167099    1.081253    2.081266 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167099    0.000085    2.081351 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.770398    0.736816    2.818167 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.794587    0.107822    2.925990 ^ i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              2.925990   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.781706   20.199738   library setup time
                                             20.199738   data required time
---------------------------------------------------------------------------------------------
                                             20.199738   data required time
                                             -2.925990   data arrival time
---------------------------------------------------------------------------------------------
                                             17.273746   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002424    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000027    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.167099    1.081253    2.081266 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167099    0.000085    2.081351 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.770398    0.736816    2.818167 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.795662    0.110113    2.928281 ^ i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              2.928281   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.781986   20.203539   library setup time
                                             20.203539   data required time
---------------------------------------------------------------------------------------------
                                             20.203539   data required time
                                             -2.928281   data arrival time
---------------------------------------------------------------------------------------------
                                             17.275259   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.168522    1.082508    2.082523 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.168522    0.000085    2.082608 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.771706    0.670279    2.752887 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.845047    0.182395    2.935282 ^ i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              2.935282   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.794836   20.212597   library setup time
                                             20.212597   data required time
---------------------------------------------------------------------------------------------
                                             20.212597   data required time
                                             -2.935282   data arrival time
---------------------------------------------------------------------------------------------
                                             17.277315   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000039    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.169625    1.083481    2.083500 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.169625    0.000087    2.083588 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.776699    0.740030    2.823618 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.806117    0.119070    2.942688 ^ i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              2.942688   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.785664   20.221767   library setup time
                                             20.221767   data required time
---------------------------------------------------------------------------------------------
                                             20.221767   data required time
                                             -2.942688   data arrival time
---------------------------------------------------------------------------------------------
                                             17.279079   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001924    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.165458    1.079804    2.079811 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.165458    0.000078    2.079889 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.768783    0.738482    2.818371 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.790510    0.102252    2.920624 ^ i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              2.920624   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.780745   20.200697   library setup time
                                             20.200697   data required time
---------------------------------------------------------------------------------------------
                                             20.200697   data required time
                                             -2.920624   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280073   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.168522    1.082508    2.082523 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.168522    0.000085    2.082608 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.771706    0.670279    2.752887 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.846387    0.184065    2.936952 ^ i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              2.936952   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.795211   20.218426   library setup time
                                             20.218426   data required time
---------------------------------------------------------------------------------------------
                                             20.218426   data required time
                                             -2.936952   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281473   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001924    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.165458    1.079804    2.079811 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.165458    0.000078    2.079889 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.768783    0.738482    2.818371 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.791305    0.104041    2.922413 ^ i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              2.922413   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.780959   20.204565   library setup time
                                             20.204565   data required time
---------------------------------------------------------------------------------------------
                                             20.204565   data required time
                                             -2.922413   data arrival time
---------------------------------------------------------------------------------------------
                                             17.282152   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000039    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.169625    1.083481    2.083500 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.169625    0.000087    2.083588 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.776699    0.740030    2.823618 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.806942    0.120685    2.944303 ^ i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              2.944303   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.785917   20.227718   library setup time
                                             20.227718   data required time
---------------------------------------------------------------------------------------------
                                             20.227718   data required time
                                             -2.944303   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283417   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002223    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000011    1.000011 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168810    1.082749    2.082760 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.168810    0.000096    2.082856 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.757163    0.630032    2.712888 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.820654    0.167360    2.880249 ^ i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              2.880249   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.787721   20.167879   library setup time
                                             20.167879   data required time
---------------------------------------------------------------------------------------------
                                             20.167879   data required time
                                             -2.880249   data arrival time
---------------------------------------------------------------------------------------------
                                             17.287630   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000031    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164175    0.000071    2.078771 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.743419    0.646126    2.724896 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.817963    0.180119    2.905015 ^ i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              2.905015   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.787214   20.194229   library setup time
                                             20.194229   data required time
---------------------------------------------------------------------------------------------
                                             20.194229   data required time
                                             -2.905015   data arrival time
---------------------------------------------------------------------------------------------
                                             17.289213   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000012    1.000012 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077837    2.077850 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163220    0.000071    2.077921 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.760757    0.729556    2.807476 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.783934    0.104893    2.912370 ^ i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              2.912370   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.779196   20.202248   library setup time
                                             20.202248   data required time
---------------------------------------------------------------------------------------------
                                             20.202248   data required time
                                             -2.912370   data arrival time
---------------------------------------------------------------------------------------------
                                             17.289879   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002157    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000010    1.000010 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.166609    1.076172    2.076182 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.166609    0.000029    2.076211 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.751693    0.715690    2.791901 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.783096    0.120571    2.912472 ^ i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              2.912472   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.778999   20.202444   library setup time
                                             20.202444   data required time
---------------------------------------------------------------------------------------------
                                             20.202444   data required time
                                             -2.912472   data arrival time
---------------------------------------------------------------------------------------------
                                             17.289972   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001927    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.165371    1.079727    2.079734 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165371    0.000078    2.079812 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.750588    0.720920    2.800733 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.777794    0.112564    2.913297 ^ i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              2.913297   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.777749   20.203693   library setup time
                                             20.203693   data required time
---------------------------------------------------------------------------------------------
                                             20.203693   data required time
                                             -2.913297   data arrival time
---------------------------------------------------------------------------------------------
                                             17.290398   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000031    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164175    0.000071    2.078771 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.743419    0.646126    2.724896 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.819371    0.181839    2.906735 ^ i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              2.906735   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.787572   20.197952   library setup time
                                             20.197952   data required time
---------------------------------------------------------------------------------------------
                                             20.197952   data required time
                                             -2.906735   data arrival time
---------------------------------------------------------------------------------------------
                                             17.291218   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000012    1.000012 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077837    2.077850 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163220    0.000071    2.077921 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.760757    0.729556    2.807476 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.785037    0.107277    2.914754 ^ i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              2.914754   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.779482   20.206043   library setup time
                                             20.206043   data required time
---------------------------------------------------------------------------------------------
                                             20.206043   data required time
                                             -2.914754   data arrival time
---------------------------------------------------------------------------------------------
                                             17.291290   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002223    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000011    1.000011 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168810    1.082749    2.082760 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.168810    0.000096    2.082856 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.757163    0.630032    2.712888 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.856761    0.210898    2.923786 ^ i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              2.923786   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.797655   20.215981   library setup time
                                             20.215981   data required time
---------------------------------------------------------------------------------------------
                                             20.215981   data required time
                                             -2.923786   data arrival time
---------------------------------------------------------------------------------------------
                                             17.292194   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000010    1.000010 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.167059    1.076573    2.076583 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.167059    0.000029    2.076612 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.782795    0.746594    2.823207 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.805899    0.106216    2.929422 ^ i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              2.929422   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.785613   20.221819   library setup time
                                             20.221819   data required time
---------------------------------------------------------------------------------------------
                                             20.221819   data required time
                                             -2.929422   data arrival time
---------------------------------------------------------------------------------------------
                                             17.292397   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002424    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000027    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.167099    1.081253    2.081266 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167099    0.000085    2.081351 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.770398    0.736816    2.818167 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.796749    0.112384    2.930552 ^ i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              2.930552   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.783457   20.223976   library setup time
                                             20.223976   data required time
---------------------------------------------------------------------------------------------
                                             20.223976   data required time
                                             -2.930552   data arrival time
---------------------------------------------------------------------------------------------
                                             17.293425   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000010    1.000010 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.167059    1.076573    2.076583 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.167059    0.000029    2.076612 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.782795    0.746594    2.823207 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.806773    0.108136    2.931343 ^ i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              2.931343   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.785878   20.227758   library setup time
                                             20.227758   data required time
---------------------------------------------------------------------------------------------
                                             20.227758   data required time
                                             -2.931343   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296415   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002223    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000011    1.000011 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168810    1.082749    2.082760 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.168810    0.000096    2.082856 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.757163    0.630032    2.712888 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.849078    0.202085    2.914973 ^ i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              2.914973   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.795786   20.211647   library setup time
                                             20.211647   data required time
---------------------------------------------------------------------------------------------
                                             20.211647   data required time
                                             -2.914973   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296673   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002424    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000027    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.167099    1.081253    2.081266 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167099    0.000085    2.081351 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.770398    0.736816    2.818167 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.797545    0.114021    2.932189 ^ i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              2.932189   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.783704   20.229933   library setup time
                                             20.229933   data required time
---------------------------------------------------------------------------------------------
                                             20.229933   data required time
                                             -2.932189   data arrival time
---------------------------------------------------------------------------------------------
                                             17.297745   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002223    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000011    1.000011 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168810    1.082749    2.082760 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.168810    0.000096    2.082856 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.757163    0.630032    2.712888 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.830178    0.179423    2.892311 ^ i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              2.892311   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.790092   20.191351   library setup time
                                             20.191351   data required time
---------------------------------------------------------------------------------------------
                                             20.191351   data required time
                                             -2.892311   data arrival time
---------------------------------------------------------------------------------------------
                                             17.299042   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002430    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000012    1.000012 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163504    1.078089    2.078101 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163504    0.000071    2.078172 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.746387    0.716606    2.794778 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.772408    0.109921    2.904699 ^ i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              2.904699   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.776480   20.204962   library setup time
                                             20.204962   data required time
---------------------------------------------------------------------------------------------
                                             20.204962   data required time
                                             -2.904699   data arrival time
---------------------------------------------------------------------------------------------
                                             17.300262   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001924    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.165458    1.079804    2.079811 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.165458    0.000078    2.079889 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.768783    0.738482    2.818371 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.792340    0.106328    2.924699 ^ i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              2.924699   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.782419   20.225016   library setup time
                                             20.225016   data required time
---------------------------------------------------------------------------------------------
                                             20.225016   data required time
                                             -2.924699   data arrival time
---------------------------------------------------------------------------------------------
                                             17.300316   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001927    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.165371    1.079727    2.079734 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165371    0.000078    2.079812 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.750588    0.720920    2.800733 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.774716    0.106210    2.906943 ^ i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              2.906943   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.777050   20.208475   library setup time
                                             20.208475   data required time
---------------------------------------------------------------------------------------------
                                             20.208475   data required time
                                             -2.906943   data arrival time
---------------------------------------------------------------------------------------------
                                             17.301533   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002223    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000011    1.000011 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168810    1.082749    2.082760 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.168810    0.000096    2.082856 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.757163    0.630032    2.712888 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.813702    0.158221    2.871109 ^ i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              2.871109   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.786097   20.173174   library setup time
                                             20.173174   data required time
---------------------------------------------------------------------------------------------
                                             20.173174   data required time
                                             -2.871109   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302065   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002157    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000010    1.000010 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.166609    1.076172    2.076182 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.166609    0.000029    2.076211 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.751693    0.715690    2.791901 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.778976    0.112665    2.904565 ^ i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              2.904565   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.778054   20.207472   library setup time
                                             20.207472   data required time
---------------------------------------------------------------------------------------------
                                             20.207472   data required time
                                             -2.904565   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302906   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001924    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.165458    1.079804    2.079811 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.165458    0.000078    2.079889 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.768783    0.738482    2.818371 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.793090    0.107956    2.926327 ^ i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              2.926327   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.782654   20.230982   library setup time
                                             20.230982   data required time
---------------------------------------------------------------------------------------------
                                             20.230982   data required time
                                             -2.926327   data arrival time
---------------------------------------------------------------------------------------------
                                             17.304655   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.168605    1.082579    2.082593 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.168605    0.000086    2.082679 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.753812    0.756097    2.838777 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.762096    0.063543    2.902320 ^ i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              2.902320   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.774051   20.207392   library setup time
                                             20.207392   data required time
---------------------------------------------------------------------------------------------
                                             20.207392   data required time
                                             -2.902320   data arrival time
---------------------------------------------------------------------------------------------
                                             17.305071   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.168605    1.082579    2.082593 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.168605    0.000086    2.082679 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.753812    0.756097    2.838777 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.762489    0.064980    2.903757 ^ i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              2.903757   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.774169   20.211355   library setup time
                                             20.211355   data required time
---------------------------------------------------------------------------------------------
                                             20.211355   data required time
                                             -2.903757   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307598   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002409    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000012    1.000012 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.163261    1.077873    2.077885 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163261    0.000071    2.077956 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.740560    0.711889    2.789845 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.766271    0.108675    2.898520 ^ i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              2.898520   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.775034   20.206408   library setup time
                                             20.206408   data required time
---------------------------------------------------------------------------------------------
                                             20.206408   data required time
                                             -2.898520   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307888   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000031    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164175    0.000071    2.078771 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.743419    0.646126    2.724896 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.821162    0.184012    2.908909 ^ i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              2.908909   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.789209   20.218224   library setup time
                                             20.218224   data required time
---------------------------------------------------------------------------------------------
                                             20.218224   data required time
                                             -2.908909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309315   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002401    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000012    1.000012 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.163301    1.077908    2.077921 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163301    0.000071    2.077991 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.801347    0.750481    2.828472 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.803330    0.034102    2.862574 ^ i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              2.862574   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.783639   20.171961   library setup time
                                             20.171961   data required time
---------------------------------------------------------------------------------------------
                                             20.171961   data required time
                                             -2.862574   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309387   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002409    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000012    1.000012 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.163261    1.077873    2.077885 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163261    0.000071    2.077956 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.740560    0.711889    2.789845 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.767407    0.110972    2.900816 ^ i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              2.900816   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.775328   20.210197   library setup time
                                             20.210197   data required time
---------------------------------------------------------------------------------------------
                                             20.210197   data required time
                                             -2.900816   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309381   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000012    1.000012 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077837    2.077850 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163220    0.000071    2.077921 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.760757    0.729556    2.807476 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.786129    0.109587    2.917063 ^ i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              2.917063   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.780955   20.226477   library setup time
                                             20.226477   data required time
---------------------------------------------------------------------------------------------
                                             20.226477   data required time
                                             -2.917063   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309414   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002157    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000010    1.000010 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.166609    1.076172    2.076182 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.166609    0.000029    2.076211 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.751693    0.715690    2.791901 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.785608    0.125159    2.917059 ^ i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              2.917059   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.780832   20.226599   library setup time
                                             20.226599   data required time
---------------------------------------------------------------------------------------------
                                             20.226599   data required time
                                             -2.917059   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309542   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002223    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000011    1.000011 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168810    1.082749    2.082760 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.168810    0.000096    2.082856 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.757163    0.630032    2.712888 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.825435    0.173476    2.886364 ^ i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              2.886364   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.789001   20.196524   library setup time
                                             20.196524   data required time
---------------------------------------------------------------------------------------------
                                             20.196524   data required time
                                             -2.886364   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310160   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002245    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000011    1.000011 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.170597    1.084318    2.084329 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.170597    0.000099    2.084428 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.760428    0.754066    2.838494 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.762469    0.032740    2.871234 ^ i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              2.871234   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.774011   20.181589   library setup time
                                             20.181589   data required time
---------------------------------------------------------------------------------------------
                                             20.181589   data required time
                                             -2.871234   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310354   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001927    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.165371    1.079727    2.079734 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165371    0.000078    2.079812 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.750588    0.720920    2.800733 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.779743    0.116417    2.917150 ^ i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              2.917150   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.779451   20.227982   library setup time
                                             20.227982   data required time
---------------------------------------------------------------------------------------------
                                             20.227982   data required time
                                             -2.917150   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310833   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077954    2.077972 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163344    0.000071    2.078043 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.737133    0.723990    2.802034 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.756657    0.094987    2.897021 ^ i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              2.897021   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.772769   20.208673   library setup time
                                             20.208673   data required time
---------------------------------------------------------------------------------------------
                                             20.208673   data required time
                                             -2.897021   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311653   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002430    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000012    1.000012 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163504    1.078089    2.078101 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163504    0.000071    2.078172 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.746387    0.716606    2.794778 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.769213    0.103186    2.897964 ^ i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              2.897964   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.775754   20.209770   library setup time
                                             20.209770   data required time
---------------------------------------------------------------------------------------------
                                             20.209770   data required time
                                             -2.897964   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311806   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000031    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164175    0.000071    2.078771 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.743419    0.646126    2.724896 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.822476    0.185599    2.910496 ^ i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              2.910496   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.789577   20.224060   library setup time
                                             20.224060   data required time
---------------------------------------------------------------------------------------------
                                             20.224060   data required time
                                             -2.910496   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313564   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002157    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000010    1.000010 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.166609    1.076172    2.076182 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.166609    0.000029    2.076211 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.751693    0.715690    2.791901 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.786654    0.127024    2.918924 ^ i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              2.918924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.781137   20.232498   library setup time
                                             20.232498   data required time
---------------------------------------------------------------------------------------------
                                             20.232498   data required time
                                             -2.918924   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313576   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000012    1.000012 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077837    2.077850 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163220    0.000071    2.077921 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.760757    0.729556    2.807476 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.786928    0.111248    2.918724 ^ i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              2.918724   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.781202   20.232433   library setup time
                                             20.232433   data required time
---------------------------------------------------------------------------------------------
                                             20.232433   data required time
                                             -2.918724   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313707   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077954    2.077972 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163344    0.000071    2.078043 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.737133    0.723990    2.802034 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.757388    0.096698    2.898732 ^ i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              2.898732   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.772968   20.212557   library setup time
                                             20.212557   data required time
---------------------------------------------------------------------------------------------
                                             20.212557   data required time
                                             -2.898732   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313826   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001927    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.165371    1.079727    2.079734 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165371    0.000078    2.079812 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.750588    0.720920    2.800733 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.780579    0.118033    2.918766 ^ i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              2.918766   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.779706   20.233929   library setup time
                                             20.233929   data required time
---------------------------------------------------------------------------------------------
                                             20.233929   data required time
                                             -2.918766   data arrival time
---------------------------------------------------------------------------------------------
                                             17.315163   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077838    2.077850 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163220    0.000071    2.077921 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.728949    0.705402    2.783323 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.755751    0.110042    2.893365 ^ i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              2.893365   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.772555   20.208887   library setup time
                                             20.208887   data required time
---------------------------------------------------------------------------------------------
                                             20.208887   data required time
                                             -2.893365   data arrival time
---------------------------------------------------------------------------------------------
                                             17.315521   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002223    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000011    1.000011 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168810    1.082749    2.082760 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.168810    0.000096    2.082856 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.757163    0.630032    2.712888 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.823652    0.171211    2.884099 ^ i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              2.884099   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.789647   20.199699   library setup time
                                             20.199699   data required time
---------------------------------------------------------------------------------------------
                                             20.199699   data required time
                                             -2.884099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.315599   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002401    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000012    1.000012 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.163301    1.077908    2.077921 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163301    0.000071    2.077991 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.801347    0.750481    2.828472 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.802903    0.030370    2.858842 ^ i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              2.858842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.783552   20.175718   library setup time
                                             20.175718   data required time
---------------------------------------------------------------------------------------------
                                             20.175718   data required time
                                             -2.858842   data arrival time
---------------------------------------------------------------------------------------------
                                             17.316875   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000031    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164175    0.000071    2.078771 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.763327    0.753671    2.832442 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.765158    0.031124    2.863566 ^ i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              2.863566   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.774645   20.180954   library setup time
                                             20.180954   data required time
---------------------------------------------------------------------------------------------
                                             20.180954   data required time
                                             -2.863566   data arrival time
---------------------------------------------------------------------------------------------
                                             17.317387   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002430    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000012    1.000012 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163504    1.078089    2.078101 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163504    0.000071    2.078172 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.746387    0.716606    2.794778 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.774327    0.113782    2.908560 ^ i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              2.908560   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.778175   20.229259   library setup time
                                             20.229259   data required time
---------------------------------------------------------------------------------------------
                                             20.229259   data required time
                                             -2.908560   data arrival time
---------------------------------------------------------------------------------------------
                                             17.320698   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002223    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000011    1.000011 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168810    1.082749    2.082760 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.168810    0.000096    2.082856 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.757163    0.630032    2.712888 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.824905    0.172805    2.885693 ^ i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              2.885693   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.789999   20.206692   library setup time
                                             20.206692   data required time
---------------------------------------------------------------------------------------------
                                             20.206692   data required time
                                             -2.885693   data arrival time
---------------------------------------------------------------------------------------------
                                             17.320999   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002710    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000017    1.000017 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077952    2.077969 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163344    0.000071    2.078040 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.757190    0.758092    2.836132 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.758381    0.025004    2.861136 ^ i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              2.861136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.773048   20.182550   library setup time
                                             20.182550   data required time
---------------------------------------------------------------------------------------------
                                             20.182550   data required time
                                             -2.861136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.321417   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002245    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000011    1.000011 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.170597    1.084318    2.084329 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.170597    0.000099    2.084428 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.760428    0.754066    2.838494 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.764719    0.046727    2.885221 ^ i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              2.885221   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.774668   20.206774   library setup time
                                             20.206774   data required time
---------------------------------------------------------------------------------------------
                                             20.206774   data required time
                                             -2.885221   data arrival time
---------------------------------------------------------------------------------------------
                                             17.321552   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002245    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000011    1.000011 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.170597    1.084318    2.084329 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.170597    0.000099    2.084428 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.760428    0.754066    2.838494 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.761594    0.024979    2.863473 ^ i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              2.863473   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.773819   20.185452   library setup time
                                             20.185452   data required time
---------------------------------------------------------------------------------------------
                                             20.185452   data required time
                                             -2.863473   data arrival time
---------------------------------------------------------------------------------------------
                                             17.321980   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000031    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078683    2.078699 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164175    0.000071    2.078771 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.728161    0.626527    2.705298 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.780232    0.149472    2.854770 ^ i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              2.854770   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.778196   20.177402   library setup time
                                             20.177402   data required time
---------------------------------------------------------------------------------------------
                                             20.177402   data required time
                                             -2.854770   data arrival time
---------------------------------------------------------------------------------------------
                                             17.322632   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002710    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000017    1.000017 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077952    2.077969 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163344    0.000071    2.078040 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.757190    0.758092    2.836132 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.758610    0.027233    2.863365 ^ i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              2.863365   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.773116   20.186155   library setup time
                                             20.186155   data required time
---------------------------------------------------------------------------------------------
                                             20.186155   data required time
                                             -2.863365   data arrival time
---------------------------------------------------------------------------------------------
                                             17.322790   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000039    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.169625    1.083481    2.083500 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.169625    0.000087    2.083588 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.776699    0.740030    2.823618 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.778386    0.030997    2.854615 ^ i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              2.854615   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.777761   20.177837   library setup time
                                             20.177837   data required time
---------------------------------------------------------------------------------------------
                                             20.177837   data required time
                                             -2.854615   data arrival time
---------------------------------------------------------------------------------------------
                                             17.323223   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002245    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000011    1.000011 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.170597    1.084318    2.084329 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.170597    0.000099    2.084428 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.760428    0.754066    2.838494 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.765056    0.048446    2.886940 ^ i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              2.886940   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.774774   20.210751   library setup time
                                             20.210751   data required time
---------------------------------------------------------------------------------------------
                                             20.210751   data required time
                                             -2.886940   data arrival time
---------------------------------------------------------------------------------------------
                                             17.323811   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.168522    1.082508    2.082523 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.168522    0.000085    2.082608 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.771706    0.670279    2.752887 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.792367    0.101468    2.854355 ^ i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              2.854355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.781070   20.178202   library setup time
                                             20.178202   data required time
---------------------------------------------------------------------------------------------
                                             20.178202   data required time
                                             -2.854355   data arrival time
---------------------------------------------------------------------------------------------
                                             17.323847   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.168522    1.082508    2.082523 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.168522    0.000085    2.082608 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.771706    0.670279    2.752887 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.790616    0.097570    2.850456 ^ i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              2.850456   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.780643   20.174955   library setup time
                                             20.174955   data required time
---------------------------------------------------------------------------------------------
                                             20.174955   data required time
                                             -2.850456   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324499   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002430    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000012    1.000012 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163504    1.078089    2.078101 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163504    0.000071    2.078172 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.746387    0.716606    2.794778 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.775151    0.115402    2.910180 ^ i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              2.910180   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.778427   20.235209   library setup time
                                             20.235209   data required time
---------------------------------------------------------------------------------------------
                                             20.235209   data required time
                                             -2.910180   data arrival time
---------------------------------------------------------------------------------------------
                                             17.325029   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002790    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000016    1.000016 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.168008    1.082053    2.082070 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168008    0.000088    2.082158 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.718905    0.710857    2.793015 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.738675    0.094177    2.887192 ^ i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              2.887192   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.768532   20.212912   library setup time
                                             20.212912   data required time
---------------------------------------------------------------------------------------------
                                             20.212912   data required time
                                             -2.887192   data arrival time
---------------------------------------------------------------------------------------------
                                             17.325718   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002567    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000030    0.000015    1.000015 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.166216    1.080476    2.080491 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166216    0.000084    2.080575 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.745991    0.748932    2.829507 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.747713    0.029718    2.859226 ^ i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              2.859226   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.770534   20.185064   library setup time
                                             20.185064   data required time
---------------------------------------------------------------------------------------------
                                             20.185064   data required time
                                             -2.859226   data arrival time
---------------------------------------------------------------------------------------------
                                             17.325838   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002566    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.163607    1.078180    2.078194 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163607    0.000071    2.078265 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.745709    0.753706    2.831971 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.751225    0.051837    2.883809 ^ i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              2.883809   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.771489   20.209953   library setup time
                                             20.209953   data required time
---------------------------------------------------------------------------------------------
                                             20.209953   data required time
                                             -2.883809   data arrival time
---------------------------------------------------------------------------------------------
                                             17.326145   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077838    2.077850 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163220    0.000071    2.077921 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.728949    0.705402    2.783323 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.752394    0.103145    2.886467 ^ i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              2.886467   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.771791   20.213734   library setup time
                                             20.213734   data required time
---------------------------------------------------------------------------------------------
                                             20.213734   data required time
                                             -2.886467   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327265   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002409    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000012    1.000012 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.163261    1.077873    2.077885 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163261    0.000071    2.077956 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.740560    0.711889    2.789845 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.768541    0.113221    2.903065 ^ i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              2.903065   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.776811   20.230621   library setup time
                                             20.230621   data required time
---------------------------------------------------------------------------------------------
                                             20.230621   data required time
                                             -2.903065   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327555   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002567    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000030    0.000015    1.000015 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.166216    1.080476    2.080491 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166216    0.000084    2.080575 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.745991    0.748932    2.829507 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.747918    0.031377    2.860884 ^ i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              2.860884   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.770597   20.188675   library setup time
                                             20.188675   data required time
---------------------------------------------------------------------------------------------
                                             20.188675   data required time
                                             -2.860884   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327789   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000031    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164175    0.000071    2.078771 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.763327    0.753671    2.832442 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.764436    0.024414    2.856856 ^ i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              2.856856   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.774488   20.184782   library setup time
                                             20.184782   data required time
---------------------------------------------------------------------------------------------
                                             20.184782   data required time
                                             -2.856856   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327927   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000031    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164175    0.000071    2.078771 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.763327    0.753671    2.832442 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.767421    0.045767    2.878209 ^ i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              2.878209   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.775305   20.206139   library setup time
                                             20.206139   data required time
---------------------------------------------------------------------------------------------
                                             20.206139   data required time
                                             -2.878209   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327929   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000039    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.169625    1.083481    2.083500 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.169625    0.000087    2.083588 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.776699    0.740030    2.823618 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.778189    0.029200    2.852818 ^ i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              2.852818   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.777729   20.181541   library setup time
                                             20.181541   data required time
---------------------------------------------------------------------------------------------
                                             20.181541   data required time
                                             -2.852818   data arrival time
---------------------------------------------------------------------------------------------
                                             17.328724   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002566    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.163607    1.078180    2.078194 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163607    0.000071    2.078265 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.745709    0.753706    2.831971 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.751537    0.053230    2.885201 ^ i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              2.885201   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.771589   20.213936   library setup time
                                             20.213936   data required time
---------------------------------------------------------------------------------------------
                                             20.213936   data required time
                                             -2.885201   data arrival time
---------------------------------------------------------------------------------------------
                                             17.328735   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002790    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000016    1.000016 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.168008    1.082053    2.082070 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168008    0.000088    2.082158 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.718905    0.710857    2.793015 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.739086    0.095119    2.888134 ^ i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              2.888134   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.768655   20.216871   library setup time
                                             20.216871   data required time
---------------------------------------------------------------------------------------------
                                             20.216871   data required time
                                             -2.888134   data arrival time
---------------------------------------------------------------------------------------------
                                             17.328735   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000031    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164175    0.000071    2.078771 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.763327    0.753671    2.832442 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.767774    0.047613    2.880055 ^ i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              2.880055   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.775415   20.210110   library setup time
                                             20.210110   data required time
---------------------------------------------------------------------------------------------
                                             20.210110   data required time
                                             -2.880055   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330055   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.168605    1.082579    2.082593 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.168605    0.000086    2.082679 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.753812    0.756097    2.838777 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.754161    0.013756    2.852533 ^ i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              2.852533   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.772053   20.183546   library setup time
                                             20.183546   data required time
---------------------------------------------------------------------------------------------
                                             20.183546   data required time
                                             -2.852533   data arrival time
---------------------------------------------------------------------------------------------
                                             17.331013   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.168605    1.082579    2.082593 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.168605    0.000086    2.082679 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.753812    0.756097    2.838777 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.754327    0.016650    2.855427 ^ i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              2.855427   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.772107   20.187164   library setup time
                                             20.187164   data required time
---------------------------------------------------------------------------------------------
                                             20.187164   data required time
                                             -2.855427   data arrival time
---------------------------------------------------------------------------------------------
                                             17.331738   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002409    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000012    1.000012 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.163261    1.077873    2.077885 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163261    0.000071    2.077956 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.740560    0.711889    2.789845 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.769382    0.114861    2.904706 ^ i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              2.904706   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.777068   20.236568   library setup time
                                             20.236568   data required time
---------------------------------------------------------------------------------------------
                                             20.236568   data required time
                                             -2.904706   data arrival time
---------------------------------------------------------------------------------------------
                                             17.331863   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000010    1.000010 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.167059    1.076573    2.076583 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.167059    0.000029    2.076612 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.782795    0.746594    2.823207 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.783573    0.021424    2.844631 ^ i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              2.844631   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.778983   20.176615   library setup time
                                             20.176615   data required time
---------------------------------------------------------------------------------------------
                                             20.176615   data required time
                                             -2.844631   data arrival time
---------------------------------------------------------------------------------------------
                                             17.331984   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002710    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000017    1.000017 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077952    2.077969 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163344    0.000071    2.078040 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.757190    0.758092    2.836132 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.760062    0.038236    2.874368 ^ i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              2.874368   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.773571   20.207872   library setup time
                                             20.207872   data required time
---------------------------------------------------------------------------------------------
                                             20.207872   data required time
                                             -2.874368   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333502   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000010    1.000010 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.167059    1.076573    2.076583 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.167059    0.000029    2.076612 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.782795    0.746594    2.823207 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.783719    0.023297    2.846504 ^ i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              2.846504   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.779032   20.180239   library setup time
                                             20.180239   data required time
---------------------------------------------------------------------------------------------
                                             20.180239   data required time
                                             -2.846504   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333735   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002424    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000027    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.167099    1.081253    2.081266 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167099    0.000085    2.081351 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.770398    0.736816    2.818167 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.771703    0.027262    2.845429 ^ i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              2.845429   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.776187   20.179413   library setup time
                                             20.179413   data required time
---------------------------------------------------------------------------------------------
                                             20.179413   data required time
                                             -2.845429   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333984   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000031    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078683    2.078699 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164175    0.000071    2.078771 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.728161    0.626527    2.705298 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.774647    0.141717    2.847015 ^ i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              2.847015   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.776894   20.182375   library setup time
                                             20.182375   data required time
---------------------------------------------------------------------------------------------
                                             20.182375   data required time
                                             -2.847015   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335360   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000031    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078683    2.078699 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164175    0.000071    2.078771 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.728161    0.626527    2.705298 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.788496    0.160510    2.865808 ^ i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              2.865808   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.780271   20.201172   library setup time
                                             20.201172   data required time
---------------------------------------------------------------------------------------------
                                             20.201172   data required time
                                             -2.865808   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335363   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002710    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000017    1.000017 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077952    2.077969 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163344    0.000071    2.078040 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.757190    0.758092    2.836132 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.760385    0.040243    2.876375 ^ i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              2.876375   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.773673   20.211853   library setup time
                                             20.211853   data required time
---------------------------------------------------------------------------------------------
                                             20.211853   data required time
                                             -2.876375   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335478   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077838    2.077850 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163220    0.000071    2.077921 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.728949    0.705402    2.783323 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.757713    0.113892    2.897214 ^ i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              2.897214   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.774260   20.233171   library setup time
                                             20.233171   data required time
---------------------------------------------------------------------------------------------
                                             20.233171   data required time
                                             -2.897214   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335957   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002401    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000012    1.000012 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.163301    1.077908    2.077921 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163301    0.000071    2.077991 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.801347    0.750481    2.828472 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.804017    0.039266    2.867738 ^ i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              2.867738   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.785021   20.204327   library setup time
                                             20.204327   data required time
---------------------------------------------------------------------------------------------
                                             20.204327   data required time
                                             -2.867738   data arrival time
---------------------------------------------------------------------------------------------
                                             17.336588   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002245    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000011    1.000011 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.170597    1.084318    2.084329 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.170597    0.000099    2.084428 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.760428    0.754066    2.838494 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.763057    0.036971    2.875465 ^ i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              2.875465   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.775370   20.213976   library setup time
                                             20.213976   data required time
---------------------------------------------------------------------------------------------
                                             20.213976   data required time
                                             -2.875465   data arrival time
---------------------------------------------------------------------------------------------
                                             17.338511   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077838    2.077850 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163220    0.000071    2.077921 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.728949    0.705402    2.783323 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.758556    0.115507    2.898829 ^ i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              2.898829   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.774518   20.239117   library setup time
                                             20.239117   data required time
---------------------------------------------------------------------------------------------
                                             20.239117   data required time
                                             -2.898829   data arrival time
---------------------------------------------------------------------------------------------
                                             17.340288   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002567    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000030    0.000015    1.000015 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.166216    1.080476    2.080491 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166216    0.000084    2.080575 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.745991    0.748932    2.829507 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.749235    0.040302    2.869809 ^ i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              2.869809   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.771020   20.210423   library setup time
                                             20.210423   data required time
---------------------------------------------------------------------------------------------
                                             20.210423   data required time
                                             -2.869809   data arrival time
---------------------------------------------------------------------------------------------
                                             17.340612   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002424    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000027    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.167099    1.081253    2.081266 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167099    0.000085    2.081351 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.770398    0.736816    2.818167 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.771423    0.024258    2.842425 ^ i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              2.842425   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.776135   20.183136   library setup time
                                             20.183136   data required time
---------------------------------------------------------------------------------------------
                                             20.183136   data required time
                                             -2.842425   data arrival time
---------------------------------------------------------------------------------------------
                                             17.340712   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077954    2.077972 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163344    0.000071    2.078043 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.737133    0.723990    2.802034 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.754887    0.090717    2.892751 ^ i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              2.892751   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.773595   20.233839   library setup time
                                             20.233839   data required time
---------------------------------------------------------------------------------------------
                                             20.233839   data required time
                                             -2.892751   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341087   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001924    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.165458    1.079804    2.079811 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.165458    0.000078    2.079889 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.768783    0.738482    2.818371 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.769486    0.020138    2.838509 ^ i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              2.838509   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.775664   20.179935   library setup time
                                             20.179935   data required time
---------------------------------------------------------------------------------------------
                                             20.179935   data required time
                                             -2.838509   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341425   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002401    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000012    1.000012 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.163301    1.077908    2.077921 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163301    0.000071    2.077991 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.801347    0.750481    2.828472 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.804329    0.041364    2.869836 ^ i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              2.869836   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.785151   20.211540   library setup time
                                             20.211540   data required time
---------------------------------------------------------------------------------------------
                                             20.211540   data required time
                                             -2.869836   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341703   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002245    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000011    1.000011 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.170597    1.084318    2.084329 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.170597    0.000099    2.084428 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.760428    0.754066    2.838494 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.765564    0.050916    2.889410 ^ i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              2.889410   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.776110   20.231323   library setup time
                                             20.231323   data required time
---------------------------------------------------------------------------------------------
                                             20.231323   data required time
                                             -2.889410   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341913   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002566    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.163607    1.078180    2.078194 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163607    0.000071    2.078265 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.745709    0.753706    2.831971 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.745929    0.010862    2.842833 ^ i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              2.842833   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.770114   20.185486   library setup time
                                             20.185486   data required time
---------------------------------------------------------------------------------------------
                                             20.185486   data required time
                                             -2.842833   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342651   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002567    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000030    0.000015    1.000015 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.166216    1.080476    2.080491 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166216    0.000084    2.080575 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.745991    0.748932    2.829507 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.749562    0.042199    2.871706 ^ i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              2.871706   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.771124   20.214401   library setup time
                                             20.214401   data required time
---------------------------------------------------------------------------------------------
                                             20.214401   data required time
                                             -2.871706   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342695   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001924    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.165458    1.079804    2.079811 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.165458    0.000078    2.079889 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.768783    0.738482    2.818371 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.769662    0.022451    2.840822 ^ i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              2.840822   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.775720   20.183552   library setup time
                                             20.183552   data required time
---------------------------------------------------------------------------------------------
                                             20.183552   data required time
                                             -2.840822   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342730   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002566    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.163607    1.078180    2.078194 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163607    0.000071    2.078265 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.745709    0.753706    2.831971 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.746042    0.013306    2.845277 ^ i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              2.845277   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.770154   20.189117   library setup time
                                             20.189117   data required time
---------------------------------------------------------------------------------------------
                                             20.189117   data required time
                                             -2.845277   data arrival time
---------------------------------------------------------------------------------------------
                                             17.343842   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002245    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000011    1.000011 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.170597    1.084318    2.084329 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.170597    0.000099    2.084428 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.760428    0.754066    2.838494 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.763317    0.038682    2.877176 ^ i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              2.877176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.775488   20.221203   library setup time
                                             20.221203   data required time
---------------------------------------------------------------------------------------------
                                             20.221203   data required time
                                             -2.877176   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344027   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077954    2.077972 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163344    0.000071    2.078043 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.737133    0.723990    2.802034 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.755625    0.092519    2.894553 ^ i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              2.894553   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.773827   20.239809   library setup time
                                             20.239809   data required time
---------------------------------------------------------------------------------------------
                                             20.239809   data required time
                                             -2.894553   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345257   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000031    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164175    0.000071    2.078771 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.763327    0.753671    2.832442 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.765724    0.035427    2.867869 ^ i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              2.867869   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.775999   20.213346   library setup time
                                             20.213346   data required time
---------------------------------------------------------------------------------------------
                                             20.213346   data required time
                                             -2.867869   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345476   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002317    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.163418    1.078012    2.078024 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163418    0.000071    2.078094 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.722637    0.735503    2.813597 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.729243    0.055677    2.869274 ^ i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              2.869274   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.766310   20.215134   library setup time
                                             20.215134   data required time
---------------------------------------------------------------------------------------------
                                             20.215134   data required time
                                             -2.869274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345858   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002790    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000016    1.000016 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.168008    1.082053    2.082070 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168008    0.000088    2.082158 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.718905    0.710857    2.793015 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.740462    0.098211    2.891226 ^ i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              2.891226   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.770196   20.237236   library setup time
                                             20.237236   data required time
---------------------------------------------------------------------------------------------
                                             20.237236   data required time
                                             -2.891226   data arrival time
---------------------------------------------------------------------------------------------
                                             17.346012   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000036    0.000018    1.000018 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078686    2.078704 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164175    0.000071    2.078775 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.726900    0.706828    2.785604 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.733534    0.056734    2.842337 ^ i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              2.842337   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.767193   20.188406   library setup time
                                             20.188406   data required time
---------------------------------------------------------------------------------------------
                                             20.188406   data required time
                                             -2.842337   data arrival time
---------------------------------------------------------------------------------------------
                                             17.346067   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002245    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000011    1.000011 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.170597    1.084318    2.084329 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.170597    0.000099    2.084428 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.760428    0.754066    2.838494 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.765942    0.052672    2.891166 ^ i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              2.891166   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.776258   20.237379   library setup time
                                             20.237379   data required time
---------------------------------------------------------------------------------------------
                                             20.237379   data required time
                                             -2.891166   data arrival time
---------------------------------------------------------------------------------------------
                                             17.346212   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000031    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078683    2.078699 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164175    0.000071    2.078771 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.728161    0.626527    2.705298 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.784050    0.154630    2.859928 ^ i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              2.859928   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.779250   20.206276   library setup time
                                             20.206276   data required time
---------------------------------------------------------------------------------------------
                                             20.206276   data required time
                                             -2.859928   data arrival time
---------------------------------------------------------------------------------------------
                                             17.346350   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.168110    1.082145    2.082160 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.168110    0.000085    2.082245 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.718579    0.733588    2.815833 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.720199    0.028240    2.844073 ^ i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              2.844073   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.764051   20.191547   library setup time
                                             20.191547   data required time
---------------------------------------------------------------------------------------------
                                             20.191547   data required time
                                             -2.844073   data arrival time
---------------------------------------------------------------------------------------------
                                             17.347473   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001906    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.167477    1.076942    2.076950 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.167477    0.000032    2.076981 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.727142    0.735574    2.812555 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.728864    0.029355    2.841910 ^ i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              2.841910   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.766093   20.189507   library setup time
                                             20.189507   data required time
---------------------------------------------------------------------------------------------
                                             20.189507   data required time
                                             -2.841910   data arrival time
---------------------------------------------------------------------------------------------
                                             17.347595   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000031    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164175    0.000071    2.078771 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.763327    0.753671    2.832442 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.768362    0.050521    2.882963 ^ i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              2.882963   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.776769   20.230663   library setup time
                                             20.230663   data required time
---------------------------------------------------------------------------------------------
                                             20.230663   data required time
                                             -2.882963   data arrival time
---------------------------------------------------------------------------------------------
                                             17.347700   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000036    0.000018    1.000018 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078686    2.078704 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164175    0.000071    2.078775 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.726900    0.706828    2.785604 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.733991    0.058544    2.844148 ^ i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              2.844148   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.767315   20.191956   library setup time
                                             20.191956   data required time
---------------------------------------------------------------------------------------------
                                             20.191956   data required time
                                             -2.844148   data arrival time
---------------------------------------------------------------------------------------------
                                             17.347807   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002317    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.163418    1.078012    2.078024 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163418    0.000071    2.078094 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.722637    0.735503    2.813597 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.729708    0.057538    2.871136 ^ i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              2.871136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.766446   20.219080   library setup time
                                             20.219080   data required time
---------------------------------------------------------------------------------------------
                                             20.219080   data required time
                                             -2.871136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.347944   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.168110    1.082145    2.082160 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.168110    0.000085    2.082245 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.718579    0.733588    2.815833 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.720469    0.030425    2.846259 ^ i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              2.846259   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.764129   20.195143   library setup time
                                             20.195143   data required time
---------------------------------------------------------------------------------------------
                                             20.195143   data required time
                                             -2.846259   data arrival time
---------------------------------------------------------------------------------------------
                                             17.348885   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001906    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.167477    1.076942    2.076950 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.167477    0.000032    2.076981 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.727142    0.735574    2.812555 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.729140    0.031531    2.844086 ^ i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              2.844086   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.766172   20.193100   library setup time
                                             20.193100   data required time
---------------------------------------------------------------------------------------------
                                             20.193100   data required time
                                             -2.844086   data arrival time
---------------------------------------------------------------------------------------------
                                             17.349014   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000012    1.000012 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077837    2.077850 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163220    0.000071    2.077921 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.760757    0.729556    2.807476 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.761824    0.024579    2.832056 ^ i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              2.832056   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.773859   20.181740   library setup time
                                             20.181740   data required time
---------------------------------------------------------------------------------------------
                                             20.181740   data required time
                                             -2.832056   data arrival time
---------------------------------------------------------------------------------------------
                                             17.349686   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002790    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000016    1.000016 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.168008    1.082053    2.082070 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168008    0.000088    2.082158 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.718905    0.710857    2.793015 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.741232    0.099900    2.892915 ^ i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              2.892915   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.770436   20.243200   library setup time
                                             20.243200   data required time
---------------------------------------------------------------------------------------------
                                             20.243200   data required time
                                             -2.892915   data arrival time
---------------------------------------------------------------------------------------------
                                             17.350285   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.168522    1.082508    2.082523 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.168522    0.000085    2.082608 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.771706    0.670279    2.752887 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.793319    0.103517    2.856404 ^ i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              2.856404   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.782500   20.206844   library setup time
                                             20.206844   data required time
---------------------------------------------------------------------------------------------
                                             20.206844   data required time
                                             -2.856404   data arrival time
---------------------------------------------------------------------------------------------
                                             17.350441   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000031    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078683    2.078699 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164175    0.000071    2.078771 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.728161    0.626527    2.705298 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.783082    0.153332    2.858630 ^ i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              2.858630   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.780088   20.209257   library setup time
                                             20.209257   data required time
---------------------------------------------------------------------------------------------
                                             20.209257   data required time
                                             -2.858630   data arrival time
---------------------------------------------------------------------------------------------
                                             17.350626   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000039    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.169625    1.083481    2.083500 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.169625    0.000087    2.083588 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.776699    0.740030    2.823618 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.778999    0.035922    2.859540 ^ i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              2.859540   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.779126   20.210220   library setup time
                                             20.210220   data required time
---------------------------------------------------------------------------------------------
                                             20.210220   data required time
                                             -2.859540   data arrival time
---------------------------------------------------------------------------------------------
                                             17.350679   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000031    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164175    0.000071    2.078771 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.763327    0.753671    2.832442 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.765976    0.037168    2.869610 ^ i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              2.869610   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.776115   20.220575   library setup time
                                             20.220575   data required time
---------------------------------------------------------------------------------------------
                                             20.220575   data required time
                                             -2.869610   data arrival time
---------------------------------------------------------------------------------------------
                                             17.350967   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000031    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164175    0.000071    2.078771 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.743419    0.646126    2.724896 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.766358    0.104233    2.829129 ^ i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              2.829129   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.774927   20.180672   library setup time
                                             20.180672   data required time
---------------------------------------------------------------------------------------------
                                             20.180672   data required time
                                             -2.829129   data arrival time
---------------------------------------------------------------------------------------------
                                             17.351543   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000031    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164175    0.000071    2.078771 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.763327    0.753671    2.832442 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.768769    0.052434    2.884876 ^ i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              2.884876   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.776924   20.236712   library setup time
                                             20.236712   data required time
---------------------------------------------------------------------------------------------
                                             20.236712   data required time
                                             -2.884876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.351835   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.171283    1.084919    2.084930 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.171283    0.000099    2.085030 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.690298    0.695701    2.780731 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.708038    0.087538    2.868269 ^ i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              2.868269   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.761313   20.220131   library setup time
                                             20.220131   data required time
---------------------------------------------------------------------------------------------
                                             20.220131   data required time
                                             -2.868269   data arrival time
---------------------------------------------------------------------------------------------
                                             17.351860   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002240    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.168444    1.082429    2.082440 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.168444    0.000091    2.082531 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.720673    0.739435    2.821966 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.721187    0.016133    2.838099 ^ i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              2.838099   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.764284   20.191315   library setup time
                                             20.191315   data required time
---------------------------------------------------------------------------------------------
                                             20.191315   data required time
                                             -2.838099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.353214   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.171283    1.084919    2.084930 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.171283    0.000099    2.085030 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.690298    0.695701    2.780731 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.708601    0.088871    2.869601 ^ i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              2.869601   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.761472   20.224052   library setup time
                                             20.224052   data required time
---------------------------------------------------------------------------------------------
                                             20.224052   data required time
                                             -2.869601   data arrival time
---------------------------------------------------------------------------------------------
                                             17.354450   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002240    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.168444    1.082429    2.082440 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.168444    0.000091    2.082531 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.720673    0.739435    2.821966 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.721309    0.017911    2.839878 ^ i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              2.839878   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.764327   20.194942   library setup time
                                             20.194942   data required time
---------------------------------------------------------------------------------------------
                                             20.194942   data required time
                                             -2.839878   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355066   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001927    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.165371    1.079727    2.079734 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165371    0.000078    2.079812 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.750588    0.720920    2.800733 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.752019    0.028171    2.828904 ^ i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              2.828904   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.771549   20.184050   library setup time
                                             20.184050   data required time
---------------------------------------------------------------------------------------------
                                             20.184050   data required time
                                             -2.828904   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355146   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078202    2.078215 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163633    0.000071    2.078286 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.720867    0.736478    2.814764 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.721757    0.021110    2.835874 ^ i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              2.835874   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.764418   20.191181   library setup time
                                             20.191181   data required time
---------------------------------------------------------------------------------------------
                                             20.191181   data required time
                                             -2.835874   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355307   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000012    1.000012 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077837    2.077850 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163220    0.000071    2.077921 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.760757    0.729556    2.807476 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.761647    0.022508    2.829985 ^ i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              2.829985   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.773831   20.185440   library setup time
                                             20.185440   data required time
---------------------------------------------------------------------------------------------
                                             20.185440   data required time
                                             -2.829985   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355455   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.168522    1.082508    2.082523 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.168522    0.000085    2.082608 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.771706    0.670279    2.752887 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.794200    0.105370    2.858257 ^ i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              2.858257   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.782764   20.213926   library setup time
                                             20.213926   data required time
---------------------------------------------------------------------------------------------
                                             20.213926   data required time
                                             -2.858257   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355669   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000031    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078683    2.078699 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164175    0.000071    2.078771 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.728161    0.626527    2.705298 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.791362    0.164232    2.869529 ^ i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              2.869529   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.782188   20.225245   library setup time
                                             20.225245   data required time
---------------------------------------------------------------------------------------------
                                             20.225245   data required time
                                             -2.869529   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355713   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000039    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.169625    1.083481    2.083500 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.169625    0.000087    2.083588 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.776699    0.740030    2.823618 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.779276    0.037910    2.861528 ^ i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              2.861528   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.779248   20.217443   library setup time
                                             20.217443   data required time
---------------------------------------------------------------------------------------------
                                             20.217443   data required time
                                             -2.861528   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355915   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000031    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078683    2.078699 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164175    0.000071    2.078771 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.728161    0.626527    2.705298 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.784262    0.154913    2.860211 ^ i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              2.860211   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.780423   20.216269   library setup time
                                             20.216269   data required time
---------------------------------------------------------------------------------------------
                                             20.216269   data required time
                                             -2.860211   data arrival time
---------------------------------------------------------------------------------------------
                                             17.356056   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002430    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000012    1.000012 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163504    1.078089    2.078101 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163504    0.000071    2.078172 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.746387    0.716606    2.794778 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.748423    0.033201    2.827979 ^ i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              2.827979   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.770701   20.184898   library setup time
                                             20.184898   data required time
---------------------------------------------------------------------------------------------
                                             20.184898   data required time
                                             -2.827979   data arrival time
---------------------------------------------------------------------------------------------
                                             17.356918   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078202    2.078215 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163633    0.000071    2.078286 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.720867    0.736478    2.814764 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.721936    0.023081    2.837844 ^ i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              2.837844   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.764475   20.194796   library setup time
                                             20.194796   data required time
---------------------------------------------------------------------------------------------
                                             20.194796   data required time
                                             -2.837844   data arrival time
---------------------------------------------------------------------------------------------
                                             17.356953   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001927    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.165371    1.079727    2.079734 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165371    0.000078    2.079812 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.750588    0.720920    2.800733 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.752181    0.029664    2.830397 ^ i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              2.830397   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.771601   20.187670   library setup time
                                             20.187670   data required time
---------------------------------------------------------------------------------------------
                                             20.187670   data required time
                                             -2.830397   data arrival time
---------------------------------------------------------------------------------------------
                                             17.357271   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000036    0.000018    1.000018 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078686    2.078704 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164175    0.000071    2.078775 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.726900    0.706828    2.785604 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.737029    0.069263    2.854867 ^ i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              2.854867   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.768144   20.213299   library setup time
                                             20.213299   data required time
---------------------------------------------------------------------------------------------
                                             20.213299   data required time
                                             -2.854867   data arrival time
---------------------------------------------------------------------------------------------
                                             17.358431   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002157    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000010    1.000010 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.166609    1.076172    2.076182 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.166609    0.000029    2.076211 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.751693    0.715690    2.791901 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.753636    0.032895    2.824796 ^ i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              2.824796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.771930   20.183668   library setup time
                                             20.183668   data required time
---------------------------------------------------------------------------------------------
                                             20.183668   data required time
                                             -2.824796   data arrival time
---------------------------------------------------------------------------------------------
                                             17.358871   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000031    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078683    2.078699 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164175    0.000071    2.078771 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.728161    0.626527    2.705298 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.792574    0.165791    2.871089 ^ i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              2.871089   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.782532   20.231104   library setup time
                                             20.231104   data required time
---------------------------------------------------------------------------------------------
                                             20.231104   data required time
                                             -2.871089   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360016   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000036    0.000018    1.000018 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.164285    1.078784    2.078802 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164285    0.000071    2.078873 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.701406    0.717273    2.796146 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.710194    0.062993    2.859139 ^ i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              2.859139   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.761821   20.219622   library setup time
                                             20.219622   data required time
---------------------------------------------------------------------------------------------
                                             20.219622   data required time
                                             -2.859139   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360483   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000036    0.000018    1.000018 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078686    2.078704 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164175    0.000071    2.078775 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.726900    0.706828    2.785604 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.737581    0.071023    2.856627 ^ i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              2.856627   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.768301   20.217224   library setup time
                                             20.217224   data required time
---------------------------------------------------------------------------------------------
                                             20.217224   data required time
                                             -2.856627   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360598   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002317    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.163418    1.078012    2.078024 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163418    0.000071    2.078094 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.722637    0.735503    2.813597 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.723159    0.016340    2.829937 ^ i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              2.829937   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.764749   20.190851   library setup time
                                             20.190851   data required time
---------------------------------------------------------------------------------------------
                                             20.190851   data required time
                                             -2.829937   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360912   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002710    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000017    1.000017 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077952    2.077969 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163344    0.000071    2.078040 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.757190    0.758092    2.836132 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.757784    0.017822    2.853954 ^ i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              2.853954   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.774128   20.215218   library setup time
                                             20.215218   data required time
---------------------------------------------------------------------------------------------
                                             20.215218   data required time
                                             -2.853954   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361265   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002424    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000027    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.167099    1.081253    2.081266 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167099    0.000085    2.081351 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.770398    0.736816    2.818167 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.772261    0.032325    2.850492 ^ i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              2.850492   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.777539   20.211805   library setup time
                                             20.211805   data required time
---------------------------------------------------------------------------------------------
                                             20.211805   data required time
                                             -2.850492   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361315   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002710    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000017    1.000017 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077952    2.077969 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163344    0.000071    2.078040 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.757190    0.758092    2.836132 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.759545    0.034759    2.870891 ^ i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              2.870891   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.774692   20.232740   library setup time
                                             20.232740   data required time
---------------------------------------------------------------------------------------------
                                             20.232740   data required time
                                             -2.870891   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361849   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.168605    1.082579    2.082593 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.168605    0.000086    2.082679 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.753812    0.756097    2.838777 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.754234    0.015109    2.853885 ^ i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              2.853885   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.773292   20.216053   library setup time
                                             20.216053   data required time
---------------------------------------------------------------------------------------------
                                             20.216053   data required time
                                             -2.853885   data arrival time
---------------------------------------------------------------------------------------------
                                             17.362169   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002240    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.168444    1.082429    2.082440 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.168444    0.000091    2.082531 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.720673    0.739435    2.821966 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.722838    0.032433    2.854399 ^ i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              2.854399   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.764801   20.216642   library setup time
                                             20.216642   data required time
---------------------------------------------------------------------------------------------
                                             20.216642   data required time
                                             -2.854399   data arrival time
---------------------------------------------------------------------------------------------
                                             17.362244   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002317    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.163418    1.078012    2.078024 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163418    0.000071    2.078094 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.722637    0.735503    2.813597 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.723270    0.017957    2.831554 ^ i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              2.831554   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.764789   20.194481   library setup time
                                             20.194481   data required time
---------------------------------------------------------------------------------------------
                                             20.194481   data required time
                                             -2.831554   data arrival time
---------------------------------------------------------------------------------------------
                                             17.362928   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002567    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000030    0.000015    1.000015 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.166216    1.080476    2.080491 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166216    0.000084    2.080575 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.745991    0.748932    2.829507 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.747219    0.025237    2.854744 ^ i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              2.854744   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.771639   20.217707   library setup time
                                             20.217707   data required time
---------------------------------------------------------------------------------------------
                                             20.217707   data required time
                                             -2.854744   data arrival time
---------------------------------------------------------------------------------------------
                                             17.362963   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000031    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164175    0.000071    2.078771 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.743419    0.646126    2.724896 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.762971    0.097148    2.822044 ^ i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              2.822044   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.774143   20.185127   library setup time
                                             20.185127   data required time
---------------------------------------------------------------------------------------------
                                             20.185127   data required time
                                             -2.822044   data arrival time
---------------------------------------------------------------------------------------------
                                             17.363083   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000036    0.000018    1.000018 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.164285    1.078784    2.078802 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164285    0.000071    2.078873 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.701406    0.717273    2.796146 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.710549    0.064213    2.860359 ^ i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              2.860359   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.761931   20.223595   library setup time
                                             20.223595   data required time
---------------------------------------------------------------------------------------------
                                             20.223595   data required time
                                             -2.860359   data arrival time
---------------------------------------------------------------------------------------------
                                             17.363235   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002240    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.168444    1.082429    2.082440 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.168444    0.000091    2.082531 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.720673    0.739435    2.821966 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.723093    0.034221    2.856187 ^ i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              2.856187   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.764887   20.220638   library setup time
                                             20.220638   data required time
---------------------------------------------------------------------------------------------
                                             20.220638   data required time
                                             -2.856187   data arrival time
---------------------------------------------------------------------------------------------
                                             17.364450   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.168110    1.082145    2.082160 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.168110    0.000085    2.082245 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.718579    0.733588    2.815833 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.721342    0.036519    2.852352 ^ i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              2.852352   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.764448   20.216995   library setup time
                                             20.216995   data required time
---------------------------------------------------------------------------------------------
                                             20.216995   data required time
                                             -2.852352   data arrival time
---------------------------------------------------------------------------------------------
                                             17.364641   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001906    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.167477    1.076942    2.076950 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.167477    0.000032    2.076981 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.727142    0.735574    2.812555 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.730023    0.037591    2.850147 ^ i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              2.850147   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.766493   20.214951   library setup time
                                             20.214951   data required time
---------------------------------------------------------------------------------------------
                                             20.214951   data required time
                                             -2.850147   data arrival time
---------------------------------------------------------------------------------------------
                                             17.364803   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002767    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000036    0.000018    1.000018 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.164814    1.079248    2.079267 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.164814    0.000075    2.079342 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.698541    0.717931    2.797273 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.706078    0.058330    2.855603 ^ i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              2.855603   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.760852   20.220592   library setup time
                                             20.220592   data required time
---------------------------------------------------------------------------------------------
                                             20.220592   data required time
                                             -2.855603   data arrival time
---------------------------------------------------------------------------------------------
                                             17.364990   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002710    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000017    1.000017 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077952    2.077969 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163344    0.000071    2.078040 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.757190    0.758092    2.836132 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.759835    0.036751    2.872883 ^ i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              2.872883   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.774819   20.238817   library setup time
                                             20.238817   data required time
---------------------------------------------------------------------------------------------
                                             20.238817   data required time
                                             -2.872883   data arrival time
---------------------------------------------------------------------------------------------
                                             17.365934   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.168605    1.082579    2.082593 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.168605    0.000086    2.082679 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.753812    0.756097    2.838777 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.754432    0.018225    2.857002 ^ i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              2.857002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.773395   20.223295   library setup time
                                             20.223295   data required time
---------------------------------------------------------------------------------------------
                                             20.223295   data required time
                                             -2.857002   data arrival time
---------------------------------------------------------------------------------------------
                                             17.366293   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002424    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000027    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.167099    1.081253    2.081266 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167099    0.000085    2.081351 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.770398    0.736816    2.818167 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.772496    0.034200    2.852368 ^ i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              2.852368   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.777651   20.219042   library setup time
                                             20.219042   data required time
---------------------------------------------------------------------------------------------
                                             20.219042   data required time
                                             -2.852368   data arrival time
---------------------------------------------------------------------------------------------
                                             17.366674   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002430    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000012    1.000012 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163504    1.078089    2.078101 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163504    0.000071    2.078172 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.746387    0.716606    2.794778 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.747725    0.027157    2.821934 ^ i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              2.821934   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.770551   20.188719   library setup time
                                             20.188719   data required time
---------------------------------------------------------------------------------------------
                                             20.188719   data required time
                                             -2.821934   data arrival time
---------------------------------------------------------------------------------------------
                                             17.366783   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.168110    1.082145    2.082160 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.168110    0.000085    2.082245 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.718579    0.733588    2.815833 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.721626    0.038281    2.854115 ^ i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              2.854115   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.764541   20.220985   library setup time
                                             20.220985   data required time
---------------------------------------------------------------------------------------------
                                             20.220985   data required time
                                             -2.854115   data arrival time
---------------------------------------------------------------------------------------------
                                             17.366869   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001906    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.167477    1.076942    2.076950 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.167477    0.000032    2.076981 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.727142    0.735574    2.812555 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.730318    0.039388    2.851943 ^ i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              2.851943   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.766589   20.218937   library setup time
                                             20.218937   data required time
---------------------------------------------------------------------------------------------
                                             20.218937   data required time
                                             -2.851943   data arrival time
---------------------------------------------------------------------------------------------
                                             17.366993   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002157    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000010    1.000010 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.166609    1.076172    2.076182 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.166609    0.000029    2.076211 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.751693    0.715690    2.791901 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.753129    0.028480    2.820381 ^ i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              2.820381   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.771824   20.187447   library setup time
                                             20.187447   data required time
---------------------------------------------------------------------------------------------
                                             20.187447   data required time
                                             -2.820381   data arrival time
---------------------------------------------------------------------------------------------
                                             17.367067   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002767    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000036    0.000018    1.000018 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.164814    1.079248    2.079267 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.164814    0.000075    2.079342 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.698541    0.717931    2.797273 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.706416    0.059581    2.856854 ^ i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              2.856854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.760957   20.224567   library setup time
                                             20.224567   data required time
---------------------------------------------------------------------------------------------
                                             20.224567   data required time
                                             -2.856854   data arrival time
---------------------------------------------------------------------------------------------
                                             17.367714   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078202    2.078215 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163633    0.000071    2.078286 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.720867    0.736478    2.814764 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.723083    0.032825    2.847589 ^ i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              2.847589   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.764858   20.216585   library setup time
                                             20.216585   data required time
---------------------------------------------------------------------------------------------
                                             20.216585   data required time
                                             -2.847589   data arrival time
---------------------------------------------------------------------------------------------
                                             17.368996   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002409    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000012    1.000012 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.163261    1.077873    2.077885 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163261    0.000071    2.077956 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.740560    0.711889    2.789845 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.741889    0.027071    2.816915 ^ i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              2.816915   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.769162   20.186436   library setup time
                                             20.186436   data required time
---------------------------------------------------------------------------------------------
                                             20.186436   data required time
                                             -2.816915   data arrival time
---------------------------------------------------------------------------------------------
                                             17.369522   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077954    2.077972 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163344    0.000071    2.078043 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.737133    0.723990    2.802034 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.737586    0.015836    2.817869 ^ i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              2.817869   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.768148   20.187450   library setup time
                                             20.187450   data required time
---------------------------------------------------------------------------------------------
                                             20.187450   data required time
                                             -2.817869   data arrival time
---------------------------------------------------------------------------------------------
                                             17.369581   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002567    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000030    0.000015    1.000015 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.166216    1.080476    2.080491 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166216    0.000084    2.080575 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.745991    0.748932    2.829507 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.748575    0.036130    2.865637 ^ i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              2.865637   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.772107   20.235325   library setup time
                                             20.235325   data required time
---------------------------------------------------------------------------------------------
                                             20.235325   data required time
                                             -2.865637   data arrival time
---------------------------------------------------------------------------------------------
                                             17.369688   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077954    2.077972 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163344    0.000071    2.078043 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.737133    0.723990    2.802034 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.737804    0.019172    2.821205 ^ i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              2.821205   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.768213   20.191057   library setup time
                                             20.191057   data required time
---------------------------------------------------------------------------------------------
                                             20.191057   data required time
                                             -2.821205   data arrival time
---------------------------------------------------------------------------------------------
                                             17.369852   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002710    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000017    1.000017 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077952    2.077969 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163344    0.000071    2.078040 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.757190    0.758092    2.836132 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.757672    0.016093    2.852226 ^ i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              2.852226   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.774158   20.222534   library setup time
                                             20.222534   data required time
---------------------------------------------------------------------------------------------
                                             20.222534   data required time
                                             -2.852226   data arrival time
---------------------------------------------------------------------------------------------
                                             17.370308   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001924    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.165458    1.079804    2.079811 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.165458    0.000078    2.079889 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.768783    0.738482    2.818371 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.769749    0.023503    2.841875 ^ i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              2.841875   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.776947   20.212399   library setup time
                                             20.212399   data required time
---------------------------------------------------------------------------------------------
                                             20.212399   data required time
                                             -2.841875   data arrival time
---------------------------------------------------------------------------------------------
                                             17.370525   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000010    1.000010 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.167059    1.076573    2.076583 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.167059    0.000029    2.076612 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.782795    0.746594    2.823207 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.783193    0.015458    2.838665 ^ i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              2.838665   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.780115   20.209232   library setup time
                                             20.209232   data required time
---------------------------------------------------------------------------------------------
                                             20.209232   data required time
                                             -2.838665   data arrival time
---------------------------------------------------------------------------------------------
                                             17.370567   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078202    2.078215 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163633    0.000071    2.078286 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.720867    0.736478    2.814764 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.723348    0.034664    2.849427 ^ i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              2.849427   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.764947   20.220577   library setup time
                                             20.220577   data required time
---------------------------------------------------------------------------------------------
                                             20.220577   data required time
                                             -2.849427   data arrival time
---------------------------------------------------------------------------------------------
                                             17.371151   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.168605    1.082579    2.082593 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.168605    0.000086    2.082679 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.753812    0.756097    2.838777 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.754823    0.023132    2.861909 ^ i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              2.861909   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.773579   20.233852   library setup time
                                             20.233852   data required time
---------------------------------------------------------------------------------------------
                                             20.233852   data required time
                                             -2.861909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.371944   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002566    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.163607    1.078180    2.078194 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163607    0.000071    2.078265 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.745709    0.753706    2.831971 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.746079    0.014011    2.845982 ^ i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              2.845982   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.771370   20.217976   library setup time
                                             20.217976   data required time
---------------------------------------------------------------------------------------------
                                             20.217976   data required time
                                             -2.845982   data arrival time
---------------------------------------------------------------------------------------------
                                             17.371992   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.171283    1.084919    2.084930 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.171283    0.000099    2.085030 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.690298    0.695701    2.780731 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.709769    0.091577    2.872308 ^ i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              2.872308   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.762965   20.244469   library setup time
                                             20.244469   data required time
---------------------------------------------------------------------------------------------
                                             20.244469   data required time
                                             -2.872308   data arrival time
---------------------------------------------------------------------------------------------
                                             17.372160   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002567    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000030    0.000015    1.000015 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.166216    1.080476    2.080491 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166216    0.000084    2.080575 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.745991    0.748932    2.829507 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.749089    0.039421    2.868928 ^ i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              2.868928   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.772287   20.241348   library setup time
                                             20.241348   data required time
---------------------------------------------------------------------------------------------
                                             20.241348   data required time
                                             -2.868928   data arrival time
---------------------------------------------------------------------------------------------
                                             17.372421   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002567    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000030    0.000015    1.000015 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.166216    1.080476    2.080491 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166216    0.000084    2.080575 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.745991    0.748932    2.829507 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.746769    0.020212    2.849719 ^ i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              2.849719   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.771590   20.225101   library setup time
                                             20.225101   data required time
---------------------------------------------------------------------------------------------
                                             20.225101   data required time
                                             -2.849719   data arrival time
---------------------------------------------------------------------------------------------
                                             17.375383   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002566    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.163607    1.078180    2.078194 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163607    0.000071    2.078265 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.745709    0.753706    2.831971 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.746275    0.017259    2.849230 ^ i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              2.849230   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.771473   20.225218   library setup time
                                             20.225218   data required time
---------------------------------------------------------------------------------------------
                                             20.225218   data required time
                                             -2.849230   data arrival time
---------------------------------------------------------------------------------------------
                                             17.375988   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001924    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.165458    1.079804    2.079811 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.165458    0.000078    2.079889 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.768783    0.738482    2.818371 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.769906    0.025274    2.843645 ^ i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              2.843645   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.777041   20.219650   library setup time
                                             20.219650   data required time
---------------------------------------------------------------------------------------------
                                             20.219650   data required time
                                             -2.843645   data arrival time
---------------------------------------------------------------------------------------------
                                             17.376005   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.171283    1.084919    2.084930 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.171283    0.000099    2.085030 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.690298    0.695701    2.780731 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.710514    0.093266    2.873997 ^ i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              2.873997   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.763199   20.250437   library setup time
                                             20.250437   data required time
---------------------------------------------------------------------------------------------
                                             20.250437   data required time
                                             -2.873997   data arrival time
---------------------------------------------------------------------------------------------
                                             17.376440   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.168605    1.082579    2.082593 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.168605    0.000086    2.082679 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.753812    0.756097    2.838777 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.754936    0.024352    2.863128 ^ i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              2.863128   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.773665   20.239971   library setup time
                                             20.239971   data required time
---------------------------------------------------------------------------------------------
                                             20.239971   data required time
                                             -2.863128   data arrival time
---------------------------------------------------------------------------------------------
                                             17.376842   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000010    1.000010 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.167059    1.076573    2.076583 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.167059    0.000029    2.076612 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.782795    0.746594    2.823207 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.783215    0.015869    2.839075 ^ i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              2.839075   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.780176   20.216515   library setup time
                                             20.216515   data required time
---------------------------------------------------------------------------------------------
                                             20.216515   data required time
                                             -2.839075   data arrival time
---------------------------------------------------------------------------------------------
                                             17.377439   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077838    2.077850 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163220    0.000071    2.077921 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.728949    0.705402    2.783323 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.730406    0.028006    2.811328 ^ i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              2.811328   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.766456   20.189144   library setup time
                                             20.189144   data required time
---------------------------------------------------------------------------------------------
                                             20.189144   data required time
                                             -2.811328   data arrival time
---------------------------------------------------------------------------------------------
                                             17.377815   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002409    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000012    1.000012 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.163261    1.077873    2.077885 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163261    0.000071    2.077956 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.740560    0.711889    2.789845 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.741448    0.022285    2.812130 ^ i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              2.812130   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.769072   20.190199   library setup time
                                             20.190199   data required time
---------------------------------------------------------------------------------------------
                                             20.190199   data required time
                                             -2.812130   data arrival time
---------------------------------------------------------------------------------------------
                                             17.378069   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000012    1.000012 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077837    2.077850 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163220    0.000071    2.077921 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.760757    0.729556    2.807476 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.762211    0.028527    2.836003 ^ i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              2.836003   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.775171   20.214174   library setup time
                                             20.214174   data required time
---------------------------------------------------------------------------------------------
                                             20.214174   data required time
                                             -2.836003   data arrival time
---------------------------------------------------------------------------------------------
                                             17.378170   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000031    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164175    0.000071    2.078771 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.743419    0.646126    2.724896 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.768860    0.109126    2.834023 ^ i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              2.834023   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.776738   20.212608   library setup time
                                             20.212608   data required time
---------------------------------------------------------------------------------------------
                                             20.212608   data required time
                                             -2.834023   data arrival time
---------------------------------------------------------------------------------------------
                                             17.378586   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077838    2.077850 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163220    0.000071    2.077921 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.728949    0.705402    2.783323 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.730376    0.027730    2.811052 ^ i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              2.811052   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.766463   20.192808   library setup time
                                             20.192808   data required time
---------------------------------------------------------------------------------------------
                                             20.192808   data required time
                                             -2.811052   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381756   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002566    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.163607    1.078180    2.078194 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163607    0.000071    2.078265 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.745709    0.753706    2.831971 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.746626    0.021826    2.853798 ^ i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              2.853798   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.771648   20.235785   library setup time
                                             20.235785   data required time
---------------------------------------------------------------------------------------------
                                             20.235785   data required time
                                             -2.853798   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381989   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000036    0.000018    1.000018 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078686    2.078704 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164175    0.000071    2.078775 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.726900    0.706828    2.785604 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.732743    0.053445    2.839049 ^ i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              2.839049   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.768228   20.221117   library setup time
                                             20.221117   data required time
---------------------------------------------------------------------------------------------
                                             20.221117   data required time
                                             -2.839049   data arrival time
---------------------------------------------------------------------------------------------
                                             17.382069   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001927    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.165371    1.079727    2.079734 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165371    0.000078    2.079812 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.750588    0.720920    2.800733 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.752603    0.033171    2.833904 ^ i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              2.833904   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.772907   20.216438   library setup time
                                             20.216438   data required time
---------------------------------------------------------------------------------------------
                                             20.216438   data required time
                                             -2.833904   data arrival time
---------------------------------------------------------------------------------------------
                                             17.382536   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000012    1.000012 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077837    2.077850 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163220    0.000071    2.077921 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.760757    0.729556    2.807476 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.762402    0.030262    2.837738 ^ i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              2.837738   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.775273   20.221418   library setup time
                                             20.221418   data required time
---------------------------------------------------------------------------------------------
                                             20.221418   data required time
                                             -2.837738   data arrival time
---------------------------------------------------------------------------------------------
                                             17.383680   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000036    0.000018    1.000018 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.164285    1.078784    2.078802 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164285    0.000071    2.078873 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.701406    0.717273    2.796146 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.701906    0.015856    2.812002 ^ i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              2.812002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.759741   20.195858   library setup time
                                             20.195858   data required time
---------------------------------------------------------------------------------------------
                                             20.195858   data required time
                                             -2.812002   data arrival time
---------------------------------------------------------------------------------------------
                                             17.383854   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002596    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000031    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078684    2.078699 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164175    0.000071    2.078771 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.743419    0.646126    2.724896 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.769749    0.110807    2.835703 ^ i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              2.835703   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.777004   20.219688   library setup time
                                             20.219688   data required time
---------------------------------------------------------------------------------------------
                                             20.219688   data required time
                                             -2.835703   data arrival time
---------------------------------------------------------------------------------------------
                                             17.383984   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002430    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000012    1.000012 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163504    1.078089    2.078101 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163504    0.000071    2.078172 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.746387    0.716606    2.794778 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.749005    0.037405    2.832183 ^ i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              2.832183   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.772060   20.217287   library setup time
                                             20.217287   data required time
---------------------------------------------------------------------------------------------
                                             20.217287   data required time
                                             -2.832183   data arrival time
---------------------------------------------------------------------------------------------
                                             17.385103   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000036    0.000018    1.000018 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.164285    1.078784    2.078802 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164285    0.000071    2.078873 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.701406    0.717273    2.796146 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.702064    0.018126    2.814273 ^ i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              2.814273   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.759792   20.199478   library setup time
                                             20.199478   data required time
---------------------------------------------------------------------------------------------
                                             20.199478   data required time
                                             -2.814273   data arrival time
---------------------------------------------------------------------------------------------
                                             17.385204   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002767    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000036    0.000018    1.000018 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.164814    1.079248    2.079267 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.164814    0.000075    2.079342 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.698541    0.717931    2.797273 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.698903    0.013459    2.810732 ^ i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              2.810732   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.759033   20.196566   library setup time
                                             20.196566   data required time
---------------------------------------------------------------------------------------------
                                             20.196566   data required time
                                             -2.810732   data arrival time
---------------------------------------------------------------------------------------------
                                             17.385834   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000036    0.000018    1.000018 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078686    2.078704 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164175    0.000071    2.078775 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.726900    0.706828    2.785604 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.736050    0.066015    2.851619 ^ i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              2.851619   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.769156   20.238276   library setup time
                                             20.238276   data required time
---------------------------------------------------------------------------------------------
                                             20.238276   data required time
                                             -2.851619   data arrival time
---------------------------------------------------------------------------------------------
                                             17.386656   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001906    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.167477    1.076942    2.076950 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.167477    0.000032    2.076981 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.727142    0.735574    2.812555 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.731548    0.046078    2.858633 ^ i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              2.858633   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.768154   20.245481   library setup time
                                             20.245481   data required time
---------------------------------------------------------------------------------------------
                                             20.245481   data required time
                                             -2.858633   data arrival time
---------------------------------------------------------------------------------------------
                                             17.386850   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002157    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000010    1.000010 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.166609    1.076172    2.076182 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.166609    0.000029    2.076211 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.751693    0.715690    2.791901 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.754203    0.037125    2.829026 ^ i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              2.829026   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.773284   20.216063   library setup time
                                             20.216063   data required time
---------------------------------------------------------------------------------------------
                                             20.216063   data required time
                                             -2.829026   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387035   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002566    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.163607    1.078180    2.078194 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163607    0.000071    2.078265 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.745709    0.753706    2.831971 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.746710    0.022779    2.854750 ^ i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              2.854750   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.771727   20.241909   library setup time
                                             20.241909   data required time
---------------------------------------------------------------------------------------------
                                             20.241909   data required time
                                             -2.854750   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387159   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.168110    1.082145    2.082160 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.168110    0.000085    2.082245 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.718579    0.733588    2.815833 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.719472    0.021161    2.836994 ^ i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              2.836994   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.765102   20.224245   library setup time
                                             20.224245   data required time
---------------------------------------------------------------------------------------------
                                             20.224245   data required time
                                             -2.836994   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387249   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002767    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000036    0.000018    1.000018 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.164814    1.079248    2.079267 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.164814    0.000075    2.079342 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.698541    0.717931    2.797273 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.699035    0.015679    2.812952 ^ i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              2.812952   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.759079   20.200191   library setup time
                                             20.200191   data required time
---------------------------------------------------------------------------------------------
                                             20.200191   data required time
                                             -2.812952   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387241   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000036    0.000018    1.000018 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078686    2.078704 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164175    0.000071    2.078775 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.726900    0.706828    2.785604 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.733189    0.055329    2.840933 ^ i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              2.840933   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.768390   20.228302   library setup time
                                             20.228302   data required time
---------------------------------------------------------------------------------------------
                                             20.228302   data required time
                                             -2.840933   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387369   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002790    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000016    1.000016 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.168008    1.082053    2.082070 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168008    0.000088    2.082158 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.718905    0.710857    2.793015 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.719137    0.011388    2.804403 ^ i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              2.804403   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.763801   20.191797   library setup time
                                             20.191797   data required time
---------------------------------------------------------------------------------------------
                                             20.191797   data required time
                                             -2.804403   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387396   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002240    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.168444    1.082429    2.082440 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.168444    0.000091    2.082531 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.720673    0.739435    2.821966 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.721073    0.014279    2.836245 ^ i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              2.836245   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.765479   20.223867   library setup time
                                             20.223867   data required time
---------------------------------------------------------------------------------------------
                                             20.223867   data required time
                                             -2.836245   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387623   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001906    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.167477    1.076942    2.076950 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.167477    0.000032    2.076981 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.727142    0.735574    2.812555 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.728091    0.021988    2.834543 ^ i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              2.834543   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.767132   20.222214   library setup time
                                             20.222214   data required time
---------------------------------------------------------------------------------------------
                                             20.222214   data required time
                                             -2.834543   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387671   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001927    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.165371    1.079727    2.079734 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165371    0.000078    2.079812 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.750588    0.720920    2.800733 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.752830    0.034894    2.835627 ^ i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              2.835627   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.773018   20.223675   library setup time
                                             20.223675   data required time
---------------------------------------------------------------------------------------------
                                             20.223675   data required time
                                             -2.835627   data arrival time
---------------------------------------------------------------------------------------------
                                             17.388046   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002790    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000016    1.000016 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.168008    1.082053    2.082070 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168008    0.000088    2.082158 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.718905    0.710857    2.793015 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.719272    0.014245    2.807260 ^ i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              2.807260   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.763847   20.195423   library setup time
                                             20.195423   data required time
---------------------------------------------------------------------------------------------
                                             20.195423   data required time
                                             -2.807260   data arrival time
---------------------------------------------------------------------------------------------
                                             17.388163   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002430    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000012    1.000012 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163504    1.078089    2.078101 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163504    0.000071    2.078172 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.746387    0.716606    2.794778 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.749268    0.039124    2.833903 ^ i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              2.833903   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.772178   20.224512   library setup time
                                             20.224512   data required time
---------------------------------------------------------------------------------------------
                                             20.224512   data required time
                                             -2.833903   data arrival time
---------------------------------------------------------------------------------------------
                                             17.390610   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000036    0.000018    1.000018 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.164175    1.078686    2.078704 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164175    0.000071    2.078775 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.726900    0.706828    2.785604 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.736569    0.067759    2.853363 ^ i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              2.853363   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.769337   20.244297   library setup time
                                             20.244297   data required time
---------------------------------------------------------------------------------------------
                                             20.244297   data required time
                                             -2.853363   data arrival time
---------------------------------------------------------------------------------------------
                                             17.390936   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002240    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.168444    1.082429    2.082440 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.168444    0.000091    2.082531 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.720673    0.739435    2.821966 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.722284    0.028118    2.850084 ^ i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              2.850084   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.765913   20.241520   library setup time
                                             20.241520   data required time
---------------------------------------------------------------------------------------------
                                             20.241520   data required time
                                             -2.850084   data arrival time
---------------------------------------------------------------------------------------------
                                             17.391434   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001906    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.167477    1.076942    2.076950 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.167477    0.000032    2.076981 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.727142    0.735574    2.812555 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.729666    0.035278    2.847833 ^ i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              2.847833   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.767652   20.239780   library setup time
                                             20.239780   data required time
---------------------------------------------------------------------------------------------
                                             20.239780   data required time
                                             -2.847833   data arrival time
---------------------------------------------------------------------------------------------
                                             17.391947   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.168110    1.082145    2.082160 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.168110    0.000085    2.082245 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.718579    0.733588    2.815833 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.720949    0.033924    2.849757 ^ i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              2.849757   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.765599   20.241833   library setup time
                                             20.241833   data required time
---------------------------------------------------------------------------------------------
                                             20.241833   data required time
                                             -2.849757   data arrival time
---------------------------------------------------------------------------------------------
                                             17.392076   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002157    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000010    1.000010 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.166609    1.076172    2.076182 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.166609    0.000029    2.076211 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.751693    0.715690    2.791901 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.754457    0.038839    2.830740 ^ i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              2.830740   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.773401   20.223289   library setup time
                                             20.223289   data required time
---------------------------------------------------------------------------------------------
                                             20.223289   data required time
                                             -2.830740   data arrival time
---------------------------------------------------------------------------------------------
                                             17.392550   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002240    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.168444    1.082429    2.082440 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.168444    0.000091    2.082531 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.720673    0.739435    2.821966 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.721184    0.016096    2.838063 ^ i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              2.838063   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.765562   20.231129   library setup time
                                             20.231129   data required time
---------------------------------------------------------------------------------------------
                                             20.231129   data required time
                                             -2.838063   data arrival time
---------------------------------------------------------------------------------------------
                                             17.393066   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078202    2.078215 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163633    0.000071    2.078286 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.720867    0.736478    2.814764 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.722917    0.031621    2.846385 ^ i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              2.846385   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.766062   20.241369   library setup time
                                             20.241369   data required time
---------------------------------------------------------------------------------------------
                                             20.241369   data required time
                                             -2.846385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.394985   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.168110    1.082145    2.082160 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.168110    0.000085    2.082245 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.718579    0.733588    2.815833 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.719405    0.020380    2.836214 ^ i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              2.836214   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.765143   20.231548   library setup time
                                             20.231548   data required time
---------------------------------------------------------------------------------------------
                                             20.231548   data required time
                                             -2.836214   data arrival time
---------------------------------------------------------------------------------------------
                                             17.395336   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002240    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.168444    1.082429    2.082440 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.168444    0.000091    2.082531 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.720673    0.739435    2.821966 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.722494    0.029834    2.851801 ^ i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              2.851801   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.766021   20.247614   library setup time
                                             20.247614   data required time
---------------------------------------------------------------------------------------------
                                             20.247614   data required time
                                             -2.851801   data arrival time
---------------------------------------------------------------------------------------------
                                             17.395813   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078202    2.078215 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163633    0.000071    2.078286 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.720867    0.736478    2.814764 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.721172    0.012518    2.827282 ^ i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              2.827282   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.765502   20.223845   library setup time
                                             20.223845   data required time
---------------------------------------------------------------------------------------------
                                             20.223845   data required time
                                             -2.827282   data arrival time
---------------------------------------------------------------------------------------------
                                             17.396563   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002317    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.163418    1.078012    2.078024 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163418    0.000071    2.078094 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.722637    0.735503    2.813597 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.722967    0.013042    2.826639 ^ i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              2.826639   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.765925   20.223421   library setup time
                                             20.223421   data required time
---------------------------------------------------------------------------------------------
                                             20.223421   data required time
                                             -2.826639   data arrival time
---------------------------------------------------------------------------------------------
                                             17.396784   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001906    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.167477    1.076942    2.076950 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.167477    0.000032    2.076981 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.727142    0.735574    2.812555 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.727909    0.019823    2.832378 ^ i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              2.832378   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.767146   20.229546   library setup time
                                             20.229546   data required time
---------------------------------------------------------------------------------------------
                                             20.229546   data required time
                                             -2.832378   data arrival time
---------------------------------------------------------------------------------------------
                                             17.397167   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002409    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000012    1.000012 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.163261    1.077873    2.077885 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163261    0.000071    2.077956 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.740560    0.711889    2.789845 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.742362    0.031305    2.821149 ^ i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              2.821149   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.770495   20.218851   library setup time
                                             20.218851   data required time
---------------------------------------------------------------------------------------------
                                             20.218851   data required time
                                             -2.821149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.397701   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078202    2.078215 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163633    0.000071    2.078286 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.720867    0.736478    2.814764 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.723166    0.033413    2.848177 ^ i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              2.848177   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.766180   20.247456   library setup time
                                             20.247456   data required time
---------------------------------------------------------------------------------------------
                                             20.247456   data required time
                                             -2.848177   data arrival time
---------------------------------------------------------------------------------------------
                                             17.399279   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002416    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078202    2.078215 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163633    0.000071    2.078286 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.720867    0.736478    2.814764 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.721279    0.014498    2.829262 ^ i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              2.829262   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.765584   20.231108   library setup time
                                             20.231108   data required time
---------------------------------------------------------------------------------------------
                                             20.231108   data required time
                                             -2.829262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.401846   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002317    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.163418    1.078012    2.078024 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163418    0.000071    2.078094 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.722637    0.735503    2.813597 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.723070    0.014910    2.828507 ^ i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              2.828507   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.766006   20.230686   library setup time
                                             20.230686   data required time
---------------------------------------------------------------------------------------------
                                             20.230686   data required time
                                             -2.828507   data arrival time
---------------------------------------------------------------------------------------------
                                             17.402178   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077954    2.077972 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163344    0.000071    2.078043 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.737133    0.723990    2.802034 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.737563    0.015434    2.817468 ^ i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              2.817468   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.769364   20.219982   library setup time
                                             20.219982   data required time
---------------------------------------------------------------------------------------------
                                             20.219982   data required time
                                             -2.817468   data arrival time
---------------------------------------------------------------------------------------------
                                             17.402515   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002409    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000012    1.000012 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.163261    1.077873    2.077885 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163261    0.000071    2.077956 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.740560    0.711889    2.789845 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.742586    0.033096    2.822941 ^ i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              2.822941   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.770604   20.226088   library setup time
                                             20.226088   data required time
---------------------------------------------------------------------------------------------
                                             20.226088   data required time
                                             -2.822941   data arrival time
---------------------------------------------------------------------------------------------
                                             17.403147   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077838    2.077850 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163220    0.000071    2.077921 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.728949    0.705402    2.783323 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.730940    0.032497    2.815820 ^ i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              2.815820   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.767803   20.221542   library setup time
                                             20.221542   data required time
---------------------------------------------------------------------------------------------
                                             20.221542   data required time
                                             -2.815820   data arrival time
---------------------------------------------------------------------------------------------
                                             17.405722   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002317    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.163418    1.078012    2.078024 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163418    0.000071    2.078094 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.722637    0.735503    2.813597 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.723493    0.020806    2.834403 ^ i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              2.834403   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.766198   20.241236   library setup time
                                             20.241236   data required time
---------------------------------------------------------------------------------------------
                                             20.241236   data required time
                                             -2.834403   data arrival time
---------------------------------------------------------------------------------------------
                                             17.406832   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.171283    1.084919    2.084930 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.171283    0.000099    2.085030 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.690298    0.695701    2.780731 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.690496    0.010296    2.791027 ^ i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              2.791027   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.757052   20.198545   library setup time
                                             20.198545   data required time
---------------------------------------------------------------------------------------------
                                             20.198545   data required time
                                             -2.791027   data arrival time
---------------------------------------------------------------------------------------------
                                             17.407520   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002778    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.163344    1.077954    2.077972 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163344    0.000071    2.078043 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.737133    0.723990    2.802034 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.737661    0.017063    2.819096 ^ i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              2.819096   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.769444   20.227247   library setup time
                                             20.227247   data required time
---------------------------------------------------------------------------------------------
                                             20.227247   data required time
                                             -2.819096   data arrival time
---------------------------------------------------------------------------------------------
                                             17.408152   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.171283    1.084919    2.084930 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.171283    0.000099    2.085030 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.690298    0.695701    2.780731 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.690628    0.013197    2.793928 ^ i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              2.793928   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.757098   20.202173   library setup time
                                             20.202173   data required time
---------------------------------------------------------------------------------------------
                                             20.202173   data required time
                                             -2.793928   data arrival time
---------------------------------------------------------------------------------------------
                                             17.408245   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.168110    1.082145    2.082160 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.168110    0.000085    2.082245 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.718579    0.733588    2.815833 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.719719    0.023824    2.839657 ^ i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              2.839657   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.765368   20.248268   library setup time
                                             20.248268   data required time
---------------------------------------------------------------------------------------------
                                             20.248268   data required time
                                             -2.839657   data arrival time
---------------------------------------------------------------------------------------------
                                             17.408609   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.163220    1.077838    2.077850 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163220    0.000071    2.077921 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.728949    0.705402    2.783323 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.731240    0.034734    2.818056 ^ i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              2.818056   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.767931   20.228760   library setup time
                                             20.228760   data required time
---------------------------------------------------------------------------------------------
                                             20.228760   data required time
                                             -2.818056   data arrival time
---------------------------------------------------------------------------------------------
                                             17.410704   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002317    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.163418    1.078012    2.078024 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163418    0.000071    2.078094 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.722637    0.735503    2.813597 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.723645    0.022527    2.836124 ^ i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              2.836124   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.766293   20.247343   library setup time
                                             20.247343   data required time
---------------------------------------------------------------------------------------------
                                             20.247343   data required time
                                             -2.836124   data arrival time
---------------------------------------------------------------------------------------------
                                             17.411221   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000036    0.000018    1.000018 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164265    0.000071    2.078855 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.924073    0.833904    2.912759 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.953746    0.130705    3.043464 ^ i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              3.043464   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.523957   20.457485   library setup time
                                             20.457485   data required time
---------------------------------------------------------------------------------------------
                                             20.457485   data required time
                                             -3.043464   data arrival time
---------------------------------------------------------------------------------------------
                                             17.414021   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000036    0.000018    1.000018 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164265    0.000071    2.078855 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.924073    0.833904    2.912759 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.955252    0.133869    3.046628 ^ i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              3.046628   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.524027   20.461498   library setup time
                                             20.461498   data required time
---------------------------------------------------------------------------------------------
                                             20.461498   data required time
                                             -3.046628   data arrival time
---------------------------------------------------------------------------------------------
                                             17.414869   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000036    0.000018    1.000018 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.164285    1.078784    2.078802 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164285    0.000071    2.078873 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.701406    0.717273    2.796146 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.701762    0.013415    2.809561 ^ i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              2.809561   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.760929   20.228416   library setup time
                                             20.228416   data required time
---------------------------------------------------------------------------------------------
                                             20.228416   data required time
                                             -2.809561   data arrival time
---------------------------------------------------------------------------------------------
                                             17.418856   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002767    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000036    0.000018    1.000018 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.164814    1.079248    2.079267 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.164814    0.000075    2.079342 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.698541    0.717931    2.797273 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.698857    0.012590    2.809862 ^ i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              2.809862   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.760245   20.229101   library setup time
                                             20.229101   data required time
---------------------------------------------------------------------------------------------
                                             20.229101   data required time
                                             -2.809862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.419239   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002790    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000016    1.000016 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.168008    1.082053    2.082070 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168008    0.000088    2.082158 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.718905    0.710857    2.793015 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.719110    0.010722    2.803736 ^ i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              2.803736   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.765016   20.224329   library setup time
                                             20.224329   data required time
---------------------------------------------------------------------------------------------
                                             20.224329   data required time
                                             -2.803736   data arrival time
---------------------------------------------------------------------------------------------
                                             17.420593   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000036    0.000018    1.000018 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.164285    1.078784    2.078802 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164285    0.000071    2.078873 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.701406    0.717273    2.796146 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.701985    0.017027    2.813173 ^ i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              2.813173   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.761038   20.235653   library setup time
                                             20.235653   data required time
---------------------------------------------------------------------------------------------
                                             20.235653   data required time
                                             -2.813173   data arrival time
---------------------------------------------------------------------------------------------
                                             17.422480   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.703995    0.118318    2.816636 ^ i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              2.816636   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.757186   20.239506   library setup time
                                             20.239506   data required time
---------------------------------------------------------------------------------------------
                                             20.239506   data required time
                                             -2.816636   data arrival time
---------------------------------------------------------------------------------------------
                                             17.422869   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002767    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000036    0.000018    1.000018 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.164814    1.079248    2.079267 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.164814    0.000075    2.079342 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.698541    0.717931    2.797273 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.699058    0.016017    2.813289 ^ i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              2.813289   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.760348   20.236343   library setup time
                                             20.236343   data required time
---------------------------------------------------------------------------------------------
                                             20.236343   data required time
                                             -2.813289   data arrival time
---------------------------------------------------------------------------------------------
                                             17.423054   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.713164    0.132218    2.830536 ^ i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              2.830536   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.759304   20.254332   library setup time
                                             20.254332   data required time
---------------------------------------------------------------------------------------------
                                             20.254332   data required time
                                             -2.830536   data arrival time
---------------------------------------------------------------------------------------------
                                             17.423796   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.712989    0.131965    2.830283 ^ i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              2.830283   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.759266   20.254370   library setup time
                                             20.254370   data required time
---------------------------------------------------------------------------------------------
                                             20.254370   data required time
                                             -2.830283   data arrival time
---------------------------------------------------------------------------------------------
                                             17.424086   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.712777    0.131660    2.829978 ^ i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              2.829978   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.759221   20.254416   library setup time
                                             20.254416   data required time
---------------------------------------------------------------------------------------------
                                             20.254416   data required time
                                             -2.829978   data arrival time
---------------------------------------------------------------------------------------------
                                             17.424437   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.712461    0.131203    2.829521 ^ i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              2.829521   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.759153   20.254482   library setup time
                                             20.254482   data required time
---------------------------------------------------------------------------------------------
                                             20.254482   data required time
                                             -2.829521   data arrival time
---------------------------------------------------------------------------------------------
                                             17.424961   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.702809    0.116402    2.814720 ^ i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              2.814720   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.756932   20.239759   library setup time
                                             20.239759   data required time
---------------------------------------------------------------------------------------------
                                             20.239759   data required time
                                             -2.814720   data arrival time
---------------------------------------------------------------------------------------------
                                             17.425037   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.711922    0.130419    2.828737 ^ i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              2.828737   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.759038   20.254599   library setup time
                                             20.254599   data required time
---------------------------------------------------------------------------------------------
                                             20.254599   data required time
                                             -2.828737   data arrival time
---------------------------------------------------------------------------------------------
                                             17.425861   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002790    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000016    1.000016 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.168008    1.082053    2.082070 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168008    0.000088    2.082158 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.718905    0.710857    2.793015 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.719193    0.012645    2.805659 ^ i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              2.805659   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.765092   20.231598   library setup time
                                             20.231598   data required time
---------------------------------------------------------------------------------------------
                                             20.231598   data required time
                                             -2.805659   data arrival time
---------------------------------------------------------------------------------------------
                                             17.425938   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.711395    0.129647    2.827966 ^ i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              2.827966   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.758924   20.254711   library setup time
                                             20.254711   data required time
---------------------------------------------------------------------------------------------
                                             20.254711   data required time
                                             -2.827966   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426744   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.710764    0.128720    2.827039 ^ i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              2.827039   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.758789   20.254847   library setup time
                                             20.254847   data required time
---------------------------------------------------------------------------------------------
                                             20.254847   data required time
                                             -2.827039   data arrival time
---------------------------------------------------------------------------------------------
                                             17.427809   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000036    0.000018    1.000018 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.164285    1.078784    2.078802 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164285    0.000071    2.078873 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.701406    0.717273    2.796146 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.702383    0.021963    2.818109 ^ i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              2.818109   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.761225   20.246208   library setup time
                                             20.246208   data required time
---------------------------------------------------------------------------------------------
                                             20.246208   data required time
                                             -2.818109   data arrival time
---------------------------------------------------------------------------------------------
                                             17.428101   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.701088    0.113562    2.811880 ^ i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              2.811880   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.756563   20.240128   library setup time
                                             20.240128   data required time
---------------------------------------------------------------------------------------------
                                             20.240128   data required time
                                             -2.811880   data arrival time
---------------------------------------------------------------------------------------------
                                             17.428247   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002767    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000036    0.000018    1.000018 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.164814    1.079248    2.079267 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.164814    0.000075    2.079342 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.698541    0.717931    2.797273 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.699446    0.021054    2.818326 ^ i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              2.818326   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.760532   20.246901   library setup time
                                             20.246901   data required time
---------------------------------------------------------------------------------------------
                                             20.246901   data required time
                                             -2.818326   data arrival time
---------------------------------------------------------------------------------------------
                                             17.428574   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.710058    0.127673    2.825991 ^ i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              2.825991   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.758638   20.254999   library setup time
                                             20.254999   data required time
---------------------------------------------------------------------------------------------
                                             20.254999   data required time
                                             -2.825991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.429007   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002234    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002343    0.089979    1.001341    2.001351 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.089979    0.000009    2.001360 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044729    0.225262    0.371140    2.372500 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.225266    0.001313    2.373813 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605188    0.642915    0.528635    2.902448 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.658570    0.080196    2.982643 v i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              2.982643   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.542079   20.413519   library setup time
                                             20.413519   data required time
---------------------------------------------------------------------------------------------
                                             20.413519   data required time
                                             -2.982643   data arrival time
---------------------------------------------------------------------------------------------
                                             17.430876   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002234    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002343    0.089979    1.001341    2.001351 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.089979    0.000009    2.001360 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044729    0.225262    0.371140    2.372500 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.225266    0.001313    2.373813 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605188    0.642915    0.528635    2.902448 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.659830    0.083143    2.985591 v i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              2.985591   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.542359   20.416912   library setup time
                                             20.416912   data required time
---------------------------------------------------------------------------------------------
                                             20.416912   data required time
                                             -2.985591   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431320   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.699213    0.110385    2.808703 ^ i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              2.808703   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.756161   20.240530   library setup time
                                             20.240530   data required time
---------------------------------------------------------------------------------------------
                                             20.240530   data required time
                                             -2.808703   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431828   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000036    0.000018    1.000018 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.164285    1.078784    2.078802 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164285    0.000071    2.078873 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.701406    0.717273    2.796146 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.702426    0.022424    2.818571 ^ i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              2.818571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.761293   20.252342   library setup time
                                             20.252342   data required time
---------------------------------------------------------------------------------------------
                                             20.252342   data required time
                                             -2.818571   data arrival time
---------------------------------------------------------------------------------------------
                                             17.433773   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002767    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000036    0.000018    1.000018 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.164814    1.079248    2.079267 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.164814    0.000075    2.079342 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.698541    0.717931    2.797273 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.699500    0.021653    2.818925 ^ i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              2.818925   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.760604   20.253033   library setup time
                                             20.253033   data required time
---------------------------------------------------------------------------------------------
                                             20.253033   data required time
                                             -2.818925   data arrival time
---------------------------------------------------------------------------------------------
                                             17.434107   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.697967    0.108221    2.806540 ^ i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              2.806540   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.755894   20.240799   library setup time
                                             20.240799   data required time
---------------------------------------------------------------------------------------------
                                             20.240799   data required time
                                             -2.806540   data arrival time
---------------------------------------------------------------------------------------------
                                             17.434259   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.686844    0.100347    2.807323 ^ i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              2.807323   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.753509   20.243181   library setup time
                                             20.243181   data required time
---------------------------------------------------------------------------------------------
                                             20.243181   data required time
                                             -2.807323   data arrival time
---------------------------------------------------------------------------------------------
                                             17.435858   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.686683    0.100040    2.807017 ^ i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              2.807017   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.753475   20.243216   library setup time
                                             20.243216   data required time
---------------------------------------------------------------------------------------------
                                             20.243216   data required time
                                             -2.807017   data arrival time
---------------------------------------------------------------------------------------------
                                             17.436199   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.686518    0.099723    2.806700 ^ i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              2.806700   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.753439   20.243252   library setup time
                                             20.243252   data required time
---------------------------------------------------------------------------------------------
                                             20.243252   data required time
                                             -2.806700   data arrival time
---------------------------------------------------------------------------------------------
                                             17.436552   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.696661    0.105903    2.804221 ^ i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              2.804221   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.755614   20.241077   library setup time
                                             20.241077   data required time
---------------------------------------------------------------------------------------------
                                             20.241077   data required time
                                             -2.804221   data arrival time
---------------------------------------------------------------------------------------------
                                             17.436855   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001918    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.167526    1.076987    2.076994 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.167526    0.000032    2.077026 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.945125    0.890032    2.967058 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.946313    0.027981    2.995039 ^ i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              2.995039   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.523614   20.431986   library setup time
                                             20.431986   data required time
---------------------------------------------------------------------------------------------
                                             20.431986   data required time
                                             -2.995039   data arrival time
---------------------------------------------------------------------------------------------
                                             17.436947   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.686130    0.098973    2.805950 ^ i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              2.805950   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.753356   20.243334   library setup time
                                             20.243334   data required time
---------------------------------------------------------------------------------------------
                                             20.243334   data required time
                                             -2.805950   data arrival time
---------------------------------------------------------------------------------------------
                                             17.437386   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001918    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.167526    1.076987    2.076994 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.167526    0.000032    2.077026 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.945125    0.890032    2.967058 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.946612    0.031203    2.998261 ^ i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              2.998261   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.523633   20.435638   library setup time
                                             20.435638   data required time
---------------------------------------------------------------------------------------------
                                             20.435638   data required time
                                             -2.998261   data arrival time
---------------------------------------------------------------------------------------------
                                             17.437376   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.171283    1.084919    2.084930 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.171283    0.000099    2.085030 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.690298    0.695701    2.780731 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.690536    0.011265    2.791996 ^ i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              2.791996   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.758284   20.231062   library setup time
                                             20.231062   data required time
---------------------------------------------------------------------------------------------
                                             20.231062   data required time
                                             -2.791996   data arrival time
---------------------------------------------------------------------------------------------
                                             17.439066   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.695216    0.103276    2.801594 ^ i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              2.801594   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.755304   20.241388   library setup time
                                             20.241388   data required time
---------------------------------------------------------------------------------------------
                                             20.241388   data required time
                                             -2.801594   data arrival time
---------------------------------------------------------------------------------------------
                                             17.439795   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.692757    0.111065    2.818042 ^ i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              2.818042   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.754929   20.258707   library setup time
                                             20.258707   data required time
---------------------------------------------------------------------------------------------
                                             20.258707   data required time
                                             -2.818042   data arrival time
---------------------------------------------------------------------------------------------
                                             17.440664   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.692693    0.110955    2.817931 ^ i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              2.817931   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.754915   20.258722   library setup time
                                             20.258722   data required time
---------------------------------------------------------------------------------------------
                                             20.258722   data required time
                                             -2.817931   data arrival time
---------------------------------------------------------------------------------------------
                                             17.440790   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.684542    0.095843    2.802820 ^ i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              2.802820   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.753016   20.243675   library setup time
                                             20.243675   data required time
---------------------------------------------------------------------------------------------
                                             20.243675   data required time
                                             -2.802820   data arrival time
---------------------------------------------------------------------------------------------
                                             17.440857   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.692512    0.110643    2.817620 ^ i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              2.817620   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.754876   20.258760   library setup time
                                             20.258760   data required time
---------------------------------------------------------------------------------------------
                                             20.258760   data required time
                                             -2.817620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.441141   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.692219    0.110133    2.817110 ^ i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              2.817110   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.754813   20.258823   library setup time
                                             20.258823   data required time
---------------------------------------------------------------------------------------------
                                             20.258823   data required time
                                             -2.817110   data arrival time
---------------------------------------------------------------------------------------------
                                             17.441713   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.691885    0.109551    2.816528 ^ i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              2.816528   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.754742   20.258894   library setup time
                                             20.258894   data required time
---------------------------------------------------------------------------------------------
                                             20.258894   data required time
                                             -2.816528   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442364   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.691705    0.109236    2.816213 ^ i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              2.816213   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.754703   20.258932   library setup time
                                             20.258932   data required time
---------------------------------------------------------------------------------------------
                                             20.258932   data required time
                                             -2.816213   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442720   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.691611    0.109071    2.816048 ^ i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              2.816048   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.754683   20.258953   library setup time
                                             20.258953   data required time
---------------------------------------------------------------------------------------------
                                             20.258953   data required time
                                             -2.816048   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442905   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.691501    0.108878    2.815855 ^ i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              2.815855   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.754659   20.258978   library setup time
                                             20.258978   data required time
---------------------------------------------------------------------------------------------
                                             20.258978   data required time
                                             -2.815855   data arrival time
---------------------------------------------------------------------------------------------
                                             17.443123   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002775    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164265    0.000071    2.078855 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.669570    0.619463    2.698318 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.693441    0.099946    2.798265 ^ i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              2.798265   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.754923   20.241768   library setup time
                                             20.241768   data required time
---------------------------------------------------------------------------------------------
                                             20.241768   data required time
                                             -2.798265   data arrival time
---------------------------------------------------------------------------------------------
                                             17.443502   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.683277    0.093270    2.800247 ^ i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              2.800247   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.752744   20.243948   library setup time
                                             20.243948   data required time
---------------------------------------------------------------------------------------------
                                             20.243948   data required time
                                             -2.800247   data arrival time
---------------------------------------------------------------------------------------------
                                             17.443701   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.171283    1.084919    2.084930 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.171283    0.000099    2.085030 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.690298    0.695701    2.780731 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.690620    0.013047    2.793777 ^ i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              2.793777   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.758361   20.238331   library setup time
                                             20.238331   data required time
---------------------------------------------------------------------------------------------
                                             20.238331   data required time
                                             -2.793777   data arrival time
---------------------------------------------------------------------------------------------
                                             17.444553   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000036    0.000018    1.000018 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164265    0.000071    2.078855 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.924073    0.833904    2.912759 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.951305    0.125413    3.038172 ^ i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              3.038172   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.524701   20.482733   library setup time
                                             20.482733   data required time
---------------------------------------------------------------------------------------------
                                             20.482733   data required time
                                             -3.038172   data arrival time
---------------------------------------------------------------------------------------------
                                             17.444561   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002234    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002343    0.089979    1.001341    2.001351 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.089979    0.000009    2.001360 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044729    0.225262    0.371140    2.372500 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.225266    0.001313    2.373813 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605188    0.642915    0.528635    2.902448 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.663020    0.090152    2.992600 v i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              2.992600   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.543118   20.438326   library setup time
                                             20.438326   data required time
---------------------------------------------------------------------------------------------
                                             20.438326   data required time
                                             -2.992600   data arrival time
---------------------------------------------------------------------------------------------
                                             17.445724   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.682186    0.090989    2.797966 ^ i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              2.797966   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.752511   20.244181   library setup time
                                             20.244181   data required time
---------------------------------------------------------------------------------------------
                                             20.244181   data required time
                                             -2.797966   data arrival time
---------------------------------------------------------------------------------------------
                                             17.446215   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002234    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002343    0.089979    1.001341    2.001351 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.089979    0.000009    2.001360 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044729    0.225262    0.371140    2.372500 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.225266    0.001313    2.373813 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605188    0.642915    0.528635    2.902448 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.664076    0.092351    2.994798 v i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              2.994798   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.543362   20.442162   library setup time
                                             20.442162   data required time
---------------------------------------------------------------------------------------------
                                             20.442162   data required time
                                             -2.994798   data arrival time
---------------------------------------------------------------------------------------------
                                             17.447363   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000036    0.000018    1.000018 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164265    0.000071    2.078855 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.924073    0.833904    2.912759 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.952791    0.128659    3.041418 ^ i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              3.041418   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.524792   20.488846   library setup time
                                             20.488846   data required time
---------------------------------------------------------------------------------------------
                                             20.488846   data required time
                                             -3.041418   data arrival time
---------------------------------------------------------------------------------------------
                                             17.447428   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002285    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000023    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.169395    1.083263    2.083275 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.169395    0.000097    2.083372 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.895022    0.846688    2.930060 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.906029    0.079830    3.009890 ^ i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              3.009890   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.522297   20.459146   library setup time
                                             20.459146   data required time
---------------------------------------------------------------------------------------------
                                             20.459146   data required time
                                             -3.009890   data arrival time
---------------------------------------------------------------------------------------------
                                             17.449257   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002799    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000036    0.000018    1.000018 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.164318    1.078812    2.078830 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164318    0.000071    2.078902 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.662421    0.628075    2.706977 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.680342    0.086986    2.793962 ^ i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              2.793962   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.752115   20.244576   library setup time
                                             20.244576   data required time
---------------------------------------------------------------------------------------------
                                             20.244576   data required time
                                             -2.793962   data arrival time
---------------------------------------------------------------------------------------------
                                             17.450613   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002285    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000023    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.169395    1.083263    2.083275 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.169395    0.000097    2.083372 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.895022    0.846688    2.930060 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.906778    0.082399    3.012459 ^ i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              3.012459   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.522340   20.463186   library setup time
                                             20.463186   data required time
---------------------------------------------------------------------------------------------
                                             20.463186   data required time
                                             -3.012459   data arrival time
---------------------------------------------------------------------------------------------
                                             17.450727   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001918    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.167526    1.076987    2.076994 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.167526    0.000032    2.077026 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.945125    0.890032    2.967058 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.947308    0.037578    3.004636 ^ i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              3.004636   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.523733   20.457708   library setup time
                                             20.457708   data required time
---------------------------------------------------------------------------------------------
                                             20.457708   data required time
                                             -3.004636   data arrival time
---------------------------------------------------------------------------------------------
                                             17.453072   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001918    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.167526    1.076987    2.076994 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.167526    0.000032    2.077026 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.945125    0.890032    2.967058 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.947658    0.040378    3.007436 ^ i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              3.007436   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.523763   20.461763   library setup time
                                             20.461763   data required time
---------------------------------------------------------------------------------------------
                                             20.461763   data required time
                                             -3.007436   data arrival time
---------------------------------------------------------------------------------------------
                                             17.454327   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002817    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000036    0.000018    1.000018 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.164370    1.078858    2.078876 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164370    0.000072    2.078948 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.926966    0.873502    2.952451 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.928291    0.029266    2.981717 ^ i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              2.981717   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.522996   20.436275   library setup time
                                             20.436275   data required time
---------------------------------------------------------------------------------------------
                                             20.436275   data required time
                                             -2.981717   data arrival time
---------------------------------------------------------------------------------------------
                                             17.454559   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002817    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000036    0.000018    1.000018 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.164370    1.078858    2.078876 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164370    0.000072    2.078948 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.926966    0.873502    2.952451 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.927949    0.025304    2.977755 ^ i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              2.977755   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.522975   20.432623   library setup time
                                             20.432623   data required time
---------------------------------------------------------------------------------------------
                                             20.432623   data required time
                                             -2.977755   data arrival time
---------------------------------------------------------------------------------------------
                                             17.454868   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002366    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000024    0.000012    1.000012 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078201    2.078213 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163633    0.000071    2.078284 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.862618    0.726939    2.805223 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.937382    0.195183    3.000407 ^ i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              3.000407   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.523388   20.458055   library setup time
                                             20.458055   data required time
---------------------------------------------------------------------------------------------
                                             20.458055   data required time
                                             -3.000407   data arrival time
---------------------------------------------------------------------------------------------
                                             17.457647   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002366    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000024    0.000012    1.000012 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078201    2.078213 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163633    0.000071    2.078284 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.862618    0.726939    2.805223 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.939048    0.197328    3.002552 ^ i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              3.002552   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.523463   20.462061   library setup time
                                             20.462061   data required time
---------------------------------------------------------------------------------------------
                                             20.462061   data required time
                                             -3.002552   data arrival time
---------------------------------------------------------------------------------------------
                                             17.459511   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002817    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000036    0.000018    1.000018 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.164370    1.078858    2.078876 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164370    0.000072    2.078948 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.926966    0.873502    2.952451 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.930353    0.046044    2.998494 ^ i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              2.998494   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.523143   20.458300   library setup time
                                             20.458300   data required time
---------------------------------------------------------------------------------------------
                                             20.458300   data required time
                                             -2.998494   data arrival time
---------------------------------------------------------------------------------------------
                                             17.459806   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002817    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000036    0.000018    1.000018 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.164370    1.078858    2.078876 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164370    0.000072    2.078948 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.926966    0.873502    2.952451 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.930850    0.049173    3.001624 ^ i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              3.001624   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.523178   20.462347   library setup time
                                             20.462347   data required time
---------------------------------------------------------------------------------------------
                                             20.462347   data required time
                                             -3.001624   data arrival time
---------------------------------------------------------------------------------------------
                                             17.460724   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002848    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000036    0.000018    1.000018 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.164314    1.078809    2.078827 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164314    0.000071    2.078899 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.908248    0.857785    2.936683 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.909871    0.032007    2.968690 ^ i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              2.968690   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.522345   20.433254   library setup time
                                             20.433254   data required time
---------------------------------------------------------------------------------------------
                                             20.433254   data required time
                                             -2.968690   data arrival time
---------------------------------------------------------------------------------------------
                                             17.464563   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002848    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000036    0.000018    1.000018 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.164314    1.078809    2.078827 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164314    0.000071    2.078899 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.908248    0.857785    2.936683 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.910222    0.035189    2.971872 ^ i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              2.971872   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.522367   20.436905   library setup time
                                             20.436905   data required time
---------------------------------------------------------------------------------------------
                                             20.436905   data required time
                                             -2.971872   data arrival time
---------------------------------------------------------------------------------------------
                                             17.465033   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164265    0.000071    2.078855 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.904166    0.853342    2.932197 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.905950    0.033462    2.965659 ^ i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              2.965659   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.522209   20.433390   library setup time
                                             20.433390   data required time
---------------------------------------------------------------------------------------------
                                             20.433390   data required time
                                             -2.965659   data arrival time
---------------------------------------------------------------------------------------------
                                             17.467730   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164265    0.000071    2.078855 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.904166    0.853342    2.932197 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.906295    0.036445    2.968642 ^ i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              2.968642   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.522230   20.437038   library setup time
                                             20.437038   data required time
---------------------------------------------------------------------------------------------
                                             20.437038   data required time
                                             -2.968642   data arrival time
---------------------------------------------------------------------------------------------
                                             17.468397   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002234    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002343    0.089979    1.001341    2.001351 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.089979    0.000009    2.001360 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044729    0.225262    0.371140    2.372500 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.225266    0.001313    2.373813 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605188    0.642915    0.528635    2.902448 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.656266    0.074476    2.976924 v i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              2.976924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.542399   20.446945   library setup time
                                             20.446945   data required time
---------------------------------------------------------------------------------------------
                                             20.446945   data required time
                                             -2.976924   data arrival time
---------------------------------------------------------------------------------------------
                                             17.470022   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001918    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.167526    1.076987    2.076994 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.167526    0.000032    2.077026 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.945125    0.890032    2.967058 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.946205    0.026708    2.993766 ^ i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              2.993766   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.524424   20.464922   library setup time
                                             20.464922   data required time
---------------------------------------------------------------------------------------------
                                             20.464922   data required time
                                             -2.993766   data arrival time
---------------------------------------------------------------------------------------------
                                             17.471157   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002285    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000023    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.169395    1.083263    2.083275 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.169395    0.000097    2.083372 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.895022    0.846688    2.930060 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.897011    0.035202    2.965262 ^ i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              2.965262   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.521907   20.437363   library setup time
                                             20.437363   data required time
---------------------------------------------------------------------------------------------
                                             20.437363   data required time
                                             -2.965262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.472101   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001918    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.167526    1.076987    2.076994 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.167526    0.000032    2.077026 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.945125    0.890032    2.967058 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.946728    0.032360    2.999418 ^ i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              2.999418   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.524480   20.472212   library setup time
                                             20.472212   data required time
---------------------------------------------------------------------------------------------
                                             20.472212   data required time
                                             -2.999418   data arrival time
---------------------------------------------------------------------------------------------
                                             17.472794   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002285    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000023    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.169395    1.083263    2.083275 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.169395    0.000097    2.083372 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.895022    0.846688    2.930060 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.896525    0.030739    2.960799 ^ i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              2.960799   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.521881   20.433718   library setup time
                                             20.433718   data required time
---------------------------------------------------------------------------------------------
                                             20.433718   data required time
                                             -2.960799   data arrival time
---------------------------------------------------------------------------------------------
                                             17.472918   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002848    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000036    0.000018    1.000018 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.164314    1.078809    2.078827 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164314    0.000071    2.078899 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.908248    0.857785    2.936683 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.912178    0.048998    2.985682 ^ i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              2.985682   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.522511   20.458933   library setup time
                                             20.458933   data required time
---------------------------------------------------------------------------------------------
                                             20.458933   data required time
                                             -2.985682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.473251   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002848    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000036    0.000018    1.000018 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.164314    1.078809    2.078827 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164314    0.000071    2.078899 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.908248    0.857785    2.936683 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.912678    0.051895    2.988579 ^ i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              2.988579   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.522546   20.462980   library setup time
                                             20.462980   data required time
---------------------------------------------------------------------------------------------
                                             20.462980   data required time
                                             -2.988579   data arrival time
---------------------------------------------------------------------------------------------
                                             17.474401   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164265    0.000071    2.078855 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.904166    0.853342    2.932197 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.908532    0.051458    2.983655 ^ i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              2.983655   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.522384   20.459059   library setup time
                                             20.459059   data required time
---------------------------------------------------------------------------------------------
                                             20.459059   data required time
                                             -2.983655   data arrival time
---------------------------------------------------------------------------------------------
                                             17.475405   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002234    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002343    0.089979    1.001341    2.001351 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.089979    0.000009    2.001360 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044729    0.225262    0.371140    2.372500 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.225266    0.001313    2.373813 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605188    0.642915    0.528635    2.902448 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.660951    0.085677    2.988124 v i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              2.988124   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.543503   20.463930   library setup time
                                             20.463930   data required time
---------------------------------------------------------------------------------------------
                                             20.463930   data required time
                                             -2.988124   data arrival time
---------------------------------------------------------------------------------------------
                                             17.475805   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164265    0.000071    2.078855 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.904166    0.853342    2.932197 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.909107    0.054599    2.986796 ^ i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              2.986796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.522421   20.463104   library setup time
                                             20.463104   data required time
---------------------------------------------------------------------------------------------
                                             20.463104   data required time
                                             -2.986796   data arrival time
---------------------------------------------------------------------------------------------
                                             17.476309   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001918    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.167526    1.076987    2.076994 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.167526    0.000032    2.077026 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.945125    0.890032    2.967058 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.947406    0.038386    3.005444 ^ i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              3.005444   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.524565   20.482868   library setup time
                                             20.482868   data required time
---------------------------------------------------------------------------------------------
                                             20.482868   data required time
                                             -3.005444   data arrival time
---------------------------------------------------------------------------------------------
                                             17.477423   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000014    1.000014 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.168812    1.082758    2.082772 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.168812    0.000089    2.082861 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.879416    0.842841    2.925702 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.880527    0.026144    2.951846 ^ i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              2.951846   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.521324   20.434275   library setup time
                                             20.434275   data required time
---------------------------------------------------------------------------------------------
                                             20.434275   data required time
                                             -2.951846   data arrival time
---------------------------------------------------------------------------------------------
                                             17.482430   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000014    1.000014 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.168812    1.082758    2.082772 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.168812    0.000089    2.082861 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.879416    0.842841    2.925702 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.880827    0.029368    2.955070 ^ i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              2.955070   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.521344   20.437925   library setup time
                                             20.437925   data required time
---------------------------------------------------------------------------------------------
                                             20.437925   data required time
                                             -2.955070   data arrival time
---------------------------------------------------------------------------------------------
                                             17.482855   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001918    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.167526    1.076987    2.076994 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.167526    0.000032    2.077026 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.945125    0.890032    2.967058 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.947470    0.038907    3.005965 ^ i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              3.005965   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.524606   20.489029   library setup time
                                             20.489029   data required time
---------------------------------------------------------------------------------------------
                                             20.489029   data required time
                                             -3.005965   data arrival time
---------------------------------------------------------------------------------------------
                                             17.483065   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002817    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000036    0.000018    1.000018 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.164370    1.078858    2.078876 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164370    0.000072    2.078948 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.926966    0.873502    2.952451 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.928140    0.027594    2.980045 ^ i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              2.980045   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.523795   20.465549   library setup time
                                             20.465549   data required time
---------------------------------------------------------------------------------------------
                                             20.465549   data required time
                                             -2.980045   data arrival time
---------------------------------------------------------------------------------------------
                                             17.485504   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002366    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000024    0.000012    1.000012 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078201    2.078213 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163633    0.000071    2.078284 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.862618    0.726939    2.805223 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.933764    0.190492    2.995715 ^ i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              2.995715   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.524090   20.483341   library setup time
                                             20.483341   data required time
---------------------------------------------------------------------------------------------
                                             20.483341   data required time
                                             -2.995715   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487625   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002817    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000036    0.000018    1.000018 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.164370    1.078858    2.078876 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164370    0.000072    2.078948 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.926966    0.873502    2.952451 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.928503    0.031448    2.983898 ^ i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              2.983898   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.523846   20.472845   library setup time
                                             20.472845   data required time
---------------------------------------------------------------------------------------------
                                             20.472845   data required time
                                             -2.983898   data arrival time
---------------------------------------------------------------------------------------------
                                             17.488947   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000014    1.000014 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.168812    1.082758    2.082772 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.168812    0.000089    2.082861 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.879416    0.842841    2.925702 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.882745    0.044433    2.970135 ^ i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              2.970135   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.521486   20.459955   library setup time
                                             20.459955   data required time
---------------------------------------------------------------------------------------------
                                             20.459955   data required time
                                             -2.970135   data arrival time
---------------------------------------------------------------------------------------------
                                             17.489822   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002817    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000036    0.000018    1.000018 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.164370    1.078858    2.078876 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164370    0.000072    2.078948 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.926966    0.873502    2.952451 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.929651    0.041180    2.993631 ^ i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              2.993631   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.523947   20.483486   library setup time
                                             20.483486   data required time
---------------------------------------------------------------------------------------------
                                             20.483486   data required time
                                             -2.993631   data arrival time
---------------------------------------------------------------------------------------------
                                             17.489855   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000014    1.000014 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.168812    1.082758    2.082772 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.168812    0.000089    2.082861 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.879416    0.842841    2.925702 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.883184    0.047155    2.972857 ^ i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              2.972857   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.521519   20.464006   library setup time
                                             20.464006   data required time
---------------------------------------------------------------------------------------------
                                             20.464006   data required time
                                             -2.972857   data arrival time
---------------------------------------------------------------------------------------------
                                             17.491148   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002366    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000024    0.000012    1.000012 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078201    2.078213 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163633    0.000071    2.078284 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.862618    0.726939    2.805223 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.935442    0.192686    2.997910 ^ i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              2.997910   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.524188   20.489447   library setup time
                                             20.489447   data required time
---------------------------------------------------------------------------------------------
                                             20.489447   data required time
                                             -2.997910   data arrival time
---------------------------------------------------------------------------------------------
                                             17.491537   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002817    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000036    0.000018    1.000018 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.164370    1.078858    2.078876 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164370    0.000072    2.078948 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.926966    0.873502    2.952451 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.930105    0.044391    2.996842 ^ i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              2.996842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.524002   20.489634   library setup time
                                             20.489634   data required time
---------------------------------------------------------------------------------------------
                                             20.489634   data required time
                                             -2.996842   data arrival time
---------------------------------------------------------------------------------------------
                                             17.492792   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000036    0.000018    1.000018 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164265    0.000071    2.078855 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.924073    0.833904    2.912759 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.924995    0.025367    2.938127 ^ i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              2.938127   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.522872   20.432726   library setup time
                                             20.432726   data required time
---------------------------------------------------------------------------------------------
                                             20.432726   data required time
                                             -2.938127   data arrival time
---------------------------------------------------------------------------------------------
                                             17.494600   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000036    0.000018    1.000018 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164265    0.000071    2.078855 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.924073    0.833904    2.912759 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.925250    0.028545    2.941304 ^ i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              2.941304   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.522890   20.436380   library setup time
                                             20.436380   data required time
---------------------------------------------------------------------------------------------
                                             20.436380   data required time
                                             -2.941304   data arrival time
---------------------------------------------------------------------------------------------
                                             17.495075   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002848    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000036    0.000018    1.000018 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.164314    1.078809    2.078827 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164314    0.000071    2.078899 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.908248    0.857785    2.936683 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.909227    0.025032    2.961715 ^ i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              2.961715   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.523137   20.466209   library setup time
                                             20.466209   data required time
---------------------------------------------------------------------------------------------
                                             20.466209   data required time
                                             -2.961715   data arrival time
---------------------------------------------------------------------------------------------
                                             17.504494   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002848    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000036    0.000018    1.000018 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.164314    1.078809    2.078827 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164314    0.000071    2.078899 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.908248    0.857785    2.936683 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.911195    0.042676    2.979359 ^ i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              2.979359   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.523305   20.484127   library setup time
                                             20.484127   data required time
---------------------------------------------------------------------------------------------
                                             20.484127   data required time
                                             -2.979359   data arrival time
---------------------------------------------------------------------------------------------
                                             17.504768   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164265    0.000071    2.078855 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.904166    0.853342    2.932197 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.905331    0.027208    2.959405 ^ i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              2.959405   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.523002   20.466343   library setup time
                                             20.466343   data required time
---------------------------------------------------------------------------------------------
                                             20.466343   data required time
                                             -2.959405   data arrival time
---------------------------------------------------------------------------------------------
                                             17.506939   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164265    0.000071    2.078855 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.904166    0.853342    2.932197 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.907454    0.044917    2.977114 ^ i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              2.977114   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.523175   20.484259   library setup time
                                             20.484259   data required time
---------------------------------------------------------------------------------------------
                                             20.484259   data required time
                                             -2.977114   data arrival time
---------------------------------------------------------------------------------------------
                                             17.507145   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002848    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000036    0.000018    1.000018 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.164314    1.078809    2.078827 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164314    0.000071    2.078899 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.908248    0.857785    2.936683 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.911625    0.045565    2.982249 ^ i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              2.982249   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.523359   20.490276   library setup time
                                             20.490276   data required time
---------------------------------------------------------------------------------------------
                                             20.490276   data required time
                                             -2.982249   data arrival time
---------------------------------------------------------------------------------------------
                                             17.508028   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164265    0.000071    2.078855 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.904166    0.853342    2.932197 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.907912    0.047820    2.980017 ^ i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              2.980017   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.523230   20.490406   library setup time
                                             20.490406   data required time
---------------------------------------------------------------------------------------------
                                             20.490406   data required time
                                             -2.980017   data arrival time
---------------------------------------------------------------------------------------------
                                             17.510389   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002285    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000023    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.169395    1.083263    2.083275 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.169395    0.000097    2.083372 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.895022    0.846688    2.930060 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.896033    0.025361    2.955421 ^ i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              2.955421   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.522678   20.466667   library setup time
                                             20.466667   data required time
---------------------------------------------------------------------------------------------
                                             20.466667   data required time
                                             -2.955421   data arrival time
---------------------------------------------------------------------------------------------
                                             17.511246   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002848    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000036    0.000018    1.000018 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.164314    1.078809    2.078827 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164314    0.000071    2.078899 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.908248    0.857785    2.936683 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.909237    0.025162    2.961845 ^ i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              2.961845   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.523175   20.473516   library setup time
                                             20.473516   data required time
---------------------------------------------------------------------------------------------
                                             20.473516   data required time
                                             -2.961845   data arrival time
---------------------------------------------------------------------------------------------
                                             17.511671   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002285    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000023    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.169395    1.083263    2.083275 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.169395    0.000097    2.083372 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.895022    0.846688    2.930060 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.896359    0.029052    2.959112 ^ i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              2.959112   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.522727   20.473965   library setup time
                                             20.473965   data required time
---------------------------------------------------------------------------------------------
                                             20.473965   data required time
                                             -2.959112   data arrival time
---------------------------------------------------------------------------------------------
                                             17.514853   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002835    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.165249    1.079635    2.079654 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165249    0.000073    2.079726 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.835218    0.807293    2.887019 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.837075    0.032730    2.919749 ^ i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              2.919749   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.519812   20.435787   library setup time
                                             20.435787   data required time
---------------------------------------------------------------------------------------------
                                             20.435787   data required time
                                             -2.919749   data arrival time
---------------------------------------------------------------------------------------------
                                             17.516039   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002835    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.165249    1.079635    2.079654 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165249    0.000073    2.079726 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.835218    0.807293    2.887019 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.837464    0.035877    2.922896 ^ i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              2.922896   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.519835   20.439436   library setup time
                                             20.439436   data required time
---------------------------------------------------------------------------------------------
                                             20.439436   data required time
                                             -2.922896   data arrival time
---------------------------------------------------------------------------------------------
                                             17.516541   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002793    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164265    0.000071    2.078855 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.904166    0.853342    2.932197 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.905118    0.024664    2.956861 ^ i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              2.956861   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.523032   20.473660   library setup time
                                             20.473660   data required time
---------------------------------------------------------------------------------------------
                                             20.473660   data required time
                                             -2.956861   data arrival time
---------------------------------------------------------------------------------------------
                                             17.516798   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002234    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002343    0.089979    1.001341    2.001351 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.089979    0.000009    2.001360 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044729    0.225262    0.371140    2.372500 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.225266    0.001313    2.373813 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605188    0.642915    0.528635    2.902448 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.649369    0.053234    2.955682 v i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              2.955682   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.541059   20.472578   library setup time
                                             20.472578   data required time
---------------------------------------------------------------------------------------------
                                             20.472578   data required time
                                             -2.955682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.516895   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000014    1.000014 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.168812    1.082758    2.082772 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.168812    0.000089    2.082861 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.879416    0.842841    2.925702 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.880285    0.023193    2.948895 ^ i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              2.948895   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.522130   20.467216   library setup time
                                             20.467216   data required time
---------------------------------------------------------------------------------------------
                                             20.467216   data required time
                                             -2.948895   data arrival time
---------------------------------------------------------------------------------------------
                                             17.518322   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000014    1.000014 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.168812    1.082758    2.082772 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.168812    0.000089    2.082861 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.879416    0.842841    2.925702 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.881958    0.039027    2.964729 ^ i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              2.964729   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.522288   20.485146   library setup time
                                             20.485146   data required time
---------------------------------------------------------------------------------------------
                                             20.485146   data required time
                                             -2.964729   data arrival time
---------------------------------------------------------------------------------------------
                                             17.520416   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002366    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000024    0.000012    1.000012 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078201    2.078213 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163633    0.000071    2.078284 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.862618    0.726939    2.805223 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.883007    0.107124    2.912347 ^ i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              2.912347   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.521411   20.434189   library setup time
                                             20.434189   data required time
---------------------------------------------------------------------------------------------
                                             20.434189   data required time
                                             -2.912347   data arrival time
---------------------------------------------------------------------------------------------
                                             17.521841   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002285    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000023    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.169395    1.083263    2.083275 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.169395    0.000097    2.083372 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.895022    0.846688    2.930060 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.896733    0.032729    2.962789 ^ i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              2.962789   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.522802   20.484631   library setup time
                                             20.484631   data required time
---------------------------------------------------------------------------------------------
                                             20.484631   data required time
                                             -2.962789   data arrival time
---------------------------------------------------------------------------------------------
                                             17.521843   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000014    1.000014 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.168812    1.082758    2.082772 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.168812    0.000089    2.082861 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.879416    0.842841    2.925702 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.880571    0.026642    2.952344 ^ i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              2.952344   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.522178   20.474514   library setup time
                                             20.474514   data required time
---------------------------------------------------------------------------------------------
                                             20.474514   data required time
                                             -2.952344   data arrival time
---------------------------------------------------------------------------------------------
                                             17.522169   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002366    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000024    0.000012    1.000012 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078201    2.078213 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163633    0.000071    2.078284 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.862618    0.726939    2.805223 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.884204    0.109881    2.915104 ^ i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              2.915104   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.521462   20.437809   library setup time
                                             20.437809   data required time
---------------------------------------------------------------------------------------------
                                             20.437809   data required time
                                             -2.915104   data arrival time
---------------------------------------------------------------------------------------------
                                             17.522703   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000014    1.000014 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.168812    1.082758    2.082772 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.168812    0.000089    2.082861 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.879416    0.842841    2.925702 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.882352    0.041826    2.967528 ^ i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              2.967528   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.522340   20.491297   library setup time
                                             20.491297   data required time
---------------------------------------------------------------------------------------------
                                             20.491297   data required time
                                             -2.967528   data arrival time
---------------------------------------------------------------------------------------------
                                             17.523767   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002285    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000023    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.169395    1.083263    2.083275 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.169395    0.000097    2.083372 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.895022    0.846688    2.930060 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.896971    0.034858    2.964918 ^ i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              2.964918   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.522849   20.490786   library setup time
                                             20.490786   data required time
---------------------------------------------------------------------------------------------
                                             20.490786   data required time
                                             -2.964918   data arrival time
---------------------------------------------------------------------------------------------
                                             17.525869   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002835    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.165249    1.079635    2.079654 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165249    0.000073    2.079726 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.835218    0.807293    2.887019 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.839250    0.047507    2.934526 ^ i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              2.934526   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.519973   20.461470   library setup time
                                             20.461470   data required time
---------------------------------------------------------------------------------------------
                                             20.461470   data required time
                                             -2.934526   data arrival time
---------------------------------------------------------------------------------------------
                                             17.526943   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000036    0.000018    1.000018 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164265    0.000071    2.078855 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.924073    0.833904    2.912759 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.925026    0.025780    2.938539 ^ i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              2.938539   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.523687   20.465658   library setup time
                                             20.465658   data required time
---------------------------------------------------------------------------------------------
                                             20.465658   data required time
                                             -2.938539   data arrival time
---------------------------------------------------------------------------------------------
                                             17.527119   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002234    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002343    0.089979    1.001341    2.001351 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.089979    0.000009    2.001360 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044729    0.225262    0.371140    2.372500 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.225266    0.001313    2.373813 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605188    0.642915    0.528635    2.902448 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.644447    0.027031    2.929478 v i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.929478   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.539903   20.456789   library setup time
                                             20.456789   data required time
---------------------------------------------------------------------------------------------
                                             20.456789   data required time
                                             -2.929478   data arrival time
---------------------------------------------------------------------------------------------
                                             17.527309   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002835    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.165249    1.079635    2.079654 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165249    0.000073    2.079726 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.835218    0.807293    2.887019 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.839723    0.050095    2.937114 ^ i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              2.937114   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.520007   20.465517   library setup time
                                             20.465517   data required time
---------------------------------------------------------------------------------------------
                                             20.465517   data required time
                                             -2.937114   data arrival time
---------------------------------------------------------------------------------------------
                                             17.528404   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000036    0.000018    1.000018 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164265    0.000071    2.078855 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.924073    0.833904    2.912759 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.925310    0.029243    2.942002 ^ i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              2.942002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.523735   20.472958   library setup time
                                             20.472958   data required time
---------------------------------------------------------------------------------------------
                                             20.472958   data required time
                                             -2.942002   data arrival time
---------------------------------------------------------------------------------------------
                                             17.530954   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002797    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000036    0.000018    1.000018 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164265    0.000071    2.078855 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.806433    0.790168    2.869024 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.807638    0.026021    2.895045 ^ i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              2.895045   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041977   21.205599 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.955599   clock uncertainty
                                  0.000000   20.955599   clock reconvergence pessimism
                                 -0.518788   20.436810   library setup time
                                             20.436810   data required time
---------------------------------------------------------------------------------------------
                                             20.436810   data required time
                                             -2.895045   data arrival time
---------------------------------------------------------------------------------------------
                                             17.541765   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002797    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000036    0.000018    1.000018 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164265    0.000071    2.078855 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.806433    0.790168    2.869024 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.807824    0.027895    2.896919 ^ i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              2.896919   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045649   21.209270 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.959270   clock uncertainty
                                  0.000000   20.959270   clock reconvergence pessimism
                                 -0.518804   20.440468   library setup time
                                             20.440468   data required time
---------------------------------------------------------------------------------------------
                                             20.440468   data required time
                                             -2.896919   data arrival time
---------------------------------------------------------------------------------------------
                                             17.543549   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002797    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000036    0.000018    1.000018 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164265    0.000071    2.078855 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.806433    0.790168    2.869024 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.809795    0.042680    2.911704 ^ i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              2.911704   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821   21.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.981443   clock uncertainty
                                  0.000000   20.981443   clock reconvergence pessimism
                                 -0.518948   20.462494   library setup time
                                             20.462494   data required time
---------------------------------------------------------------------------------------------
                                             20.462494   data required time
                                             -2.911704   data arrival time
---------------------------------------------------------------------------------------------
                                             17.550791   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002797    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000036    0.000018    1.000018 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164265    0.000071    2.078855 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.806433    0.790168    2.869024 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.810181    0.044962    2.913986 ^ i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              2.913986   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005041   20.294479 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141   21.163620 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071903   21.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.985525   clock uncertainty
                                  0.000000   20.985525   clock reconvergence pessimism
                                 -0.518979   20.466547   library setup time
                                             20.466547   data required time
---------------------------------------------------------------------------------------------
                                             20.466547   data required time
                                             -2.913986   data arrival time
---------------------------------------------------------------------------------------------
                                             17.552561   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002835    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.165249    1.079635    2.079654 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165249    0.000073    2.079726 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.835218    0.807293    2.887019 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.836383    0.026117    2.913136 ^ i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              2.913136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.520602   20.468744   library setup time
                                             20.468744   data required time
---------------------------------------------------------------------------------------------
                                             20.468744   data required time
                                             -2.913136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.555607   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002366    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000024    0.000012    1.000012 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078201    2.078213 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163633    0.000071    2.078284 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.862618    0.726939    2.805223 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.882525    0.105990    2.911213 ^ i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              2.911213   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.522208   20.467138   library setup time
                                             20.467138   data required time
---------------------------------------------------------------------------------------------
                                             20.467138   data required time
                                             -2.911213   data arrival time
---------------------------------------------------------------------------------------------
                                             17.555925   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002835    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.165249    1.079635    2.079654 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165249    0.000073    2.079726 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.835218    0.807293    2.887019 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.838331    0.041970    2.928988 ^ i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              2.928988   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.520769   20.486664   library setup time
                                             20.486664   data required time
---------------------------------------------------------------------------------------------
                                             20.486664   data required time
                                             -2.928988   data arrival time
---------------------------------------------------------------------------------------------
                                             17.557674   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002366    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000024    0.000012    1.000012 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.163633    1.078201    2.078213 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163633    0.000071    2.078284 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.862618    0.726939    2.805223 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.884087    0.109615    2.914839 ^ i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              2.914839   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.522300   20.474390   library setup time
                                             20.474390   data required time
---------------------------------------------------------------------------------------------
                                             20.474390   data required time
                                             -2.914839   data arrival time
---------------------------------------------------------------------------------------------
                                             17.559553   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002835    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.165249    1.079635    2.079654 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165249    0.000073    2.079726 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.835218    0.807293    2.887019 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.838637    0.043895    2.930914 ^ i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              2.930914   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.520819   20.492817   library setup time
                                             20.492817   data required time
---------------------------------------------------------------------------------------------
                                             20.492817   data required time
                                             -2.930914   data arrival time
---------------------------------------------------------------------------------------------
                                             17.561903   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002835    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.165249    1.079635    2.079654 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165249    0.000073    2.079726 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.835218    0.807293    2.887019 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.835930    0.020548    2.907567 ^ i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              2.907567   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.520624   20.476068   library setup time
                                             20.476068   data required time
---------------------------------------------------------------------------------------------
                                             20.476068   data required time
                                             -2.907567   data arrival time
---------------------------------------------------------------------------------------------
                                             17.568501   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002797    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000036    0.000018    1.000018 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164265    0.000071    2.078855 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.806433    0.790168    2.869024 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.809155    0.038564    2.907588 ^ i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              2.907588   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128   21.257431 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.007433   clock uncertainty
                                  0.000000   21.007433   clock reconvergence pessimism
                                 -0.519754   20.487680   library setup time
                                             20.487680   data required time
---------------------------------------------------------------------------------------------
                                             20.487680   data required time
                                             -2.907588   data arrival time
---------------------------------------------------------------------------------------------
                                             17.580091   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002797    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000036    0.000018    1.000018 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164265    0.000071    2.078855 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.806433    0.790168    2.869024 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.807115    0.019717    2.888741 ^ i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              2.888741   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041   21.239346 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.989346   clock uncertainty
                                  0.000000   20.989346   clock reconvergence pessimism
                                 -0.519584   20.469761   library setup time
                                             20.469761   data required time
---------------------------------------------------------------------------------------------
                                             20.469761   data required time
                                             -2.888741   data arrival time
---------------------------------------------------------------------------------------------
                                             17.581020   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002797    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000036    0.000018    1.000018 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164265    0.000071    2.078855 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.806433    0.790168    2.869024 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.809470    0.040648    2.909672 ^ i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              2.909672   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331   21.263636 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.013636   clock uncertainty
                                  0.000000   21.013636   clock reconvergence pessimism
                                 -0.519804   20.493832   library setup time
                                             20.493832   data required time
---------------------------------------------------------------------------------------------
                                             20.493832   data required time
                                             -2.909672   data arrival time
---------------------------------------------------------------------------------------------
                                             17.584160   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002797    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000036    0.000018    1.000018 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.164265    1.078766    2.078784 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164265    0.000071    2.078855 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.806433    0.790168    2.869024 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.807229    0.021262    2.890286 ^ i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              2.890286   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089386   21.246691 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.996691   clock uncertainty
                                  0.000000   20.996691   clock reconvergence pessimism
                                 -0.519625   20.477066   library setup time
                                             20.477066   data required time
---------------------------------------------------------------------------------------------
                                             20.477066   data required time
                                             -2.890286   data arrival time
---------------------------------------------------------------------------------------------
                                             17.586781   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002435    0.000000    0.000000    1.000000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000020    0.000010    1.000010 v input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.073118    0.265397    0.382450    1.382460 v input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.266424    0.013612    1.396072 v _378_/B (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.222016    0.658554    2.054626 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.222099    0.004080    2.058705 v _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              2.058705   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.989887    0.085995   21.243299 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.993299   clock uncertainty
                                  0.000000   20.993299   clock reconvergence pessimism
                                 -0.093778   20.899521   library setup time
                                             20.899521   data required time
---------------------------------------------------------------------------------------------
                                             20.899521   data required time
                                             -2.058705   data arrival time
---------------------------------------------------------------------------------------------
                                             18.840816   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (recovery check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001921    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000015    0.000007    1.000007 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002056    0.101292    1.082889    2.082897 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.101292    0.000007    2.082904 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.009653    0.121185    0.233248    2.316152 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.121185    0.000321    2.316473 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.015275    0.122468    0.153274    2.469747 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.122513    0.000693    2.470441 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.470441   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282661   20.289438 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841   20.297279 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860025   21.157305 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.989887    0.085995   21.243299 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.993299   clock uncertainty
                                  0.000000   20.993299   clock reconvergence pessimism
                                  0.750622   21.743923   library recovery time
                                             21.743923   data required time
---------------------------------------------------------------------------------------------
                                             21.743923   data required time
                                             -2.470441   data arrival time
---------------------------------------------------------------------------------------------
                                             19.273483   slack (MET)



