Flow report for half_adder
Tue Oct 18 21:36:55 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Flow Summary                                                                       ;
+------------------------------------+-----------------------------------------------+
; Flow Status                        ; Successful - Tue Oct 18 21:36:55 2011         ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; half_adder                                    ;
; Top-level Entity Name              ; half_adder                                    ;
; Family                             ; Cyclone II                                    ;
; Device                             ; EP2C8Q208C8                                   ;
; Timing Models                      ; Final                                         ;
; Met timing requirements            ; Yes                                           ;
; Total logic elements               ; 2 / 8,256 ( < 1 % )                           ;
;     Total combinational functions  ; 2 / 8,256 ( < 1 % )                           ;
;     Dedicated logic registers      ; 0 / 8,256 ( 0 % )                             ;
; Total registers                    ; 0                                             ;
; Total pins                         ; 4 / 138 ( 3 % )                               ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0 / 165,888 ( 0 % )                           ;
; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % )                                ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                 ;
+------------------------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/18/2011 21:36:28 ;
; Main task         ; Compilation         ;
; Revision Name     ; half_adder          ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                   ;
+--------------------------------------+------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                        ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 963365942615.131894498804160 ; --            ; --          ; --             ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; counter_tb.vt                ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                  ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)    ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE              ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                       ; 1 ns                         ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                           ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                            ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; 16764057                     ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE               ; SOURCE                       ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS   ; Off                          ; --            ; --          ; eda_blast_fpga ;
+--------------------------------------+------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:02     ; 1.0                     ; 163 MB              ; 00:00:02                           ;
; Fitter                  ; 00:00:06     ; 1.0                     ; 184 MB              ; 00:00:05                           ;
; Assembler               ; 00:00:03     ; 1.0                     ; 162 MB              ; 00:00:02                           ;
; Classic Timing Analyzer ; 00:00:02     ; 1.0                     ; 116 MB              ; 00:00:01                           ;
; EDA Netlist Writer      ; 00:00:01     ; 1.0                     ; 129 MB              ; 00:00:01                           ;
; Total                   ; 00:00:14     ; --                      ; --                  ; 00:00:11                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+-------------------------+------------------+------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis    ; flanix           ; Windows XP ; 5.1        ; i1586          ;
; Fitter                  ; flanix           ; Windows XP ; 5.1        ; i1586          ;
; Assembler               ; flanix           ; Windows XP ; 5.1        ; i1586          ;
; Classic Timing Analyzer ; flanix           ; Windows XP ; 5.1        ; i1586          ;
; EDA Netlist Writer      ; flanix           ; Windows XP ; 5.1        ; i1586          ;
+-------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off half_adder -c half_adder
quartus_fit --read_settings_files=off --write_settings_files=off half_adder -c half_adder
quartus_asm --read_settings_files=off --write_settings_files=off half_adder -c half_adder
quartus_tan --read_settings_files=off --write_settings_files=off half_adder -c half_adder --timing_analysis_only
quartus_eda --read_settings_files=off --write_settings_files=off half_adder -c half_adder



