<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_2_udp_microblaze_0_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_mig_7series_0_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_lmb_bram_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_clk_wiz_0_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_xbar_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_udp_dlmb_bram_if_cntlr_0_synth_1"/>
	</Run>
	<Run Id="design_2_udp_ten_gig_eth_mac_0_1_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_ten_gig_eth_mac_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_axi_fifo_mm_s_0_1_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_axi_fifo_mm_s_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_clk_wiz_1_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_microblaze_0_axi_intc_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_2_udp_microblaze_0_0_synth_1"/>
		<Parent Id="design_2_udp_mig_7series_0_0_synth_1"/>
		<Parent Id="design_2_udp_lmb_bram_0_synth_1"/>
		<Parent Id="design_2_udp_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_2_udp_xbar_0_synth_1"/>
		<Parent Id="design_2_udp_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_2_udp_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_2_udp_ten_gig_eth_mac_0_1_synth_1"/>
		<Parent Id="design_2_udp_axi_fifo_mm_s_0_1_synth_1"/>
		<Parent Id="design_2_udp_clk_wiz_1_0_synth_1"/>
		<Parent Id="design_2_udp_microblaze_0_axi_intc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="design_2_udp_microblaze_0_0_synth_1"/>
		<Parent Id="design_2_udp_mig_7series_0_0_synth_1"/>
		<Parent Id="design_2_udp_lmb_bram_0_synth_1"/>
		<Parent Id="design_2_udp_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_2_udp_xbar_0_synth_1"/>
		<Parent Id="design_2_udp_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_2_udp_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_2_udp_ten_gig_eth_mac_0_1_synth_1"/>
		<Parent Id="design_2_udp_axi_fifo_mm_s_0_1_synth_1"/>
		<Parent Id="design_2_udp_clk_wiz_1_0_synth_1"/>
		<Parent Id="design_2_udp_microblaze_0_axi_intc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

