
mux_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b03c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  0800b1e0  0800b1e0  0000c1e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b6ac  0800b6ac  0000d1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b6ac  0800b6ac  0000c6ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b6b4  0800b6b4  0000d1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b6b4  0800b6b4  0000c6b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b6b8  0800b6b8  0000c6b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800b6bc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000530  200001e0  0800b89c  0000d1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000710  0800b89c  0000d710  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000102ec  00000000  00000000  0000d210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023bd  00000000  00000000  0001d4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f20  00000000  00000000  0001f8c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bdb  00000000  00000000  000207e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018969  00000000  00000000  000213bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001137b  00000000  00000000  00039d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c8d4  00000000  00000000  0004b09f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7973  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054fc  00000000  00000000  000e79b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003e  00000000  00000000  000eceb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b1c4 	.word	0x0800b1c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800b1c4 	.word	0x0800b1c4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <setMuxChannel>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void setMuxChannel(uint8_t ch)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
    if(ch >= 16) return;
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	2b0f      	cmp	r3, #15
 800103e:	d82b      	bhi.n	8001098 <setMuxChannel+0x68>

    HAL_GPIO_WritePin(GPIOB, S0_Pin, (ch & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	b2db      	uxtb	r3, r3
 8001048:	461a      	mov	r2, r3
 800104a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800104e:	4814      	ldr	r0, [pc, #80]	@ (80010a0 <setMuxChannel+0x70>)
 8001050:	f003 f878 	bl	8004144 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, S1_Pin, (ch & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	105b      	asrs	r3, r3, #1
 8001058:	b2db      	uxtb	r3, r3
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	461a      	mov	r2, r3
 8001062:	2104      	movs	r1, #4
 8001064:	480e      	ldr	r0, [pc, #56]	@ (80010a0 <setMuxChannel+0x70>)
 8001066:	f003 f86d 	bl	8004144 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, S2_Pin, (ch & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	109b      	asrs	r3, r3, #2
 800106e:	b2db      	uxtb	r3, r3
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	b2db      	uxtb	r3, r3
 8001076:	461a      	mov	r2, r3
 8001078:	2102      	movs	r1, #2
 800107a:	4809      	ldr	r0, [pc, #36]	@ (80010a0 <setMuxChannel+0x70>)
 800107c:	f003 f862 	bl	8004144 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, S3_Pin, (ch & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	10db      	asrs	r3, r3, #3
 8001084:	b2db      	uxtb	r3, r3
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	b2db      	uxtb	r3, r3
 800108c:	461a      	mov	r2, r3
 800108e:	2101      	movs	r1, #1
 8001090:	4803      	ldr	r0, [pc, #12]	@ (80010a0 <setMuxChannel+0x70>)
 8001092:	f003 f857 	bl	8004144 <HAL_GPIO_WritePin>
 8001096:	e000      	b.n	800109a <setMuxChannel+0x6a>
    if(ch >= 16) return;
 8001098:	bf00      	nop
}
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	40020400 	.word	0x40020400

080010a4 <main_pid_loop>:

void main_pid_loop(void){
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0

}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
	...

080010b4 <lookup_pwm_for_cps>:



uint16_t lookup_pwm_for_cps(uint32_t target_cps, uint8_t motor_num)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b089      	sub	sp, #36	@ 0x24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	460b      	mov	r3, r1
 80010be:	70fb      	strb	r3, [r7, #3]
    // Handle edge cases
    if(target_cps == 0) return 0;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d101      	bne.n	80010ca <lookup_pwm_for_cps+0x16>
 80010c6:	2300      	movs	r3, #0
 80010c8:	e0ae      	b.n	8001228 <lookup_pwm_for_cps+0x174>

    if(target_cps <= MIN_STABLE_CPS) {
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f640 32d5 	movw	r2, #3029	@ 0xbd5
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d806      	bhi.n	80010e2 <lookup_pwm_for_cps+0x2e>
        return (motor_num == 1) ? MOTOR_LOOKUP_TABLE[0].pwm_motor1 : MOTOR_LOOKUP_TABLE[0].pwm_motor2;
 80010d4:	78fb      	ldrb	r3, [r7, #3]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d101      	bne.n	80010de <lookup_pwm_for_cps+0x2a>
 80010da:	23c8      	movs	r3, #200	@ 0xc8
 80010dc:	e0a4      	b.n	8001228 <lookup_pwm_for_cps+0x174>
 80010de:	23c8      	movs	r3, #200	@ 0xc8
 80010e0:	e0a2      	b.n	8001228 <lookup_pwm_for_cps+0x174>
    }

    if(target_cps >= MAX_STABLE_CPS) {
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f242 0299 	movw	r2, #8345	@ 0x2099
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d908      	bls.n	80010fe <lookup_pwm_for_cps+0x4a>
        return (motor_num == 1) ? MOTOR_LOOKUP_TABLE[LOOKUP_TABLE_SIZE-1].pwm_motor1 :
 80010ec:	78fb      	ldrb	r3, [r7, #3]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d102      	bne.n	80010f8 <lookup_pwm_for_cps+0x44>
 80010f2:	f240 335b 	movw	r3, #859	@ 0x35b
 80010f6:	e097      	b.n	8001228 <lookup_pwm_for_cps+0x174>
 80010f8:	f240 33c6 	movw	r3, #966	@ 0x3c6
 80010fc:	e094      	b.n	8001228 <lookup_pwm_for_cps+0x174>
                                  MOTOR_LOOKUP_TABLE[LOOKUP_TABLE_SIZE-1].pwm_motor2;
    }

    // Binary search or linear interpolation through lookup table
    for(uint8_t i = 0; i < LOOKUP_TABLE_SIZE - 1; i++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	77fb      	strb	r3, [r7, #31]
 8001102:	e085      	b.n	8001210 <lookup_pwm_for_cps+0x15c>
        if(target_cps >= MOTOR_LOOKUP_TABLE[i].target_cps &&
 8001104:	7ffa      	ldrb	r2, [r7, #31]
 8001106:	494b      	ldr	r1, [pc, #300]	@ (8001234 <lookup_pwm_for_cps+0x180>)
 8001108:	4613      	mov	r3, r2
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	4413      	add	r3, r2
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	440b      	add	r3, r1
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	461a      	mov	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4293      	cmp	r3, r2
 800111a:	d376      	bcc.n	800120a <lookup_pwm_for_cps+0x156>
           target_cps <= MOTOR_LOOKUP_TABLE[i+1].target_cps) {
 800111c:	7ffb      	ldrb	r3, [r7, #31]
 800111e:	1c5a      	adds	r2, r3, #1
 8001120:	4944      	ldr	r1, [pc, #272]	@ (8001234 <lookup_pwm_for_cps+0x180>)
 8001122:	4613      	mov	r3, r2
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	4413      	add	r3, r2
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	440b      	add	r3, r1
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	461a      	mov	r2, r3
        if(target_cps >= MOTOR_LOOKUP_TABLE[i].target_cps &&
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4293      	cmp	r3, r2
 8001134:	d869      	bhi.n	800120a <lookup_pwm_for_cps+0x156>

            // Linear interpolation between two points
            uint16_t cps1 = MOTOR_LOOKUP_TABLE[i].target_cps;
 8001136:	7ffa      	ldrb	r2, [r7, #31]
 8001138:	493e      	ldr	r1, [pc, #248]	@ (8001234 <lookup_pwm_for_cps+0x180>)
 800113a:	4613      	mov	r3, r2
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	4413      	add	r3, r2
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	440b      	add	r3, r1
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	83bb      	strh	r3, [r7, #28]
            uint16_t cps2 = MOTOR_LOOKUP_TABLE[i+1].target_cps;
 8001148:	7ffb      	ldrb	r3, [r7, #31]
 800114a:	1c5a      	adds	r2, r3, #1
 800114c:	4939      	ldr	r1, [pc, #228]	@ (8001234 <lookup_pwm_for_cps+0x180>)
 800114e:	4613      	mov	r3, r2
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	4413      	add	r3, r2
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	440b      	add	r3, r1
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	837b      	strh	r3, [r7, #26]
            uint16_t pwm1 = (motor_num == 1) ? MOTOR_LOOKUP_TABLE[i].pwm_motor1 : MOTOR_LOOKUP_TABLE[i].pwm_motor2;
 800115c:	78fb      	ldrb	r3, [r7, #3]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d109      	bne.n	8001176 <lookup_pwm_for_cps+0xc2>
 8001162:	7ffa      	ldrb	r2, [r7, #31]
 8001164:	4933      	ldr	r1, [pc, #204]	@ (8001234 <lookup_pwm_for_cps+0x180>)
 8001166:	4613      	mov	r3, r2
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	4413      	add	r3, r2
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	440b      	add	r3, r1
 8001170:	3302      	adds	r3, #2
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	e008      	b.n	8001188 <lookup_pwm_for_cps+0xd4>
 8001176:	7ffa      	ldrb	r2, [r7, #31]
 8001178:	492e      	ldr	r1, [pc, #184]	@ (8001234 <lookup_pwm_for_cps+0x180>)
 800117a:	4613      	mov	r3, r2
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	4413      	add	r3, r2
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	440b      	add	r3, r1
 8001184:	3304      	adds	r3, #4
 8001186:	881b      	ldrh	r3, [r3, #0]
 8001188:	833b      	strh	r3, [r7, #24]
            uint16_t pwm2 = (motor_num == 1) ? MOTOR_LOOKUP_TABLE[i+1].pwm_motor1 : MOTOR_LOOKUP_TABLE[i+1].pwm_motor2;
 800118a:	78fb      	ldrb	r3, [r7, #3]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d10a      	bne.n	80011a6 <lookup_pwm_for_cps+0xf2>
 8001190:	7ffb      	ldrb	r3, [r7, #31]
 8001192:	1c5a      	adds	r2, r3, #1
 8001194:	4927      	ldr	r1, [pc, #156]	@ (8001234 <lookup_pwm_for_cps+0x180>)
 8001196:	4613      	mov	r3, r2
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	4413      	add	r3, r2
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	440b      	add	r3, r1
 80011a0:	3302      	adds	r3, #2
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	e009      	b.n	80011ba <lookup_pwm_for_cps+0x106>
 80011a6:	7ffb      	ldrb	r3, [r7, #31]
 80011a8:	1c5a      	adds	r2, r3, #1
 80011aa:	4922      	ldr	r1, [pc, #136]	@ (8001234 <lookup_pwm_for_cps+0x180>)
 80011ac:	4613      	mov	r3, r2
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	4413      	add	r3, r2
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	440b      	add	r3, r1
 80011b6:	3304      	adds	r3, #4
 80011b8:	881b      	ldrh	r3, [r3, #0]
 80011ba:	82fb      	strh	r3, [r7, #22]

            // Interpolate
            float ratio = (float)(target_cps - cps1) / (float)(cps2 - cps1);
 80011bc:	8bbb      	ldrh	r3, [r7, #28]
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	ee07 3a90 	vmov	s15, r3
 80011c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80011ca:	8b7a      	ldrh	r2, [r7, #26]
 80011cc:	8bbb      	ldrh	r3, [r7, #28]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	ee07 3a90 	vmov	s15, r3
 80011d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011dc:	edc7 7a04 	vstr	s15, [r7, #16]
            uint16_t interpolated_pwm = pwm1 + (uint16_t)(ratio * (pwm2 - pwm1));
 80011e0:	8afa      	ldrh	r2, [r7, #22]
 80011e2:	8b3b      	ldrh	r3, [r7, #24]
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	ee07 3a90 	vmov	s15, r3
 80011ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80011f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011fa:	ee17 3a90 	vmov	r3, s15
 80011fe:	b29a      	uxth	r2, r3
 8001200:	8b3b      	ldrh	r3, [r7, #24]
 8001202:	4413      	add	r3, r2
 8001204:	81fb      	strh	r3, [r7, #14]

            return interpolated_pwm;
 8001206:	89fb      	ldrh	r3, [r7, #14]
 8001208:	e00e      	b.n	8001228 <lookup_pwm_for_cps+0x174>
    for(uint8_t i = 0; i < LOOKUP_TABLE_SIZE - 1; i++) {
 800120a:	7ffb      	ldrb	r3, [r7, #31]
 800120c:	3301      	adds	r3, #1
 800120e:	77fb      	strb	r3, [r7, #31]
 8001210:	7ffb      	ldrb	r3, [r7, #31]
 8001212:	2b13      	cmp	r3, #19
 8001214:	f67f af76 	bls.w	8001104 <lookup_pwm_for_cps+0x50>
        }
    }

    // Fallback to base CPS PWM
    return (motor_num == 1) ? MOTOR_LOOKUP_TABLE[LOOKUP_TABLE_SIZE/2].pwm_motor1 :
 8001218:	78fb      	ldrb	r3, [r7, #3]
 800121a:	2b01      	cmp	r3, #1
 800121c:	d102      	bne.n	8001224 <lookup_pwm_for_cps+0x170>
 800121e:	f44f 73e3 	mov.w	r3, #454	@ 0x1c6
 8001222:	e001      	b.n	8001228 <lookup_pwm_for_cps+0x174>
 8001224:	f240 13ff 	movw	r3, #511	@ 0x1ff
                              MOTOR_LOOKUP_TABLE[LOOKUP_TABLE_SIZE/2].pwm_motor2;
}
 8001228:	4618      	mov	r0, r3
 800122a:	3724      	adds	r7, #36	@ 0x24
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr
 8001234:	0800b1e0 	.word	0x0800b1e0

08001238 <motor_pid_loop>:

void motor_pid_loop(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08c      	sub	sp, #48	@ 0x30
 800123c:	af00      	add	r7, sp, #0
    // Read current encoder counts
    current_encoder1_count = __HAL_TIM_GET_COUNTER(&htim2);
 800123e:	4bb2      	ldr	r3, [pc, #712]	@ (8001508 <motor_pid_loop+0x2d0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001244:	4ab1      	ldr	r2, [pc, #708]	@ (800150c <motor_pid_loop+0x2d4>)
 8001246:	6013      	str	r3, [r2, #0]
    current_encoder2_count = __HAL_TIM_GET_COUNTER(&htim5);
 8001248:	4bb1      	ldr	r3, [pc, #708]	@ (8001510 <motor_pid_loop+0x2d8>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800124e:	4ab1      	ldr	r2, [pc, #708]	@ (8001514 <motor_pid_loop+0x2dc>)
 8001250:	6013      	str	r3, [r2, #0]

    // Calculate count differences (handle potential overflow)
    uint32_t encoder1_diff, encoder2_diff;

    if(current_encoder1_count >= last_encoder1_count) {
 8001252:	4bae      	ldr	r3, [pc, #696]	@ (800150c <motor_pid_loop+0x2d4>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	4bb0      	ldr	r3, [pc, #704]	@ (8001518 <motor_pid_loop+0x2e0>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	429a      	cmp	r2, r3
 800125c:	d306      	bcc.n	800126c <motor_pid_loop+0x34>
        encoder1_diff = current_encoder1_count - last_encoder1_count;
 800125e:	4bab      	ldr	r3, [pc, #684]	@ (800150c <motor_pid_loop+0x2d4>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	4bad      	ldr	r3, [pc, #692]	@ (8001518 <motor_pid_loop+0x2e0>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800126a:	e005      	b.n	8001278 <motor_pid_loop+0x40>
    } else {
        // Handle overflow (32-bit counter)
        encoder1_diff = (0xFFFFFFFF - last_encoder1_count) + current_encoder1_count + 1;
 800126c:	4ba7      	ldr	r3, [pc, #668]	@ (800150c <motor_pid_loop+0x2d4>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	4ba9      	ldr	r3, [pc, #676]	@ (8001518 <motor_pid_loop+0x2e0>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    if(current_encoder2_count >= last_encoder2_count) {
 8001278:	4ba6      	ldr	r3, [pc, #664]	@ (8001514 <motor_pid_loop+0x2dc>)
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	4ba7      	ldr	r3, [pc, #668]	@ (800151c <motor_pid_loop+0x2e4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	429a      	cmp	r2, r3
 8001282:	d306      	bcc.n	8001292 <motor_pid_loop+0x5a>
        encoder2_diff = current_encoder2_count - last_encoder2_count;
 8001284:	4ba3      	ldr	r3, [pc, #652]	@ (8001514 <motor_pid_loop+0x2dc>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4ba4      	ldr	r3, [pc, #656]	@ (800151c <motor_pid_loop+0x2e4>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001290:	e005      	b.n	800129e <motor_pid_loop+0x66>
    } else {
        // Handle overflow
        encoder2_diff = (0xFFFFFFFF - last_encoder2_count) + current_encoder2_count + 1;
 8001292:	4ba0      	ldr	r3, [pc, #640]	@ (8001514 <motor_pid_loop+0x2dc>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	4ba1      	ldr	r3, [pc, #644]	@ (800151c <motor_pid_loop+0x2e4>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    // Calculate current CPS
    current_cps_motor1 = (float)encoder1_diff * CPS_CALCULATION_FACTOR;
 800129e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012a0:	ee07 3a90 	vmov	s15, r3
 80012a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012a8:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8001570 <motor_pid_loop+0x338>
 80012ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012b0:	4b9b      	ldr	r3, [pc, #620]	@ (8001520 <motor_pid_loop+0x2e8>)
 80012b2:	edc3 7a00 	vstr	s15, [r3]
    current_cps_motor2 = (float)encoder2_diff * CPS_CALCULATION_FACTOR;
 80012b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012b8:	ee07 3a90 	vmov	s15, r3
 80012bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012c0:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 8001570 <motor_pid_loop+0x338>
 80012c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012c8:	4b96      	ldr	r3, [pc, #600]	@ (8001524 <motor_pid_loop+0x2ec>)
 80012ca:	edc3 7a00 	vstr	s15, [r3]

    // Update last encoder counts
    last_encoder1_count = current_encoder1_count;
 80012ce:	4b8f      	ldr	r3, [pc, #572]	@ (800150c <motor_pid_loop+0x2d4>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a91      	ldr	r2, [pc, #580]	@ (8001518 <motor_pid_loop+0x2e0>)
 80012d4:	6013      	str	r3, [r2, #0]
    last_encoder2_count = current_encoder2_count;
 80012d6:	4b8f      	ldr	r3, [pc, #572]	@ (8001514 <motor_pid_loop+0x2dc>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a90      	ldr	r2, [pc, #576]	@ (800151c <motor_pid_loop+0x2e4>)
 80012dc:	6013      	str	r3, [r2, #0]

    // If motors should be stopped
    if(set_cps_motor_1 == 0 && set_cps_motor_2 == 0) {
 80012de:	4b92      	ldr	r3, [pc, #584]	@ (8001528 <motor_pid_loop+0x2f0>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d124      	bne.n	8001330 <motor_pid_loop+0xf8>
 80012e6:	4b91      	ldr	r3, [pc, #580]	@ (800152c <motor_pid_loop+0x2f4>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d120      	bne.n	8001330 <motor_pid_loop+0xf8>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80012ee:	4b90      	ldr	r3, [pc, #576]	@ (8001530 <motor_pid_loop+0x2f8>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2200      	movs	r2, #0
 80012f4:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80012f6:	4b8e      	ldr	r3, [pc, #568]	@ (8001530 <motor_pid_loop+0x2f8>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2200      	movs	r2, #0
 80012fc:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80012fe:	4b8c      	ldr	r3, [pc, #560]	@ (8001530 <motor_pid_loop+0x2f8>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2200      	movs	r2, #0
 8001304:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8001306:	4b8a      	ldr	r3, [pc, #552]	@ (8001530 <motor_pid_loop+0x2f8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2200      	movs	r2, #0
 800130c:	641a      	str	r2, [r3, #64]	@ 0x40

        // Reset PID states
        motor1_error_integral = 0.0f;
 800130e:	4b89      	ldr	r3, [pc, #548]	@ (8001534 <motor_pid_loop+0x2fc>)
 8001310:	f04f 0200 	mov.w	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
        motor1_last_error = 0.0f;
 8001316:	4b88      	ldr	r3, [pc, #544]	@ (8001538 <motor_pid_loop+0x300>)
 8001318:	f04f 0200 	mov.w	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
        motor2_error_integral = 0.0f;
 800131e:	4b87      	ldr	r3, [pc, #540]	@ (800153c <motor_pid_loop+0x304>)
 8001320:	f04f 0200 	mov.w	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
        motor2_last_error = 0.0f;
 8001326:	4b86      	ldr	r3, [pc, #536]	@ (8001540 <motor_pid_loop+0x308>)
 8001328:	f04f 0200 	mov.w	r2, #0
 800132c:	601a      	str	r2, [r3, #0]

        return;
 800132e:	e184      	b.n	800163a <motor_pid_loop+0x402>
    }

    // Calculate errors
    float motor1_error = (float)set_cps_motor_1 - current_cps_motor1;
 8001330:	4b7d      	ldr	r3, [pc, #500]	@ (8001528 <motor_pid_loop+0x2f0>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	ee07 3a90 	vmov	s15, r3
 8001338:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800133c:	4b78      	ldr	r3, [pc, #480]	@ (8001520 <motor_pid_loop+0x2e8>)
 800133e:	edd3 7a00 	vldr	s15, [r3]
 8001342:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001346:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float motor2_error = (float)set_cps_motor_2 - current_cps_motor2;
 800134a:	4b78      	ldr	r3, [pc, #480]	@ (800152c <motor_pid_loop+0x2f4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001356:	4b73      	ldr	r3, [pc, #460]	@ (8001524 <motor_pid_loop+0x2ec>)
 8001358:	edd3 7a00 	vldr	s15, [r3]
 800135c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001360:	edc7 7a08 	vstr	s15, [r7, #32]

    // Update integral terms
    float dt = MOTOR_PID_LOOP_TIME_MS / 1000.0f;
 8001364:	4b77      	ldr	r3, [pc, #476]	@ (8001544 <motor_pid_loop+0x30c>)
 8001366:	61fb      	str	r3, [r7, #28]
    motor1_error_integral += motor1_error * dt;
 8001368:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800136c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001370:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001374:	4b6f      	ldr	r3, [pc, #444]	@ (8001534 <motor_pid_loop+0x2fc>)
 8001376:	edd3 7a00 	vldr	s15, [r3]
 800137a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800137e:	4b6d      	ldr	r3, [pc, #436]	@ (8001534 <motor_pid_loop+0x2fc>)
 8001380:	edc3 7a00 	vstr	s15, [r3]
    motor2_error_integral += motor2_error * dt;
 8001384:	ed97 7a08 	vldr	s14, [r7, #32]
 8001388:	edd7 7a07 	vldr	s15, [r7, #28]
 800138c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001390:	4b6a      	ldr	r3, [pc, #424]	@ (800153c <motor_pid_loop+0x304>)
 8001392:	edd3 7a00 	vldr	s15, [r3]
 8001396:	ee77 7a27 	vadd.f32	s15, s14, s15
 800139a:	4b68      	ldr	r3, [pc, #416]	@ (800153c <motor_pid_loop+0x304>)
 800139c:	edc3 7a00 	vstr	s15, [r3]

    // Integral windup protection
    motor1_error_integral = (motor1_error_integral > INTEGRAL_WINDUP_LIMIT) ? INTEGRAL_WINDUP_LIMIT :
 80013a0:	4b64      	ldr	r3, [pc, #400]	@ (8001534 <motor_pid_loop+0x2fc>)
 80013a2:	edd3 7a00 	vldr	s15, [r3]
 80013a6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8001548 <motor_pid_loop+0x310>
 80013aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b2:	dd01      	ble.n	80013b8 <motor_pid_loop+0x180>
 80013b4:	4b65      	ldr	r3, [pc, #404]	@ (800154c <motor_pid_loop+0x314>)
 80013b6:	e00d      	b.n	80013d4 <motor_pid_loop+0x19c>
                           (motor1_error_integral < -INTEGRAL_WINDUP_LIMIT) ? -INTEGRAL_WINDUP_LIMIT : motor1_error_integral;
 80013b8:	4b5e      	ldr	r3, [pc, #376]	@ (8001534 <motor_pid_loop+0x2fc>)
 80013ba:	edd3 7a00 	vldr	s15, [r3]
 80013be:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8001550 <motor_pid_loop+0x318>
 80013c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ca:	d501      	bpl.n	80013d0 <motor_pid_loop+0x198>
 80013cc:	4b61      	ldr	r3, [pc, #388]	@ (8001554 <motor_pid_loop+0x31c>)
 80013ce:	e001      	b.n	80013d4 <motor_pid_loop+0x19c>
 80013d0:	4b58      	ldr	r3, [pc, #352]	@ (8001534 <motor_pid_loop+0x2fc>)
 80013d2:	681b      	ldr	r3, [r3, #0]
    motor1_error_integral = (motor1_error_integral > INTEGRAL_WINDUP_LIMIT) ? INTEGRAL_WINDUP_LIMIT :
 80013d4:	4a57      	ldr	r2, [pc, #348]	@ (8001534 <motor_pid_loop+0x2fc>)
 80013d6:	6013      	str	r3, [r2, #0]
    motor2_error_integral = (motor2_error_integral > INTEGRAL_WINDUP_LIMIT) ? INTEGRAL_WINDUP_LIMIT :
 80013d8:	4b58      	ldr	r3, [pc, #352]	@ (800153c <motor_pid_loop+0x304>)
 80013da:	edd3 7a00 	vldr	s15, [r3]
 80013de:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001548 <motor_pid_loop+0x310>
 80013e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ea:	dd01      	ble.n	80013f0 <motor_pid_loop+0x1b8>
 80013ec:	4b57      	ldr	r3, [pc, #348]	@ (800154c <motor_pid_loop+0x314>)
 80013ee:	e00d      	b.n	800140c <motor_pid_loop+0x1d4>
                           (motor2_error_integral < -INTEGRAL_WINDUP_LIMIT) ? -INTEGRAL_WINDUP_LIMIT : motor2_error_integral;
 80013f0:	4b52      	ldr	r3, [pc, #328]	@ (800153c <motor_pid_loop+0x304>)
 80013f2:	edd3 7a00 	vldr	s15, [r3]
 80013f6:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001550 <motor_pid_loop+0x318>
 80013fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001402:	d501      	bpl.n	8001408 <motor_pid_loop+0x1d0>
 8001404:	4b53      	ldr	r3, [pc, #332]	@ (8001554 <motor_pid_loop+0x31c>)
 8001406:	e001      	b.n	800140c <motor_pid_loop+0x1d4>
 8001408:	4b4c      	ldr	r3, [pc, #304]	@ (800153c <motor_pid_loop+0x304>)
 800140a:	681b      	ldr	r3, [r3, #0]
    motor2_error_integral = (motor2_error_integral > INTEGRAL_WINDUP_LIMIT) ? INTEGRAL_WINDUP_LIMIT :
 800140c:	4a4b      	ldr	r2, [pc, #300]	@ (800153c <motor_pid_loop+0x304>)
 800140e:	6013      	str	r3, [r2, #0]

    // Calculate derivative terms
    float motor1_error_derivative = (motor1_error - motor1_last_error) / dt;
 8001410:	4b49      	ldr	r3, [pc, #292]	@ (8001538 <motor_pid_loop+0x300>)
 8001412:	edd3 7a00 	vldr	s15, [r3]
 8001416:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800141a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800141e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001426:	edc7 7a06 	vstr	s15, [r7, #24]
    float motor2_error_derivative = (motor2_error - motor2_last_error) / dt;
 800142a:	4b45      	ldr	r3, [pc, #276]	@ (8001540 <motor_pid_loop+0x308>)
 800142c:	edd3 7a00 	vldr	s15, [r3]
 8001430:	ed97 7a08 	vldr	s14, [r7, #32]
 8001434:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001438:	ed97 7a07 	vldr	s14, [r7, #28]
 800143c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001440:	edc7 7a05 	vstr	s15, [r7, #20]

    // Calculate PID outputs
    float motor1_pid_output = MOTOR1_KP * motor1_error +
 8001444:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001448:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001558 <motor_pid_loop+0x320>
 800144c:	ee27 7a87 	vmul.f32	s14, s15, s14
                             MOTOR1_KI * motor1_error_integral +
 8001450:	4b38      	ldr	r3, [pc, #224]	@ (8001534 <motor_pid_loop+0x2fc>)
 8001452:	edd3 7a00 	vldr	s15, [r3]
 8001456:	eddf 6a41 	vldr	s13, [pc, #260]	@ 800155c <motor_pid_loop+0x324>
 800145a:	ee67 7aa6 	vmul.f32	s15, s15, s13
    float motor1_pid_output = MOTOR1_KP * motor1_error +
 800145e:	ee37 7a27 	vadd.f32	s14, s14, s15
                             MOTOR1_KD * motor1_error_derivative;
 8001462:	edd7 7a06 	vldr	s15, [r7, #24]
 8001466:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8001560 <motor_pid_loop+0x328>
 800146a:	ee67 7aa6 	vmul.f32	s15, s15, s13
    float motor1_pid_output = MOTOR1_KP * motor1_error +
 800146e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001472:	edc7 7a04 	vstr	s15, [r7, #16]

    float motor2_pid_output = MOTOR2_KP * motor2_error +
 8001476:	edd7 7a08 	vldr	s15, [r7, #32]
 800147a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001564 <motor_pid_loop+0x32c>
 800147e:	ee27 7a87 	vmul.f32	s14, s15, s14
                             MOTOR2_KI * motor2_error_integral +
 8001482:	4b2e      	ldr	r3, [pc, #184]	@ (800153c <motor_pid_loop+0x304>)
 8001484:	edd3 7a00 	vldr	s15, [r3]
 8001488:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001568 <motor_pid_loop+0x330>
 800148c:	ee67 7aa6 	vmul.f32	s15, s15, s13
    float motor2_pid_output = MOTOR2_KP * motor2_error +
 8001490:	ee37 7a27 	vadd.f32	s14, s14, s15
                             MOTOR2_KD * motor2_error_derivative;
 8001494:	edd7 7a05 	vldr	s15, [r7, #20]
 8001498:	eddf 6a34 	vldr	s13, [pc, #208]	@ 800156c <motor_pid_loop+0x334>
 800149c:	ee67 7aa6 	vmul.f32	s15, s15, s13
    float motor2_pid_output = MOTOR2_KP * motor2_error +
 80014a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a4:	edc7 7a03 	vstr	s15, [r7, #12]

    // Get base PWM from lookup table
    uint16_t base_pwm_motor1 = lookup_pwm_for_cps(set_cps_motor_1, 1);
 80014a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001528 <motor_pid_loop+0x2f0>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2101      	movs	r1, #1
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fe00 	bl	80010b4 <lookup_pwm_for_cps>
 80014b4:	4603      	mov	r3, r0
 80014b6:	817b      	strh	r3, [r7, #10]
    uint16_t base_pwm_motor2 = lookup_pwm_for_cps(set_cps_motor_2, 2);
 80014b8:	4b1c      	ldr	r3, [pc, #112]	@ (800152c <motor_pid_loop+0x2f4>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2102      	movs	r1, #2
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff fdf8 	bl	80010b4 <lookup_pwm_for_cps>
 80014c4:	4603      	mov	r3, r0
 80014c6:	813b      	strh	r3, [r7, #8]

    // Apply PID corrections
    float adjusted_pwm_motor1 = (float)base_pwm_motor1 + motor1_pid_output;
 80014c8:	897b      	ldrh	r3, [r7, #10]
 80014ca:	ee07 3a90 	vmov	s15, r3
 80014ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014d2:	ed97 7a04 	vldr	s14, [r7, #16]
 80014d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014da:	edc7 7a01 	vstr	s15, [r7, #4]
    float adjusted_pwm_motor2 = (float)base_pwm_motor2 + motor2_pid_output;
 80014de:	893b      	ldrh	r3, [r7, #8]
 80014e0:	ee07 3a90 	vmov	s15, r3
 80014e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014e8:	ed97 7a03 	vldr	s14, [r7, #12]
 80014ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f0:	edc7 7a00 	vstr	s15, [r7]

    // Clamp PWM values to safe limits
    current_pwm_motor1 = (uint16_t)((adjusted_pwm_motor1 < MIN_PWM) ? MIN_PWM :
 80014f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80014f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001500:	d538      	bpl.n	8001574 <motor_pid_loop+0x33c>
 8001502:	2300      	movs	r3, #0
 8001504:	e049      	b.n	800159a <motor_pid_loop+0x362>
 8001506:	bf00      	nop
 8001508:	200002ec 	.word	0x200002ec
 800150c:	20000554 	.word	0x20000554
 8001510:	200003c4 	.word	0x200003c4
 8001514:	20000558 	.word	0x20000558
 8001518:	2000054c 	.word	0x2000054c
 800151c:	20000550 	.word	0x20000550
 8001520:	2000055c 	.word	0x2000055c
 8001524:	20000560 	.word	0x20000560
 8001528:	20000544 	.word	0x20000544
 800152c:	20000548 	.word	0x20000548
 8001530:	200002a4 	.word	0x200002a4
 8001534:	20000568 	.word	0x20000568
 8001538:	2000056c 	.word	0x2000056c
 800153c:	20000570 	.word	0x20000570
 8001540:	20000574 	.word	0x20000574
 8001544:	3a83126f 	.word	0x3a83126f
 8001548:	43fa0000 	.word	0x43fa0000
 800154c:	43fa0000 	.word	0x43fa0000
 8001550:	c3fa0000 	.word	0xc3fa0000
 8001554:	c3fa0000 	.word	0xc3fa0000
 8001558:	3f4ccccd 	.word	0x3f4ccccd
 800155c:	3dcccccd 	.word	0x3dcccccd
 8001560:	3d4ccccd 	.word	0x3d4ccccd
 8001564:	3f333333 	.word	0x3f333333
 8001568:	3da3d70a 	.word	0x3da3d70a
 800156c:	3d23d70a 	.word	0x3d23d70a
 8001570:	447a0000 	.word	0x447a0000
 8001574:	edd7 7a01 	vldr	s15, [r7, #4]
 8001578:	ed1f 7a03 	vldr	s14, [pc, #-12]	@ 8001570 <motor_pid_loop+0x338>
 800157c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001584:	dd02      	ble.n	800158c <motor_pid_loop+0x354>
 8001586:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800158a:	e006      	b.n	800159a <motor_pid_loop+0x362>
 800158c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001590:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001594:	ee17 3a90 	vmov	r3, s15
 8001598:	b29b      	uxth	r3, r3
 800159a:	4a29      	ldr	r2, [pc, #164]	@ (8001640 <motor_pid_loop+0x408>)
 800159c:	8013      	strh	r3, [r2, #0]
                                   (adjusted_pwm_motor1 > MAX_PWM) ? MAX_PWM : adjusted_pwm_motor1);

    current_pwm_motor2 = (uint16_t)((adjusted_pwm_motor2 < MIN_PWM) ? MIN_PWM :
 800159e:	edd7 7a00 	vldr	s15, [r7]
 80015a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015aa:	d501      	bpl.n	80015b0 <motor_pid_loop+0x378>
 80015ac:	2300      	movs	r3, #0
 80015ae:	e012      	b.n	80015d6 <motor_pid_loop+0x39e>
 80015b0:	edd7 7a00 	vldr	s15, [r7]
 80015b4:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001644 <motor_pid_loop+0x40c>
 80015b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c0:	dd02      	ble.n	80015c8 <motor_pid_loop+0x390>
 80015c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015c6:	e006      	b.n	80015d6 <motor_pid_loop+0x39e>
 80015c8:	edd7 7a00 	vldr	s15, [r7]
 80015cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015d0:	ee17 3a90 	vmov	r3, s15
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001648 <motor_pid_loop+0x410>)
 80015d8:	8013      	strh	r3, [r2, #0]
                                   (adjusted_pwm_motor2 > MAX_PWM) ? MAX_PWM : adjusted_pwm_motor2);

    // Apply PWM values to motors (forward direction)
    // Motor 1: CCR1 = PWM, CCR2 = 0 (forward)
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, current_pwm_motor1);
 80015da:	4b19      	ldr	r3, [pc, #100]	@ (8001640 <motor_pid_loop+0x408>)
 80015dc:	881a      	ldrh	r2, [r3, #0]
 80015de:	4b1b      	ldr	r3, [pc, #108]	@ (800164c <motor_pid_loop+0x414>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80015e4:	4b19      	ldr	r3, [pc, #100]	@ (800164c <motor_pid_loop+0x414>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2200      	movs	r2, #0
 80015ea:	639a      	str	r2, [r3, #56]	@ 0x38

    // Motor 2: CCR4 = PWM, CCR3 = 0 (forward)
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, current_pwm_motor2);
 80015ec:	4b16      	ldr	r3, [pc, #88]	@ (8001648 <motor_pid_loop+0x410>)
 80015ee:	881a      	ldrh	r2, [r3, #0]
 80015f0:	4b16      	ldr	r3, [pc, #88]	@ (800164c <motor_pid_loop+0x414>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 80015f6:	4b15      	ldr	r3, [pc, #84]	@ (800164c <motor_pid_loop+0x414>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2200      	movs	r2, #0
 80015fc:	641a      	str	r2, [r3, #64]	@ 0x40

    // Update last error values for next iteration
    motor1_last_error = motor1_error;
 80015fe:	4a14      	ldr	r2, [pc, #80]	@ (8001650 <motor_pid_loop+0x418>)
 8001600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001602:	6013      	str	r3, [r2, #0]
    motor2_last_error = motor2_error;
 8001604:	4a13      	ldr	r2, [pc, #76]	@ (8001654 <motor_pid_loop+0x41c>)
 8001606:	6a3b      	ldr	r3, [r7, #32]
 8001608:	6013      	str	r3, [r2, #0]

    // Reset integral if motor should be stopped
    if(set_cps_motor_1 == 0) {
 800160a:	4b13      	ldr	r3, [pc, #76]	@ (8001658 <motor_pid_loop+0x420>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d107      	bne.n	8001622 <motor_pid_loop+0x3ea>
        motor1_error_integral = 0.0f;
 8001612:	4b12      	ldr	r3, [pc, #72]	@ (800165c <motor_pid_loop+0x424>)
 8001614:	f04f 0200 	mov.w	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
        motor1_last_error = 0.0f;
 800161a:	4b0d      	ldr	r3, [pc, #52]	@ (8001650 <motor_pid_loop+0x418>)
 800161c:	f04f 0200 	mov.w	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
    }
    if(set_cps_motor_2 == 0) {
 8001622:	4b0f      	ldr	r3, [pc, #60]	@ (8001660 <motor_pid_loop+0x428>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d107      	bne.n	800163a <motor_pid_loop+0x402>
        motor2_error_integral = 0.0f;
 800162a:	4b0e      	ldr	r3, [pc, #56]	@ (8001664 <motor_pid_loop+0x42c>)
 800162c:	f04f 0200 	mov.w	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
        motor2_last_error = 0.0f;
 8001632:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <motor_pid_loop+0x41c>)
 8001634:	f04f 0200 	mov.w	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
    }
}
 800163a:	3730      	adds	r7, #48	@ 0x30
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20000564 	.word	0x20000564
 8001644:	447a0000 	.word	0x447a0000
 8001648:	20000566 	.word	0x20000566
 800164c:	200002a4 	.word	0x200002a4
 8001650:	2000056c 	.word	0x2000056c
 8001654:	20000574 	.word	0x20000574
 8001658:	20000544 	.word	0x20000544
 800165c:	20000568 	.word	0x20000568
 8001660:	20000548 	.word	0x20000548
 8001664:	20000570 	.word	0x20000570

08001668 <HAL_TIM_PeriodElapsedCallback>:
    len = sprintf(buffer, "CALIB_END\r\n");
    HAL_UART_Transmit(&huart1, (uint8_t *)buffer, len, HAL_MAX_DELAY);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM3)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a0d      	ldr	r2, [pc, #52]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d105      	bne.n	8001686 <HAL_TIM_PeriodElapsedCallback+0x1e>
    {
        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_dma_single_value, 1);
 800167a:	2201      	movs	r2, #1
 800167c:	490c      	ldr	r1, [pc, #48]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800167e:	480d      	ldr	r0, [pc, #52]	@ (80016b4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001680:	f001 fafc 	bl	8002c7c <HAL_ADC_Start_DMA>
    else if(htim->Instance == TIM9)
    {
    	//main pid loop
    	main_pid_loop();
    }
}
 8001684:	e00e      	b.n	80016a4 <HAL_TIM_PeriodElapsedCallback+0x3c>
    else if(htim->Instance == TIM4)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a0b      	ldr	r2, [pc, #44]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d102      	bne.n	8001696 <HAL_TIM_PeriodElapsedCallback+0x2e>
    	motor_pid_loop();
 8001690:	f7ff fdd2 	bl	8001238 <motor_pid_loop>
}
 8001694:	e006      	b.n	80016a4 <HAL_TIM_PeriodElapsedCallback+0x3c>
    else if(htim->Instance == TIM9)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a08      	ldr	r2, [pc, #32]	@ (80016bc <HAL_TIM_PeriodElapsedCallback+0x54>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d101      	bne.n	80016a4 <HAL_TIM_PeriodElapsedCallback+0x3c>
    	main_pid_loop();
 80016a0:	f7ff fd00 	bl	80010a4 <main_pid_loop>
}
 80016a4:	bf00      	nop
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40000400 	.word	0x40000400
 80016b0:	200005ba 	.word	0x200005ba
 80016b4:	200001fc 	.word	0x200001fc
 80016b8:	40000800 	.word	0x40000800
 80016bc:	40014000 	.word	0x40014000

080016c0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001744 <HAL_ADC_ConvCpltCallback+0x84>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d134      	bne.n	800173c <HAL_ADC_ConvCpltCallback+0x7c>
    {
        adc_buffer_ptrs[adc_buffer_write_ptr_index][current_sensor_index] = adc_dma_single_value;
 80016d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001748 <HAL_ADC_ConvCpltCallback+0x88>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	461a      	mov	r2, r3
 80016da:	4b1c      	ldr	r3, [pc, #112]	@ (800174c <HAL_ADC_ConvCpltCallback+0x8c>)
 80016dc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80016e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001750 <HAL_ADC_ConvCpltCallback+0x90>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	4413      	add	r3, r2
 80016ea:	4a1a      	ldr	r2, [pc, #104]	@ (8001754 <HAL_ADC_ConvCpltCallback+0x94>)
 80016ec:	8812      	ldrh	r2, [r2, #0]
 80016ee:	b292      	uxth	r2, r2
 80016f0:	801a      	strh	r2, [r3, #0]

        current_sensor_index++;
 80016f2:	4b17      	ldr	r3, [pc, #92]	@ (8001750 <HAL_ADC_ConvCpltCallback+0x90>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	3301      	adds	r3, #1
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	4b14      	ldr	r3, [pc, #80]	@ (8001750 <HAL_ADC_ConvCpltCallback+0x90>)
 80016fe:	701a      	strb	r2, [r3, #0]

        if(current_sensor_index >= NUM_SENSORS)
 8001700:	4b13      	ldr	r3, [pc, #76]	@ (8001750 <HAL_ADC_ConvCpltCallback+0x90>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	b2db      	uxtb	r3, r3
 8001706:	2b0f      	cmp	r3, #15
 8001708:	d912      	bls.n	8001730 <HAL_ADC_ConvCpltCallback+0x70>
        {

            current_sensor_index = 0;
 800170a:	4b11      	ldr	r3, [pc, #68]	@ (8001750 <HAL_ADC_ConvCpltCallback+0x90>)
 800170c:	2200      	movs	r2, #0
 800170e:	701a      	strb	r2, [r3, #0]

            adc_buffer_write_ptr_index ^= 1;
 8001710:	4b0d      	ldr	r3, [pc, #52]	@ (8001748 <HAL_ADC_ConvCpltCallback+0x88>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	b2db      	uxtb	r3, r3
 8001716:	f083 0301 	eor.w	r3, r3, #1
 800171a:	b2da      	uxtb	r2, r3
 800171c:	4b0a      	ldr	r3, [pc, #40]	@ (8001748 <HAL_ADC_ConvCpltCallback+0x88>)
 800171e:	701a      	strb	r2, [r3, #0]
            adc_buffer_read_ptr_index ^= 1;
 8001720:	4b0d      	ldr	r3, [pc, #52]	@ (8001758 <HAL_ADC_ConvCpltCallback+0x98>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	b2db      	uxtb	r3, r3
 8001726:	f083 0301 	eor.w	r3, r3, #1
 800172a:	b2da      	uxtb	r2, r3
 800172c:	4b0a      	ldr	r3, [pc, #40]	@ (8001758 <HAL_ADC_ConvCpltCallback+0x98>)
 800172e:	701a      	strb	r2, [r3, #0]
        }

        setMuxChannel(current_sensor_index);
 8001730:	4b07      	ldr	r3, [pc, #28]	@ (8001750 <HAL_ADC_ConvCpltCallback+0x90>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	b2db      	uxtb	r3, r3
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fc7a 	bl	8001030 <setMuxChannel>
    }
}
 800173c:	bf00      	nop
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40012000 	.word	0x40012000
 8001748:	200005b8 	.word	0x200005b8
 800174c:	20000000 	.word	0x20000000
 8001750:	200005b9 	.word	0x200005b9
 8001754:	200005ba 	.word	0x200005ba
 8001758:	20000008 	.word	0x20000008

0800175c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001760:	f001 f8a2 	bl	80028a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001764:	f000 f868 	bl	8001838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001768:	f000 fc00 	bl	8001f6c <MX_GPIO_Init>
  MX_DMA_Init();
 800176c:	f000 fbd6 	bl	8001f1c <MX_DMA_Init>
  MX_ADC1_Init();
 8001770:	f000 f8ca 	bl	8001908 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001774:	f000 f91a 	bl	80019ac <MX_TIM1_Init>
  MX_TIM2_Init();
 8001778:	f000 f9dc 	bl	8001b34 <MX_TIM2_Init>
  MX_TIM3_Init();
 800177c:	f000 fa2e 	bl	8001bdc <MX_TIM3_Init>
  MX_TIM5_Init();
 8001780:	f000 fac6 	bl	8001d10 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8001784:	f000 fba0 	bl	8001ec8 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8001788:	f000 fa74 	bl	8001c74 <MX_TIM4_Init>
  MX_TIM9_Init();
 800178c:	f000 fb14 	bl	8001db8 <MX_TIM9_Init>
  MX_TIM10_Init();
 8001790:	f000 fb4c 	bl	8001e2c <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);
 8001794:	481f      	ldr	r0, [pc, #124]	@ (8001814 <main+0xb8>)
 8001796:	f003 f997 	bl	8004ac8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 800179a:	481f      	ldr	r0, [pc, #124]	@ (8001818 <main+0xbc>)
 800179c:	f003 f994 	bl	8004ac8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim9);
 80017a0:	481e      	ldr	r0, [pc, #120]	@ (800181c <main+0xc0>)
 80017a2:	f003 f991 	bl	8004ac8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80017a6:	213c      	movs	r1, #60	@ 0x3c
 80017a8:	481d      	ldr	r0, [pc, #116]	@ (8001820 <main+0xc4>)
 80017aa:	f003 fb9f 	bl	8004eec <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80017ae:	213c      	movs	r1, #60	@ 0x3c
 80017b0:	481c      	ldr	r0, [pc, #112]	@ (8001824 <main+0xc8>)
 80017b2:	f003 fb9b 	bl	8004eec <HAL_TIM_Encoder_Start>
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 80017b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001820 <main+0xc4>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2200      	movs	r2, #0
 80017bc:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_TIM_SET_COUNTER(&htim5, 0);
 80017be:	4b19      	ldr	r3, [pc, #100]	@ (8001824 <main+0xc8>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2200      	movs	r2, #0
 80017c4:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80017c6:	2100      	movs	r1, #0
 80017c8:	4817      	ldr	r0, [pc, #92]	@ (8001828 <main+0xcc>)
 80017ca:	f003 fa39 	bl	8004c40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80017ce:	2104      	movs	r1, #4
 80017d0:	4815      	ldr	r0, [pc, #84]	@ (8001828 <main+0xcc>)
 80017d2:	f003 fa35 	bl	8004c40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80017d6:	2108      	movs	r1, #8
 80017d8:	4813      	ldr	r0, [pc, #76]	@ (8001828 <main+0xcc>)
 80017da:	f003 fa31 	bl	8004c40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80017de:	210c      	movs	r1, #12
 80017e0:	4811      	ldr	r0, [pc, #68]	@ (8001828 <main+0xcc>)
 80017e2:	f003 fa2d 	bl	8004c40 <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(STBY_GPIO_Port, STBY_Pin, GPIO_PIN_SET);
 80017e6:	2201      	movs	r2, #1
 80017e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017ec:	480f      	ldr	r0, [pc, #60]	@ (800182c <main+0xd0>)
 80017ee:	f002 fca9 	bl	8004144 <HAL_GPIO_WritePin>
  setMuxChannel(0);
 80017f2:	2000      	movs	r0, #0
 80017f4:	f7ff fc1c 	bl	8001030 <setMuxChannel>


  HAL_Delay(5000);
 80017f8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80017fc:	f001 f8c6 	bl	800298c <HAL_Delay>

  set_cps_motor_1 = 5000;  // Target 100 counts per second
 8001800:	4b0b      	ldr	r3, [pc, #44]	@ (8001830 <main+0xd4>)
 8001802:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001806:	601a      	str	r2, [r3, #0]
  set_cps_motor_2 = 5000;  // Target 100 counts per second
 8001808:	4b0a      	ldr	r3, [pc, #40]	@ (8001834 <main+0xd8>)
 800180a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800180e:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <main+0xb4>
 8001814:	20000334 	.word	0x20000334
 8001818:	2000037c 	.word	0x2000037c
 800181c:	2000040c 	.word	0x2000040c
 8001820:	200002ec 	.word	0x200002ec
 8001824:	200003c4 	.word	0x200003c4
 8001828:	200002a4 	.word	0x200002a4
 800182c:	40020000 	.word	0x40020000
 8001830:	20000544 	.word	0x20000544
 8001834:	20000548 	.word	0x20000548

08001838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b094      	sub	sp, #80	@ 0x50
 800183c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800183e:	f107 0320 	add.w	r3, r7, #32
 8001842:	2230      	movs	r2, #48	@ 0x30
 8001844:	2100      	movs	r1, #0
 8001846:	4618      	mov	r0, r3
 8001848:	f006 f8e3 	bl	8007a12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800184c:	f107 030c 	add.w	r3, r7, #12
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	605a      	str	r2, [r3, #4]
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	60da      	str	r2, [r3, #12]
 800185a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800185c:	2300      	movs	r3, #0
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	4b27      	ldr	r3, [pc, #156]	@ (8001900 <SystemClock_Config+0xc8>)
 8001862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001864:	4a26      	ldr	r2, [pc, #152]	@ (8001900 <SystemClock_Config+0xc8>)
 8001866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800186a:	6413      	str	r3, [r2, #64]	@ 0x40
 800186c:	4b24      	ldr	r3, [pc, #144]	@ (8001900 <SystemClock_Config+0xc8>)
 800186e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001874:	60bb      	str	r3, [r7, #8]
 8001876:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001878:	2300      	movs	r3, #0
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	4b21      	ldr	r3, [pc, #132]	@ (8001904 <SystemClock_Config+0xcc>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a20      	ldr	r2, [pc, #128]	@ (8001904 <SystemClock_Config+0xcc>)
 8001882:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001886:	6013      	str	r3, [r2, #0]
 8001888:	4b1e      	ldr	r3, [pc, #120]	@ (8001904 <SystemClock_Config+0xcc>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001894:	2301      	movs	r3, #1
 8001896:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001898:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800189c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800189e:	2302      	movs	r3, #2
 80018a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018a2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80018a8:	230c      	movs	r3, #12
 80018aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80018ac:	2360      	movs	r3, #96	@ 0x60
 80018ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018b0:	2302      	movs	r3, #2
 80018b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018b4:	2304      	movs	r3, #4
 80018b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b8:	f107 0320 	add.w	r3, r7, #32
 80018bc:	4618      	mov	r0, r3
 80018be:	f002 fc5b 	bl	8004178 <HAL_RCC_OscConfig>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018c8:	f000 fbba 	bl	8002040 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018cc:	230f      	movs	r3, #15
 80018ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018d0:	2302      	movs	r3, #2
 80018d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018d4:	2300      	movs	r3, #0
 80018d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80018e2:	f107 030c 	add.w	r3, r7, #12
 80018e6:	2103      	movs	r1, #3
 80018e8:	4618      	mov	r0, r3
 80018ea:	f002 febd 	bl	8004668 <HAL_RCC_ClockConfig>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80018f4:	f000 fba4 	bl	8002040 <Error_Handler>
  }
}
 80018f8:	bf00      	nop
 80018fa:	3750      	adds	r7, #80	@ 0x50
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40023800 	.word	0x40023800
 8001904:	40007000 	.word	0x40007000

08001908 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800190e:	463b      	mov	r3, r7
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800191a:	4b21      	ldr	r3, [pc, #132]	@ (80019a0 <MX_ADC1_Init+0x98>)
 800191c:	4a21      	ldr	r2, [pc, #132]	@ (80019a4 <MX_ADC1_Init+0x9c>)
 800191e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001920:	4b1f      	ldr	r3, [pc, #124]	@ (80019a0 <MX_ADC1_Init+0x98>)
 8001922:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001926:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001928:	4b1d      	ldr	r3, [pc, #116]	@ (80019a0 <MX_ADC1_Init+0x98>)
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800192e:	4b1c      	ldr	r3, [pc, #112]	@ (80019a0 <MX_ADC1_Init+0x98>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001934:	4b1a      	ldr	r3, [pc, #104]	@ (80019a0 <MX_ADC1_Init+0x98>)
 8001936:	2200      	movs	r2, #0
 8001938:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800193a:	4b19      	ldr	r3, [pc, #100]	@ (80019a0 <MX_ADC1_Init+0x98>)
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001942:	4b17      	ldr	r3, [pc, #92]	@ (80019a0 <MX_ADC1_Init+0x98>)
 8001944:	2200      	movs	r2, #0
 8001946:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001948:	4b15      	ldr	r3, [pc, #84]	@ (80019a0 <MX_ADC1_Init+0x98>)
 800194a:	4a17      	ldr	r2, [pc, #92]	@ (80019a8 <MX_ADC1_Init+0xa0>)
 800194c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800194e:	4b14      	ldr	r3, [pc, #80]	@ (80019a0 <MX_ADC1_Init+0x98>)
 8001950:	2200      	movs	r2, #0
 8001952:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001954:	4b12      	ldr	r3, [pc, #72]	@ (80019a0 <MX_ADC1_Init+0x98>)
 8001956:	2201      	movs	r2, #1
 8001958:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800195a:	4b11      	ldr	r3, [pc, #68]	@ (80019a0 <MX_ADC1_Init+0x98>)
 800195c:	2200      	movs	r2, #0
 800195e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001962:	4b0f      	ldr	r3, [pc, #60]	@ (80019a0 <MX_ADC1_Init+0x98>)
 8001964:	2201      	movs	r2, #1
 8001966:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001968:	480d      	ldr	r0, [pc, #52]	@ (80019a0 <MX_ADC1_Init+0x98>)
 800196a:	f001 f833 	bl	80029d4 <HAL_ADC_Init>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001974:	f000 fb64 	bl	8002040 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001978:	2307      	movs	r3, #7
 800197a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800197c:	2301      	movs	r3, #1
 800197e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001980:	2304      	movs	r3, #4
 8001982:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001984:	463b      	mov	r3, r7
 8001986:	4619      	mov	r1, r3
 8001988:	4805      	ldr	r0, [pc, #20]	@ (80019a0 <MX_ADC1_Init+0x98>)
 800198a:	f001 fa89 	bl	8002ea0 <HAL_ADC_ConfigChannel>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001994:	f000 fb54 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	200001fc 	.word	0x200001fc
 80019a4:	40012000 	.word	0x40012000
 80019a8:	0f000001 	.word	0x0f000001

080019ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b096      	sub	sp, #88	@ 0x58
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019b2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]
 80019be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019c0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019ce:	2200      	movs	r2, #0
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	605a      	str	r2, [r3, #4]
 80019d4:	609a      	str	r2, [r3, #8]
 80019d6:	60da      	str	r2, [r3, #12]
 80019d8:	611a      	str	r2, [r3, #16]
 80019da:	615a      	str	r2, [r3, #20]
 80019dc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019de:	1d3b      	adds	r3, r7, #4
 80019e0:	2220      	movs	r2, #32
 80019e2:	2100      	movs	r1, #0
 80019e4:	4618      	mov	r0, r3
 80019e6:	f006 f814 	bl	8007a12 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019ea:	4b50      	ldr	r3, [pc, #320]	@ (8001b2c <MX_TIM1_Init+0x180>)
 80019ec:	4a50      	ldr	r2, [pc, #320]	@ (8001b30 <MX_TIM1_Init+0x184>)
 80019ee:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 80019f0:	4b4e      	ldr	r3, [pc, #312]	@ (8001b2c <MX_TIM1_Init+0x180>)
 80019f2:	2263      	movs	r2, #99	@ 0x63
 80019f4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f6:	4b4d      	ldr	r3, [pc, #308]	@ (8001b2c <MX_TIM1_Init+0x180>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80019fc:	4b4b      	ldr	r3, [pc, #300]	@ (8001b2c <MX_TIM1_Init+0x180>)
 80019fe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a02:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a04:	4b49      	ldr	r3, [pc, #292]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a0a:	4b48      	ldr	r3, [pc, #288]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a10:	4b46      	ldr	r3, [pc, #280]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001a12:	2280      	movs	r2, #128	@ 0x80
 8001a14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a16:	4845      	ldr	r0, [pc, #276]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001a18:	f003 f806 	bl	8004a28 <HAL_TIM_Base_Init>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001a22:	f000 fb0d 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a2c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a30:	4619      	mov	r1, r3
 8001a32:	483e      	ldr	r0, [pc, #248]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001a34:	f003 fc9a 	bl	800536c <HAL_TIM_ConfigClockSource>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001a3e:	f000 faff 	bl	8002040 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a42:	483a      	ldr	r0, [pc, #232]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001a44:	f003 f8a2 	bl	8004b8c <HAL_TIM_PWM_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001a4e:	f000 faf7 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a52:	2300      	movs	r3, #0
 8001a54:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a56:	2300      	movs	r3, #0
 8001a58:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a5a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4832      	ldr	r0, [pc, #200]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001a62:	f004 f845 	bl	8005af0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001a6c:	f000 fae8 	bl	8002040 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a70:	2360      	movs	r3, #96	@ 0x60
 8001a72:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001a74:	2300      	movs	r3, #0
 8001a76:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a80:	2300      	movs	r3, #0
 8001a82:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a84:	2300      	movs	r3, #0
 8001a86:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a90:	2200      	movs	r2, #0
 8001a92:	4619      	mov	r1, r3
 8001a94:	4825      	ldr	r0, [pc, #148]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001a96:	f003 fba7 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001aa0:	f000 face 	bl	8002040 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001aa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aa8:	2204      	movs	r2, #4
 8001aaa:	4619      	mov	r1, r3
 8001aac:	481f      	ldr	r0, [pc, #124]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001aae:	f003 fb9b 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001ab8:	f000 fac2 	bl	8002040 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001abc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ac0:	2208      	movs	r2, #8
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4819      	ldr	r0, [pc, #100]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001ac6:	f003 fb8f 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001ad0:	f000 fab6 	bl	8002040 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ad4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad8:	220c      	movs	r2, #12
 8001ada:	4619      	mov	r1, r3
 8001adc:	4813      	ldr	r0, [pc, #76]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001ade:	f003 fb83 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001ae8:	f000 faaa 	bl	8002040 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001aec:	2300      	movs	r3, #0
 8001aee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001af0:	2300      	movs	r3, #0
 8001af2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001af4:	2300      	movs	r3, #0
 8001af6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001af8:	2300      	movs	r3, #0
 8001afa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001afc:	2300      	movs	r3, #0
 8001afe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b04:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b06:	2300      	movs	r3, #0
 8001b08:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b0a:	1d3b      	adds	r3, r7, #4
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4807      	ldr	r0, [pc, #28]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001b10:	f004 f85c 	bl	8005bcc <HAL_TIMEx_ConfigBreakDeadTime>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8001b1a:	f000 fa91 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b1e:	4803      	ldr	r0, [pc, #12]	@ (8001b2c <MX_TIM1_Init+0x180>)
 8001b20:	f000 fc56 	bl	80023d0 <HAL_TIM_MspPostInit>

}
 8001b24:	bf00      	nop
 8001b26:	3758      	adds	r7, #88	@ 0x58
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	200002a4 	.word	0x200002a4
 8001b30:	40010000 	.word	0x40010000

08001b34 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08c      	sub	sp, #48	@ 0x30
 8001b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b3a:	f107 030c 	add.w	r3, r7, #12
 8001b3e:	2224      	movs	r2, #36	@ 0x24
 8001b40:	2100      	movs	r1, #0
 8001b42:	4618      	mov	r0, r3
 8001b44:	f005 ff65 	bl	8007a12 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b50:	4b21      	ldr	r3, [pc, #132]	@ (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b52:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b58:	4b1f      	ldr	r3, [pc, #124]	@ (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001b64:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b66:	f04f 32ff 	mov.w	r2, #4294967295
 8001b6a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b72:	4b19      	ldr	r3, [pc, #100]	@ (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b80:	2301      	movs	r3, #1
 8001b82:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b84:	2300      	movs	r3, #0
 8001b86:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b90:	2301      	movs	r3, #1
 8001b92:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b94:	2300      	movs	r3, #0
 8001b96:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001b9c:	f107 030c 	add.w	r3, r7, #12
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	480d      	ldr	r0, [pc, #52]	@ (8001bd8 <MX_TIM2_Init+0xa4>)
 8001ba4:	f003 f8fc 	bl	8004da0 <HAL_TIM_Encoder_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001bae:	f000 fa47 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bba:	1d3b      	adds	r3, r7, #4
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4806      	ldr	r0, [pc, #24]	@ (8001bd8 <MX_TIM2_Init+0xa4>)
 8001bc0:	f003 ff96 	bl	8005af0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001bca:	f000 fa39 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bce:	bf00      	nop
 8001bd0:	3730      	adds	r7, #48	@ 0x30
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	200002ec 	.word	0x200002ec

08001bdc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001be2:	f107 0308 	add.w	r3, r7, #8
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
 8001bee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf0:	463b      	mov	r3, r7
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c6c <MX_TIM3_Init+0x90>)
 8001bfa:	4a1d      	ldr	r2, [pc, #116]	@ (8001c70 <MX_TIM3_Init+0x94>)
 8001bfc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8001bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8001c6c <MX_TIM3_Init+0x90>)
 8001c00:	2263      	movs	r2, #99	@ 0x63
 8001c02:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c04:	4b19      	ldr	r3, [pc, #100]	@ (8001c6c <MX_TIM3_Init+0x90>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001c0a:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <MX_TIM3_Init+0x90>)
 8001c0c:	2263      	movs	r2, #99	@ 0x63
 8001c0e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c10:	4b16      	ldr	r3, [pc, #88]	@ (8001c6c <MX_TIM3_Init+0x90>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c16:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <MX_TIM3_Init+0x90>)
 8001c18:	2280      	movs	r2, #128	@ 0x80
 8001c1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c1c:	4813      	ldr	r0, [pc, #76]	@ (8001c6c <MX_TIM3_Init+0x90>)
 8001c1e:	f002 ff03 	bl	8004a28 <HAL_TIM_Base_Init>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001c28:	f000 fa0a 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c32:	f107 0308 	add.w	r3, r7, #8
 8001c36:	4619      	mov	r1, r3
 8001c38:	480c      	ldr	r0, [pc, #48]	@ (8001c6c <MX_TIM3_Init+0x90>)
 8001c3a:	f003 fb97 	bl	800536c <HAL_TIM_ConfigClockSource>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001c44:	f000 f9fc 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c50:	463b      	mov	r3, r7
 8001c52:	4619      	mov	r1, r3
 8001c54:	4805      	ldr	r0, [pc, #20]	@ (8001c6c <MX_TIM3_Init+0x90>)
 8001c56:	f003 ff4b 	bl	8005af0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001c60:	f000 f9ee 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c64:	bf00      	nop
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000334 	.word	0x20000334
 8001c70:	40000400 	.word	0x40000400

08001c74 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7a:	f107 0308 	add.w	r3, r7, #8
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]
 8001c86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c88:	463b      	mov	r3, r7
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c90:	4b1d      	ldr	r3, [pc, #116]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001c92:	4a1e      	ldr	r2, [pc, #120]	@ (8001d0c <MX_TIM4_Init+0x98>)
 8001c94:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 100-1;
 8001c96:	4b1c      	ldr	r3, [pc, #112]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001c98:	2263      	movs	r2, #99	@ 0x63
 8001c9a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001ca2:	4b19      	ldr	r3, [pc, #100]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001ca4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ca8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001caa:	4b17      	ldr	r3, [pc, #92]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cb0:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001cb2:	2280      	movs	r2, #128	@ 0x80
 8001cb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001cb6:	4814      	ldr	r0, [pc, #80]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001cb8:	f002 feb6 	bl	8004a28 <HAL_TIM_Base_Init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001cc2:	f000 f9bd 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ccc:	f107 0308 	add.w	r3, r7, #8
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	480d      	ldr	r0, [pc, #52]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001cd4:	f003 fb4a 	bl	800536c <HAL_TIM_ConfigClockSource>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001cde:	f000 f9af 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cea:	463b      	mov	r3, r7
 8001cec:	4619      	mov	r1, r3
 8001cee:	4806      	ldr	r0, [pc, #24]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001cf0:	f003 fefe 	bl	8005af0 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001cfa:	f000 f9a1 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	3718      	adds	r7, #24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	2000037c 	.word	0x2000037c
 8001d0c:	40000800 	.word	0x40000800

08001d10 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b08c      	sub	sp, #48	@ 0x30
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d16:	f107 030c 	add.w	r3, r7, #12
 8001d1a:	2224      	movs	r2, #36	@ 0x24
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f005 fe77 	bl	8007a12 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d24:	1d3b      	adds	r3, r7, #4
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d2c:	4b20      	ldr	r3, [pc, #128]	@ (8001db0 <MX_TIM5_Init+0xa0>)
 8001d2e:	4a21      	ldr	r2, [pc, #132]	@ (8001db4 <MX_TIM5_Init+0xa4>)
 8001d30:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001d32:	4b1f      	ldr	r3, [pc, #124]	@ (8001db0 <MX_TIM5_Init+0xa0>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d38:	4b1d      	ldr	r3, [pc, #116]	@ (8001db0 <MX_TIM5_Init+0xa0>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001db0 <MX_TIM5_Init+0xa0>)
 8001d40:	f04f 32ff 	mov.w	r2, #4294967295
 8001d44:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d46:	4b1a      	ldr	r3, [pc, #104]	@ (8001db0 <MX_TIM5_Init+0xa0>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4c:	4b18      	ldr	r3, [pc, #96]	@ (8001db0 <MX_TIM5_Init+0xa0>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d52:	2303      	movs	r3, #3
 8001d54:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d66:	2300      	movs	r3, #0
 8001d68:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001d72:	2300      	movs	r3, #0
 8001d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001d76:	f107 030c 	add.w	r3, r7, #12
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	480c      	ldr	r0, [pc, #48]	@ (8001db0 <MX_TIM5_Init+0xa0>)
 8001d7e:	f003 f80f 	bl	8004da0 <HAL_TIM_Encoder_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001d88:	f000 f95a 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d94:	1d3b      	adds	r3, r7, #4
 8001d96:	4619      	mov	r1, r3
 8001d98:	4805      	ldr	r0, [pc, #20]	@ (8001db0 <MX_TIM5_Init+0xa0>)
 8001d9a:	f003 fea9 	bl	8005af0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001da4:	f000 f94c 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001da8:	bf00      	nop
 8001daa:	3730      	adds	r7, #48	@ 0x30
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	200003c4 	.word	0x200003c4
 8001db4:	40000c00 	.word	0x40000c00

08001db8 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dbe:	463b      	mov	r3, r7
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001dca:	4b16      	ldr	r3, [pc, #88]	@ (8001e24 <MX_TIM9_Init+0x6c>)
 8001dcc:	4a16      	ldr	r2, [pc, #88]	@ (8001e28 <MX_TIM9_Init+0x70>)
 8001dce:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 100-1;
 8001dd0:	4b14      	ldr	r3, [pc, #80]	@ (8001e24 <MX_TIM9_Init+0x6c>)
 8001dd2:	2263      	movs	r2, #99	@ 0x63
 8001dd4:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd6:	4b13      	ldr	r3, [pc, #76]	@ (8001e24 <MX_TIM9_Init+0x6c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 2000-1;
 8001ddc:	4b11      	ldr	r3, [pc, #68]	@ (8001e24 <MX_TIM9_Init+0x6c>)
 8001dde:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001de2:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e24 <MX_TIM9_Init+0x6c>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001dea:	4b0e      	ldr	r3, [pc, #56]	@ (8001e24 <MX_TIM9_Init+0x6c>)
 8001dec:	2280      	movs	r2, #128	@ 0x80
 8001dee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001df0:	480c      	ldr	r0, [pc, #48]	@ (8001e24 <MX_TIM9_Init+0x6c>)
 8001df2:	f002 fe19 	bl	8004a28 <HAL_TIM_Base_Init>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8001dfc:	f000 f920 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e04:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001e06:	463b      	mov	r3, r7
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4806      	ldr	r0, [pc, #24]	@ (8001e24 <MX_TIM9_Init+0x6c>)
 8001e0c:	f003 faae 	bl	800536c <HAL_TIM_ConfigClockSource>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8001e16:	f000 f913 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	2000040c 	.word	0x2000040c
 8001e28:	40014000 	.word	0x40014000

08001e2c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b088      	sub	sp, #32
 8001e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e32:	1d3b      	adds	r3, r7, #4
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
 8001e40:	615a      	str	r2, [r3, #20]
 8001e42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001e44:	4b1e      	ldr	r3, [pc, #120]	@ (8001ec0 <MX_TIM10_Init+0x94>)
 8001e46:	4a1f      	ldr	r2, [pc, #124]	@ (8001ec4 <MX_TIM10_Init+0x98>)
 8001e48:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ec0 <MX_TIM10_Init+0x94>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e50:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec0 <MX_TIM10_Init+0x94>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001e56:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec0 <MX_TIM10_Init+0x94>)
 8001e58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e5c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e5e:	4b18      	ldr	r3, [pc, #96]	@ (8001ec0 <MX_TIM10_Init+0x94>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e64:	4b16      	ldr	r3, [pc, #88]	@ (8001ec0 <MX_TIM10_Init+0x94>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001e6a:	4815      	ldr	r0, [pc, #84]	@ (8001ec0 <MX_TIM10_Init+0x94>)
 8001e6c:	f002 fddc 	bl	8004a28 <HAL_TIM_Base_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8001e76:	f000 f8e3 	bl	8002040 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8001e7a:	4811      	ldr	r0, [pc, #68]	@ (8001ec0 <MX_TIM10_Init+0x94>)
 8001e7c:	f002 fe86 	bl	8004b8c <HAL_TIM_PWM_Init>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8001e86:	f000 f8db 	bl	8002040 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e8a:	2360      	movs	r3, #96	@ 0x60
 8001e8c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e92:	2300      	movs	r3, #0
 8001e94:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e96:	2300      	movs	r3, #0
 8001e98:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e9a:	1d3b      	adds	r3, r7, #4
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4807      	ldr	r0, [pc, #28]	@ (8001ec0 <MX_TIM10_Init+0x94>)
 8001ea2:	f003 f9a1 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8001eac:	f000 f8c8 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8001eb0:	4803      	ldr	r0, [pc, #12]	@ (8001ec0 <MX_TIM10_Init+0x94>)
 8001eb2:	f000 fa8d 	bl	80023d0 <HAL_TIM_MspPostInit>

}
 8001eb6:	bf00      	nop
 8001eb8:	3720      	adds	r7, #32
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000454 	.word	0x20000454
 8001ec4:	40014400 	.word	0x40014400

08001ec8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ecc:	4b11      	ldr	r3, [pc, #68]	@ (8001f14 <MX_USART1_UART_Init+0x4c>)
 8001ece:	4a12      	ldr	r2, [pc, #72]	@ (8001f18 <MX_USART1_UART_Init+0x50>)
 8001ed0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ed2:	4b10      	ldr	r3, [pc, #64]	@ (8001f14 <MX_USART1_UART_Init+0x4c>)
 8001ed4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ed8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001eda:	4b0e      	ldr	r3, [pc, #56]	@ (8001f14 <MX_USART1_UART_Init+0x4c>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f14 <MX_USART1_UART_Init+0x4c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f14 <MX_USART1_UART_Init+0x4c>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001eec:	4b09      	ldr	r3, [pc, #36]	@ (8001f14 <MX_USART1_UART_Init+0x4c>)
 8001eee:	220c      	movs	r2, #12
 8001ef0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ef2:	4b08      	ldr	r3, [pc, #32]	@ (8001f14 <MX_USART1_UART_Init+0x4c>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ef8:	4b06      	ldr	r3, [pc, #24]	@ (8001f14 <MX_USART1_UART_Init+0x4c>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001efe:	4805      	ldr	r0, [pc, #20]	@ (8001f14 <MX_USART1_UART_Init+0x4c>)
 8001f00:	f003 feca 	bl	8005c98 <HAL_UART_Init>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f0a:	f000 f899 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	2000049c 	.word	0x2000049c
 8001f18:	40011000 	.word	0x40011000

08001f1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	607b      	str	r3, [r7, #4]
 8001f26:	4b10      	ldr	r3, [pc, #64]	@ (8001f68 <MX_DMA_Init+0x4c>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2a:	4a0f      	ldr	r2, [pc, #60]	@ (8001f68 <MX_DMA_Init+0x4c>)
 8001f2c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f32:	4b0d      	ldr	r3, [pc, #52]	@ (8001f68 <MX_DMA_Init+0x4c>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f3a:	607b      	str	r3, [r7, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2100      	movs	r1, #0
 8001f42:	2038      	movs	r0, #56	@ 0x38
 8001f44:	f001 fb41 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001f48:	2038      	movs	r0, #56	@ 0x38
 8001f4a:	f001 fb5a 	bl	8003602 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	2100      	movs	r1, #0
 8001f52:	203a      	movs	r0, #58	@ 0x3a
 8001f54:	f001 fb39 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001f58:	203a      	movs	r0, #58	@ 0x3a
 8001f5a:	f001 fb52 	bl	8003602 <HAL_NVIC_EnableIRQ>

}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40023800 	.word	0x40023800

08001f6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f72:	f107 030c 	add.w	r3, r7, #12
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	609a      	str	r2, [r3, #8]
 8001f7e:	60da      	str	r2, [r3, #12]
 8001f80:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	60bb      	str	r3, [r7, #8]
 8001f86:	4b2b      	ldr	r3, [pc, #172]	@ (8002034 <MX_GPIO_Init+0xc8>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	4a2a      	ldr	r2, [pc, #168]	@ (8002034 <MX_GPIO_Init+0xc8>)
 8001f8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f92:	4b28      	ldr	r3, [pc, #160]	@ (8002034 <MX_GPIO_Init+0xc8>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f9a:	60bb      	str	r3, [r7, #8]
 8001f9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	4b24      	ldr	r3, [pc, #144]	@ (8002034 <MX_GPIO_Init+0xc8>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa6:	4a23      	ldr	r2, [pc, #140]	@ (8002034 <MX_GPIO_Init+0xc8>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fae:	4b21      	ldr	r3, [pc, #132]	@ (8002034 <MX_GPIO_Init+0xc8>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	603b      	str	r3, [r7, #0]
 8001fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8002034 <MX_GPIO_Init+0xc8>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc2:	4a1c      	ldr	r2, [pc, #112]	@ (8002034 <MX_GPIO_Init+0xc8>)
 8001fc4:	f043 0302 	orr.w	r3, r3, #2
 8001fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fca:	4b1a      	ldr	r3, [pc, #104]	@ (8002034 <MX_GPIO_Init+0xc8>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	603b      	str	r3, [r7, #0]
 8001fd4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, S3_Pin|S2_Pin|S1_Pin|S0_Pin, GPIO_PIN_RESET);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f240 4107 	movw	r1, #1031	@ 0x407
 8001fdc:	4816      	ldr	r0, [pc, #88]	@ (8002038 <MX_GPIO_Init+0xcc>)
 8001fde:	f002 f8b1 	bl	8004144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STBY_GPIO_Port, STBY_Pin, GPIO_PIN_SET);
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001fe8:	4814      	ldr	r0, [pc, #80]	@ (800203c <MX_GPIO_Init+0xd0>)
 8001fea:	f002 f8ab 	bl	8004144 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : S3_Pin S2_Pin S1_Pin S0_Pin */
  GPIO_InitStruct.Pin = S3_Pin|S2_Pin|S1_Pin|S0_Pin;
 8001fee:	f240 4307 	movw	r3, #1031	@ 0x407
 8001ff2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002000:	f107 030c 	add.w	r3, r7, #12
 8002004:	4619      	mov	r1, r3
 8002006:	480c      	ldr	r0, [pc, #48]	@ (8002038 <MX_GPIO_Init+0xcc>)
 8002008:	f001 ff18 	bl	8003e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : STBY_Pin */
  GPIO_InitStruct.Pin = STBY_Pin;
 800200c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002010:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002012:	2301      	movs	r3, #1
 8002014:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STBY_GPIO_Port, &GPIO_InitStruct);
 800201e:	f107 030c 	add.w	r3, r7, #12
 8002022:	4619      	mov	r1, r3
 8002024:	4805      	ldr	r0, [pc, #20]	@ (800203c <MX_GPIO_Init+0xd0>)
 8002026:	f001 ff09 	bl	8003e3c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800202a:	bf00      	nop
 800202c:	3720      	adds	r7, #32
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40023800 	.word	0x40023800
 8002038:	40020400 	.word	0x40020400
 800203c:	40020000 	.word	0x40020000

08002040 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002044:	b672      	cpsid	i
}
 8002046:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002048:	bf00      	nop
 800204a:	e7fd      	b.n	8002048 <Error_Handler+0x8>

0800204c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	4b10      	ldr	r3, [pc, #64]	@ (8002098 <HAL_MspInit+0x4c>)
 8002058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205a:	4a0f      	ldr	r2, [pc, #60]	@ (8002098 <HAL_MspInit+0x4c>)
 800205c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002060:	6453      	str	r3, [r2, #68]	@ 0x44
 8002062:	4b0d      	ldr	r3, [pc, #52]	@ (8002098 <HAL_MspInit+0x4c>)
 8002064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800206a:	607b      	str	r3, [r7, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	603b      	str	r3, [r7, #0]
 8002072:	4b09      	ldr	r3, [pc, #36]	@ (8002098 <HAL_MspInit+0x4c>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002076:	4a08      	ldr	r2, [pc, #32]	@ (8002098 <HAL_MspInit+0x4c>)
 8002078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800207c:	6413      	str	r3, [r2, #64]	@ 0x40
 800207e:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <HAL_MspInit+0x4c>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002086:	603b      	str	r3, [r7, #0]
 8002088:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	40023800 	.word	0x40023800

0800209c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b08a      	sub	sp, #40	@ 0x28
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a4:	f107 0314 	add.w	r3, r7, #20
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a33      	ldr	r2, [pc, #204]	@ (8002188 <HAL_ADC_MspInit+0xec>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d15f      	bne.n	800217e <HAL_ADC_MspInit+0xe2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	613b      	str	r3, [r7, #16]
 80020c2:	4b32      	ldr	r3, [pc, #200]	@ (800218c <HAL_ADC_MspInit+0xf0>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c6:	4a31      	ldr	r2, [pc, #196]	@ (800218c <HAL_ADC_MspInit+0xf0>)
 80020c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ce:	4b2f      	ldr	r3, [pc, #188]	@ (800218c <HAL_ADC_MspInit+0xf0>)
 80020d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020d6:	613b      	str	r3, [r7, #16]
 80020d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	4b2b      	ldr	r3, [pc, #172]	@ (800218c <HAL_ADC_MspInit+0xf0>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	4a2a      	ldr	r2, [pc, #168]	@ (800218c <HAL_ADC_MspInit+0xf0>)
 80020e4:	f043 0301 	orr.w	r3, r3, #1
 80020e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ea:	4b28      	ldr	r3, [pc, #160]	@ (800218c <HAL_ADC_MspInit+0xf0>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = OUT_Pin;
 80020f6:	2380      	movs	r3, #128	@ 0x80
 80020f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020fa:	2303      	movs	r3, #3
 80020fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fe:	2300      	movs	r3, #0
 8002100:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(OUT_GPIO_Port, &GPIO_InitStruct);
 8002102:	f107 0314 	add.w	r3, r7, #20
 8002106:	4619      	mov	r1, r3
 8002108:	4821      	ldr	r0, [pc, #132]	@ (8002190 <HAL_ADC_MspInit+0xf4>)
 800210a:	f001 fe97 	bl	8003e3c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800210e:	4b21      	ldr	r3, [pc, #132]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 8002110:	4a21      	ldr	r2, [pc, #132]	@ (8002198 <HAL_ADC_MspInit+0xfc>)
 8002112:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002114:	4b1f      	ldr	r3, [pc, #124]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 8002116:	2200      	movs	r2, #0
 8002118:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800211a:	4b1e      	ldr	r3, [pc, #120]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 800211c:	2200      	movs	r2, #0
 800211e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002120:	4b1c      	ldr	r3, [pc, #112]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 8002122:	2200      	movs	r2, #0
 8002124:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002126:	4b1b      	ldr	r3, [pc, #108]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 8002128:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800212c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800212e:	4b19      	ldr	r3, [pc, #100]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 8002130:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002134:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002136:	4b17      	ldr	r3, [pc, #92]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 8002138:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800213c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800213e:	4b15      	ldr	r3, [pc, #84]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 8002140:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002144:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002146:	4b13      	ldr	r3, [pc, #76]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 8002148:	2200      	movs	r2, #0
 800214a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800214c:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 800214e:	2200      	movs	r2, #0
 8002150:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002152:	4810      	ldr	r0, [pc, #64]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 8002154:	f001 fa70 	bl	8003638 <HAL_DMA_Init>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800215e:	f7ff ff6f 	bl	8002040 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a0b      	ldr	r2, [pc, #44]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 8002166:	639a      	str	r2, [r3, #56]	@ 0x38
 8002168:	4a0a      	ldr	r2, [pc, #40]	@ (8002194 <HAL_ADC_MspInit+0xf8>)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800216e:	2200      	movs	r2, #0
 8002170:	2100      	movs	r1, #0
 8002172:	2012      	movs	r0, #18
 8002174:	f001 fa29 	bl	80035ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002178:	2012      	movs	r0, #18
 800217a:	f001 fa42 	bl	8003602 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800217e:	bf00      	nop
 8002180:	3728      	adds	r7, #40	@ 0x28
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40012000 	.word	0x40012000
 800218c:	40023800 	.word	0x40023800
 8002190:	40020000 	.word	0x40020000
 8002194:	20000244 	.word	0x20000244
 8002198:	40026410 	.word	0x40026410

0800219c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a36      	ldr	r2, [pc, #216]	@ (8002284 <HAL_TIM_Base_MspInit+0xe8>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d10e      	bne.n	80021cc <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	61fb      	str	r3, [r7, #28]
 80021b2:	4b35      	ldr	r3, [pc, #212]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 80021b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b6:	4a34      	ldr	r2, [pc, #208]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021be:	4b32      	ldr	r3, [pc, #200]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 80021c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	61fb      	str	r3, [r7, #28]
 80021c8:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM10_MspInit 1 */

    /* USER CODE END TIM10_MspInit 1 */
  }

}
 80021ca:	e056      	b.n	800227a <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a2e      	ldr	r2, [pc, #184]	@ (800228c <HAL_TIM_Base_MspInit+0xf0>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d116      	bne.n	8002204 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	61bb      	str	r3, [r7, #24]
 80021da:	4b2b      	ldr	r3, [pc, #172]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 80021dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021de:	4a2a      	ldr	r2, [pc, #168]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 80021e0:	f043 0302 	orr.w	r3, r3, #2
 80021e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80021e6:	4b28      	ldr	r3, [pc, #160]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	61bb      	str	r3, [r7, #24]
 80021f0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80021f2:	2200      	movs	r2, #0
 80021f4:	2100      	movs	r1, #0
 80021f6:	201d      	movs	r0, #29
 80021f8:	f001 f9e7 	bl	80035ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80021fc:	201d      	movs	r0, #29
 80021fe:	f001 fa00 	bl	8003602 <HAL_NVIC_EnableIRQ>
}
 8002202:	e03a      	b.n	800227a <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM4)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a21      	ldr	r2, [pc, #132]	@ (8002290 <HAL_TIM_Base_MspInit+0xf4>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d10e      	bne.n	800222c <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	617b      	str	r3, [r7, #20]
 8002212:	4b1d      	ldr	r3, [pc, #116]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 8002214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002216:	4a1c      	ldr	r2, [pc, #112]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 8002218:	f043 0304 	orr.w	r3, r3, #4
 800221c:	6413      	str	r3, [r2, #64]	@ 0x40
 800221e:	4b1a      	ldr	r3, [pc, #104]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 8002220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002222:	f003 0304 	and.w	r3, r3, #4
 8002226:	617b      	str	r3, [r7, #20]
 8002228:	697b      	ldr	r3, [r7, #20]
}
 800222a:	e026      	b.n	800227a <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM9)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a18      	ldr	r2, [pc, #96]	@ (8002294 <HAL_TIM_Base_MspInit+0xf8>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d10e      	bne.n	8002254 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	613b      	str	r3, [r7, #16]
 800223a:	4b13      	ldr	r3, [pc, #76]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 800223c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223e:	4a12      	ldr	r2, [pc, #72]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 8002240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002244:	6453      	str	r3, [r2, #68]	@ 0x44
 8002246:	4b10      	ldr	r3, [pc, #64]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 8002248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800224e:	613b      	str	r3, [r7, #16]
 8002250:	693b      	ldr	r3, [r7, #16]
}
 8002252:	e012      	b.n	800227a <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM10)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a0f      	ldr	r2, [pc, #60]	@ (8002298 <HAL_TIM_Base_MspInit+0xfc>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d10d      	bne.n	800227a <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	60fb      	str	r3, [r7, #12]
 8002262:	4b09      	ldr	r3, [pc, #36]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 8002264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002266:	4a08      	ldr	r2, [pc, #32]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 8002268:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800226c:	6453      	str	r3, [r2, #68]	@ 0x44
 800226e:	4b06      	ldr	r3, [pc, #24]	@ (8002288 <HAL_TIM_Base_MspInit+0xec>)
 8002270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
}
 800227a:	bf00      	nop
 800227c:	3720      	adds	r7, #32
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40010000 	.word	0x40010000
 8002288:	40023800 	.word	0x40023800
 800228c:	40000400 	.word	0x40000400
 8002290:	40000800 	.word	0x40000800
 8002294:	40014000 	.word	0x40014000
 8002298:	40014400 	.word	0x40014400

0800229c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08c      	sub	sp, #48	@ 0x30
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 031c 	add.w	r3, r7, #28
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022bc:	d14a      	bne.n	8002354 <HAL_TIM_Encoder_MspInit+0xb8>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	61bb      	str	r3, [r7, #24]
 80022c2:	4b3f      	ldr	r3, [pc, #252]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 80022c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c6:	4a3e      	ldr	r2, [pc, #248]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ce:	4b3c      	ldr	r3, [pc, #240]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 80022d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	61bb      	str	r3, [r7, #24]
 80022d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	617b      	str	r3, [r7, #20]
 80022de:	4b38      	ldr	r3, [pc, #224]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	4a37      	ldr	r2, [pc, #220]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ea:	4b35      	ldr	r3, [pc, #212]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	4b31      	ldr	r3, [pc, #196]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fe:	4a30      	ldr	r2, [pc, #192]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 8002300:	f043 0302 	orr.w	r3, r3, #2
 8002304:	6313      	str	r3, [r2, #48]	@ 0x30
 8002306:	4b2e      	ldr	r3, [pc, #184]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	613b      	str	r3, [r7, #16]
 8002310:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODERA1_Pin;
 8002312:	2320      	movs	r3, #32
 8002314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002316:	2302      	movs	r3, #2
 8002318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231e:	2300      	movs	r3, #0
 8002320:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002322:	2301      	movs	r3, #1
 8002324:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODERA1_GPIO_Port, &GPIO_InitStruct);
 8002326:	f107 031c 	add.w	r3, r7, #28
 800232a:	4619      	mov	r1, r3
 800232c:	4825      	ldr	r0, [pc, #148]	@ (80023c4 <HAL_TIM_Encoder_MspInit+0x128>)
 800232e:	f001 fd85 	bl	8003e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODERA2_Pin;
 8002332:	2308      	movs	r3, #8
 8002334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002336:	2302      	movs	r3, #2
 8002338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	2300      	movs	r3, #0
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233e:	2300      	movs	r3, #0
 8002340:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002342:	2301      	movs	r3, #1
 8002344:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODERA2_GPIO_Port, &GPIO_InitStruct);
 8002346:	f107 031c 	add.w	r3, r7, #28
 800234a:	4619      	mov	r1, r3
 800234c:	481e      	ldr	r0, [pc, #120]	@ (80023c8 <HAL_TIM_Encoder_MspInit+0x12c>)
 800234e:	f001 fd75 	bl	8003e3c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002352:	e030      	b.n	80023b6 <HAL_TIM_Encoder_MspInit+0x11a>
  else if(htim_encoder->Instance==TIM5)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a1c      	ldr	r2, [pc, #112]	@ (80023cc <HAL_TIM_Encoder_MspInit+0x130>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d12b      	bne.n	80023b6 <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	60fb      	str	r3, [r7, #12]
 8002362:	4b17      	ldr	r3, [pc, #92]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002366:	4a16      	ldr	r2, [pc, #88]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 8002368:	f043 0308 	orr.w	r3, r3, #8
 800236c:	6413      	str	r3, [r2, #64]	@ 0x40
 800236e:	4b14      	ldr	r3, [pc, #80]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	f003 0308 	and.w	r3, r3, #8
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	4b10      	ldr	r3, [pc, #64]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002382:	4a0f      	ldr	r2, [pc, #60]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	6313      	str	r3, [r2, #48]	@ 0x30
 800238a:	4b0d      	ldr	r3, [pc, #52]	@ (80023c0 <HAL_TIM_Encoder_MspInit+0x124>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	60bb      	str	r3, [r7, #8]
 8002394:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODERB1_Pin|ENCODERB2_Pin;
 8002396:	2303      	movs	r3, #3
 8002398:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239a:	2302      	movs	r3, #2
 800239c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239e:	2300      	movs	r3, #0
 80023a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a2:	2300      	movs	r3, #0
 80023a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80023a6:	2302      	movs	r3, #2
 80023a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023aa:	f107 031c 	add.w	r3, r7, #28
 80023ae:	4619      	mov	r1, r3
 80023b0:	4804      	ldr	r0, [pc, #16]	@ (80023c4 <HAL_TIM_Encoder_MspInit+0x128>)
 80023b2:	f001 fd43 	bl	8003e3c <HAL_GPIO_Init>
}
 80023b6:	bf00      	nop
 80023b8:	3730      	adds	r7, #48	@ 0x30
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40023800 	.word	0x40023800
 80023c4:	40020000 	.word	0x40020000
 80023c8:	40020400 	.word	0x40020400
 80023cc:	40000c00 	.word	0x40000c00

080023d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b08a      	sub	sp, #40	@ 0x28
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023d8:	f107 0314 	add.w	r3, r7, #20
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	605a      	str	r2, [r3, #4]
 80023e2:	609a      	str	r2, [r3, #8]
 80023e4:	60da      	str	r2, [r3, #12]
 80023e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a25      	ldr	r2, [pc, #148]	@ (8002484 <HAL_TIM_MspPostInit+0xb4>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d11f      	bne.n	8002432 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	613b      	str	r3, [r7, #16]
 80023f6:	4b24      	ldr	r3, [pc, #144]	@ (8002488 <HAL_TIM_MspPostInit+0xb8>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fa:	4a23      	ldr	r2, [pc, #140]	@ (8002488 <HAL_TIM_MspPostInit+0xb8>)
 80023fc:	f043 0301 	orr.w	r3, r3, #1
 8002400:	6313      	str	r3, [r2, #48]	@ 0x30
 8002402:	4b21      	ldr	r3, [pc, #132]	@ (8002488 <HAL_TIM_MspPostInit+0xb8>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	613b      	str	r3, [r7, #16]
 800240c:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = INA1_Pin|INA2_Pin|INB1_Pin|INB2_Pin;
 800240e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002414:	2302      	movs	r3, #2
 8002416:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241c:	2300      	movs	r3, #0
 800241e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002420:	2301      	movs	r3, #1
 8002422:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002424:	f107 0314 	add.w	r3, r7, #20
 8002428:	4619      	mov	r1, r3
 800242a:	4818      	ldr	r0, [pc, #96]	@ (800248c <HAL_TIM_MspPostInit+0xbc>)
 800242c:	f001 fd06 	bl	8003e3c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM10_MspPostInit 1 */

    /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8002430:	e023      	b.n	800247a <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM10)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a16      	ldr	r2, [pc, #88]	@ (8002490 <HAL_TIM_MspPostInit+0xc0>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d11e      	bne.n	800247a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	4b11      	ldr	r3, [pc, #68]	@ (8002488 <HAL_TIM_MspPostInit+0xb8>)
 8002442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002444:	4a10      	ldr	r2, [pc, #64]	@ (8002488 <HAL_TIM_MspPostInit+0xb8>)
 8002446:	f043 0302 	orr.w	r3, r3, #2
 800244a:	6313      	str	r3, [r2, #48]	@ 0x30
 800244c:	4b0e      	ldr	r3, [pc, #56]	@ (8002488 <HAL_TIM_MspPostInit+0xb8>)
 800244e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	60fb      	str	r3, [r7, #12]
 8002456:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002458:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800245c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245e:	2302      	movs	r3, #2
 8002460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002462:	2300      	movs	r3, #0
 8002464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002466:	2300      	movs	r3, #0
 8002468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800246a:	2303      	movs	r3, #3
 800246c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800246e:	f107 0314 	add.w	r3, r7, #20
 8002472:	4619      	mov	r1, r3
 8002474:	4807      	ldr	r0, [pc, #28]	@ (8002494 <HAL_TIM_MspPostInit+0xc4>)
 8002476:	f001 fce1 	bl	8003e3c <HAL_GPIO_Init>
}
 800247a:	bf00      	nop
 800247c:	3728      	adds	r7, #40	@ 0x28
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	40010000 	.word	0x40010000
 8002488:	40023800 	.word	0x40023800
 800248c:	40020000 	.word	0x40020000
 8002490:	40014400 	.word	0x40014400
 8002494:	40020400 	.word	0x40020400

08002498 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b08a      	sub	sp, #40	@ 0x28
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a0:	f107 0314 	add.w	r3, r7, #20
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a44      	ldr	r2, [pc, #272]	@ (80025c8 <HAL_UART_MspInit+0x130>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	f040 8082 	bne.w	80025c0 <HAL_UART_MspInit+0x128>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024bc:	2300      	movs	r3, #0
 80024be:	613b      	str	r3, [r7, #16]
 80024c0:	4b42      	ldr	r3, [pc, #264]	@ (80025cc <HAL_UART_MspInit+0x134>)
 80024c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c4:	4a41      	ldr	r2, [pc, #260]	@ (80025cc <HAL_UART_MspInit+0x134>)
 80024c6:	f043 0310 	orr.w	r3, r3, #16
 80024ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80024cc:	4b3f      	ldr	r3, [pc, #252]	@ (80025cc <HAL_UART_MspInit+0x134>)
 80024ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d0:	f003 0310 	and.w	r3, r3, #16
 80024d4:	613b      	str	r3, [r7, #16]
 80024d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d8:	2300      	movs	r3, #0
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	4b3b      	ldr	r3, [pc, #236]	@ (80025cc <HAL_UART_MspInit+0x134>)
 80024de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e0:	4a3a      	ldr	r2, [pc, #232]	@ (80025cc <HAL_UART_MspInit+0x134>)
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e8:	4b38      	ldr	r3, [pc, #224]	@ (80025cc <HAL_UART_MspInit+0x134>)
 80024ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024f4:	2300      	movs	r3, #0
 80024f6:	60bb      	str	r3, [r7, #8]
 80024f8:	4b34      	ldr	r3, [pc, #208]	@ (80025cc <HAL_UART_MspInit+0x134>)
 80024fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fc:	4a33      	ldr	r2, [pc, #204]	@ (80025cc <HAL_UART_MspInit+0x134>)
 80024fe:	f043 0302 	orr.w	r3, r3, #2
 8002502:	6313      	str	r3, [r2, #48]	@ 0x30
 8002504:	4b31      	ldr	r3, [pc, #196]	@ (80025cc <HAL_UART_MspInit+0x134>)
 8002506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002510:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002516:	2302      	movs	r3, #2
 8002518:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251a:	2300      	movs	r3, #0
 800251c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800251e:	2303      	movs	r3, #3
 8002520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002522:	2307      	movs	r3, #7
 8002524:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002526:	f107 0314 	add.w	r3, r7, #20
 800252a:	4619      	mov	r1, r3
 800252c:	4828      	ldr	r0, [pc, #160]	@ (80025d0 <HAL_UART_MspInit+0x138>)
 800252e:	f001 fc85 	bl	8003e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002532:	2380      	movs	r3, #128	@ 0x80
 8002534:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002536:	2302      	movs	r3, #2
 8002538:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800253e:	2303      	movs	r3, #3
 8002540:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002542:	2307      	movs	r3, #7
 8002544:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002546:	f107 0314 	add.w	r3, r7, #20
 800254a:	4619      	mov	r1, r3
 800254c:	4821      	ldr	r0, [pc, #132]	@ (80025d4 <HAL_UART_MspInit+0x13c>)
 800254e:	f001 fc75 	bl	8003e3c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002552:	4b21      	ldr	r3, [pc, #132]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 8002554:	4a21      	ldr	r2, [pc, #132]	@ (80025dc <HAL_UART_MspInit+0x144>)
 8002556:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002558:	4b1f      	ldr	r3, [pc, #124]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 800255a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800255e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002560:	4b1d      	ldr	r3, [pc, #116]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 8002562:	2200      	movs	r2, #0
 8002564:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002566:	4b1c      	ldr	r3, [pc, #112]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 8002568:	2200      	movs	r2, #0
 800256a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800256c:	4b1a      	ldr	r3, [pc, #104]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 800256e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002572:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002574:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 8002576:	2200      	movs	r2, #0
 8002578:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800257a:	4b17      	ldr	r3, [pc, #92]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 800257c:	2200      	movs	r2, #0
 800257e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002580:	4b15      	ldr	r3, [pc, #84]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 8002582:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002586:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002588:	4b13      	ldr	r3, [pc, #76]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 800258a:	2200      	movs	r2, #0
 800258c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800258e:	4b12      	ldr	r3, [pc, #72]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 8002590:	2200      	movs	r2, #0
 8002592:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002594:	4810      	ldr	r0, [pc, #64]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 8002596:	f001 f84f 	bl	8003638 <HAL_DMA_Init>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 80025a0:	f7ff fd4e 	bl	8002040 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4a0c      	ldr	r2, [pc, #48]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 80025a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025aa:	4a0b      	ldr	r2, [pc, #44]	@ (80025d8 <HAL_UART_MspInit+0x140>)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80025b0:	2200      	movs	r2, #0
 80025b2:	2100      	movs	r1, #0
 80025b4:	2025      	movs	r0, #37	@ 0x25
 80025b6:	f001 f808 	bl	80035ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80025ba:	2025      	movs	r0, #37	@ 0x25
 80025bc:	f001 f821 	bl	8003602 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80025c0:	bf00      	nop
 80025c2:	3728      	adds	r7, #40	@ 0x28
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40011000 	.word	0x40011000
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40020000 	.word	0x40020000
 80025d4:	40020400 	.word	0x40020400
 80025d8:	200004e4 	.word	0x200004e4
 80025dc:	40026440 	.word	0x40026440

080025e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025e4:	bf00      	nop
 80025e6:	e7fd      	b.n	80025e4 <NMI_Handler+0x4>

080025e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025ec:	bf00      	nop
 80025ee:	e7fd      	b.n	80025ec <HardFault_Handler+0x4>

080025f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025f4:	bf00      	nop
 80025f6:	e7fd      	b.n	80025f4 <MemManage_Handler+0x4>

080025f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025fc:	bf00      	nop
 80025fe:	e7fd      	b.n	80025fc <BusFault_Handler+0x4>

08002600 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002604:	bf00      	nop
 8002606:	e7fd      	b.n	8002604 <UsageFault_Handler+0x4>

08002608 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800260c:	bf00      	nop
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002616:	b480      	push	{r7}
 8002618:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002628:	bf00      	nop
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002636:	f000 f989 	bl	800294c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
	...

08002640 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002644:	4802      	ldr	r0, [pc, #8]	@ (8002650 <ADC_IRQHandler+0x10>)
 8002646:	f000 fa08 	bl	8002a5a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	200001fc 	.word	0x200001fc

08002654 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002658:	4802      	ldr	r0, [pc, #8]	@ (8002664 <TIM3_IRQHandler+0x10>)
 800265a:	f002 fcd5 	bl	8005008 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000334 	.word	0x20000334

08002668 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800266c:	4802      	ldr	r0, [pc, #8]	@ (8002678 <USART1_IRQHandler+0x10>)
 800266e:	f003 fb63 	bl	8005d38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	2000049c 	.word	0x2000049c

0800267c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002680:	4802      	ldr	r0, [pc, #8]	@ (800268c <DMA2_Stream0_IRQHandler+0x10>)
 8002682:	f001 f971 	bl	8003968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	20000244 	.word	0x20000244

08002690 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002694:	4802      	ldr	r0, [pc, #8]	@ (80026a0 <DMA2_Stream2_IRQHandler+0x10>)
 8002696:	f001 f967 	bl	8003968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	200004e4 	.word	0x200004e4

080026a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  return 1;
 80026a8:	2301      	movs	r3, #1
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <_kill>:

int _kill(int pid, int sig)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80026be:	f005 f9fb 	bl	8007ab8 <__errno>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2216      	movs	r2, #22
 80026c6:	601a      	str	r2, [r3, #0]
  return -1;
 80026c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3708      	adds	r7, #8
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <_exit>:

void _exit (int status)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026dc:	f04f 31ff 	mov.w	r1, #4294967295
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7ff ffe7 	bl	80026b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80026e6:	bf00      	nop
 80026e8:	e7fd      	b.n	80026e6 <_exit+0x12>

080026ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b086      	sub	sp, #24
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	60f8      	str	r0, [r7, #12]
 80026f2:	60b9      	str	r1, [r7, #8]
 80026f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026f6:	2300      	movs	r3, #0
 80026f8:	617b      	str	r3, [r7, #20]
 80026fa:	e00a      	b.n	8002712 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026fc:	f3af 8000 	nop.w
 8002700:	4601      	mov	r1, r0
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	1c5a      	adds	r2, r3, #1
 8002706:	60ba      	str	r2, [r7, #8]
 8002708:	b2ca      	uxtb	r2, r1
 800270a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	3301      	adds	r3, #1
 8002710:	617b      	str	r3, [r7, #20]
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	429a      	cmp	r2, r3
 8002718:	dbf0      	blt.n	80026fc <_read+0x12>
  }

  return len;
 800271a:	687b      	ldr	r3, [r7, #4]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002730:	2300      	movs	r3, #0
 8002732:	617b      	str	r3, [r7, #20]
 8002734:	e009      	b.n	800274a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	1c5a      	adds	r2, r3, #1
 800273a:	60ba      	str	r2, [r7, #8]
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	3301      	adds	r3, #1
 8002748:	617b      	str	r3, [r7, #20]
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	429a      	cmp	r2, r3
 8002750:	dbf1      	blt.n	8002736 <_write+0x12>
  }
  return len;
 8002752:	687b      	ldr	r3, [r7, #4]
}
 8002754:	4618      	mov	r0, r3
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <_close>:

int _close(int file)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002764:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002768:	4618      	mov	r0, r3
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002784:	605a      	str	r2, [r3, #4]
  return 0;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <_isatty>:

int _isatty(int file)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800279c:	2301      	movs	r3, #1
}
 800279e:	4618      	mov	r0, r3
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr

080027aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027aa:	b480      	push	{r7}
 80027ac:	b085      	sub	sp, #20
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	60f8      	str	r0, [r7, #12]
 80027b2:	60b9      	str	r1, [r7, #8]
 80027b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3714      	adds	r7, #20
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027cc:	4a14      	ldr	r2, [pc, #80]	@ (8002820 <_sbrk+0x5c>)
 80027ce:	4b15      	ldr	r3, [pc, #84]	@ (8002824 <_sbrk+0x60>)
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027d8:	4b13      	ldr	r3, [pc, #76]	@ (8002828 <_sbrk+0x64>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d102      	bne.n	80027e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027e0:	4b11      	ldr	r3, [pc, #68]	@ (8002828 <_sbrk+0x64>)
 80027e2:	4a12      	ldr	r2, [pc, #72]	@ (800282c <_sbrk+0x68>)
 80027e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027e6:	4b10      	ldr	r3, [pc, #64]	@ (8002828 <_sbrk+0x64>)
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4413      	add	r3, r2
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d207      	bcs.n	8002804 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027f4:	f005 f960 	bl	8007ab8 <__errno>
 80027f8:	4603      	mov	r3, r0
 80027fa:	220c      	movs	r2, #12
 80027fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002802:	e009      	b.n	8002818 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002804:	4b08      	ldr	r3, [pc, #32]	@ (8002828 <_sbrk+0x64>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800280a:	4b07      	ldr	r3, [pc, #28]	@ (8002828 <_sbrk+0x64>)
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4413      	add	r3, r2
 8002812:	4a05      	ldr	r2, [pc, #20]	@ (8002828 <_sbrk+0x64>)
 8002814:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002816:	68fb      	ldr	r3, [r7, #12]
}
 8002818:	4618      	mov	r0, r3
 800281a:	3718      	adds	r7, #24
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	20020000 	.word	0x20020000
 8002824:	00000400 	.word	0x00000400
 8002828:	200005bc 	.word	0x200005bc
 800282c:	20000710 	.word	0x20000710

08002830 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002834:	4b06      	ldr	r3, [pc, #24]	@ (8002850 <SystemInit+0x20>)
 8002836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800283a:	4a05      	ldr	r2, [pc, #20]	@ (8002850 <SystemInit+0x20>)
 800283c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002840:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002844:	bf00      	nop
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	e000ed00 	.word	0xe000ed00

08002854 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002854:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800288c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002858:	f7ff ffea 	bl	8002830 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800285c:	480c      	ldr	r0, [pc, #48]	@ (8002890 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800285e:	490d      	ldr	r1, [pc, #52]	@ (8002894 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002860:	4a0d      	ldr	r2, [pc, #52]	@ (8002898 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002862:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002864:	e002      	b.n	800286c <LoopCopyDataInit>

08002866 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002866:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002868:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800286a:	3304      	adds	r3, #4

0800286c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800286c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800286e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002870:	d3f9      	bcc.n	8002866 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002872:	4a0a      	ldr	r2, [pc, #40]	@ (800289c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002874:	4c0a      	ldr	r4, [pc, #40]	@ (80028a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002876:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002878:	e001      	b.n	800287e <LoopFillZerobss>

0800287a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800287a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800287c:	3204      	adds	r2, #4

0800287e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800287e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002880:	d3fb      	bcc.n	800287a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002882:	f005 f91f 	bl	8007ac4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002886:	f7fe ff69 	bl	800175c <main>
  bx  lr    
 800288a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800288c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002890:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002894:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002898:	0800b6bc 	.word	0x0800b6bc
  ldr r2, =_sbss
 800289c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80028a0:	20000710 	.word	0x20000710

080028a4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028a4:	e7fe      	b.n	80028a4 <DMA1_Stream0_IRQHandler>
	...

080028a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028ac:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <HAL_Init+0x40>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a0d      	ldr	r2, [pc, #52]	@ (80028e8 <HAL_Init+0x40>)
 80028b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028b8:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <HAL_Init+0x40>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a0a      	ldr	r2, [pc, #40]	@ (80028e8 <HAL_Init+0x40>)
 80028be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028c4:	4b08      	ldr	r3, [pc, #32]	@ (80028e8 <HAL_Init+0x40>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a07      	ldr	r2, [pc, #28]	@ (80028e8 <HAL_Init+0x40>)
 80028ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028d0:	2003      	movs	r0, #3
 80028d2:	f000 fe6f 	bl	80035b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028d6:	200f      	movs	r0, #15
 80028d8:	f000 f808 	bl	80028ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028dc:	f7ff fbb6 	bl	800204c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40023c00 	.word	0x40023c00

080028ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028f4:	4b12      	ldr	r3, [pc, #72]	@ (8002940 <HAL_InitTick+0x54>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	4b12      	ldr	r3, [pc, #72]	@ (8002944 <HAL_InitTick+0x58>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	4619      	mov	r1, r3
 80028fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002902:	fbb3 f3f1 	udiv	r3, r3, r1
 8002906:	fbb2 f3f3 	udiv	r3, r2, r3
 800290a:	4618      	mov	r0, r3
 800290c:	f000 fe87 	bl	800361e <HAL_SYSTICK_Config>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e00e      	b.n	8002938 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2b0f      	cmp	r3, #15
 800291e:	d80a      	bhi.n	8002936 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002920:	2200      	movs	r2, #0
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	f04f 30ff 	mov.w	r0, #4294967295
 8002928:	f000 fe4f 	bl	80035ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800292c:	4a06      	ldr	r2, [pc, #24]	@ (8002948 <HAL_InitTick+0x5c>)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
 8002934:	e000      	b.n	8002938 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
}
 8002938:	4618      	mov	r0, r3
 800293a:	3708      	adds	r7, #8
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	2000000c 	.word	0x2000000c
 8002944:	20000014 	.word	0x20000014
 8002948:	20000010 	.word	0x20000010

0800294c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002950:	4b06      	ldr	r3, [pc, #24]	@ (800296c <HAL_IncTick+0x20>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	461a      	mov	r2, r3
 8002956:	4b06      	ldr	r3, [pc, #24]	@ (8002970 <HAL_IncTick+0x24>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4413      	add	r3, r2
 800295c:	4a04      	ldr	r2, [pc, #16]	@ (8002970 <HAL_IncTick+0x24>)
 800295e:	6013      	str	r3, [r2, #0]
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	20000014 	.word	0x20000014
 8002970:	200005c0 	.word	0x200005c0

08002974 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  return uwTick;
 8002978:	4b03      	ldr	r3, [pc, #12]	@ (8002988 <HAL_GetTick+0x14>)
 800297a:	681b      	ldr	r3, [r3, #0]
}
 800297c:	4618      	mov	r0, r3
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	200005c0 	.word	0x200005c0

0800298c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002994:	f7ff ffee 	bl	8002974 <HAL_GetTick>
 8002998:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a4:	d005      	beq.n	80029b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029a6:	4b0a      	ldr	r3, [pc, #40]	@ (80029d0 <HAL_Delay+0x44>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	461a      	mov	r2, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	4413      	add	r3, r2
 80029b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029b2:	bf00      	nop
 80029b4:	f7ff ffde 	bl	8002974 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	68fa      	ldr	r2, [r7, #12]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d8f7      	bhi.n	80029b4 <HAL_Delay+0x28>
  {
  }
}
 80029c4:	bf00      	nop
 80029c6:	bf00      	nop
 80029c8:	3710      	adds	r7, #16
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20000014 	.word	0x20000014

080029d4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029dc:	2300      	movs	r3, #0
 80029de:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e033      	b.n	8002a52 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d109      	bne.n	8002a06 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7ff fb52 	bl	800209c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	f003 0310 	and.w	r3, r3, #16
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d118      	bne.n	8002a44 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a1a:	f023 0302 	bic.w	r3, r3, #2
 8002a1e:	f043 0202 	orr.w	r2, r3, #2
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 fb6c 	bl	8003104 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a36:	f023 0303 	bic.w	r3, r3, #3
 8002a3a:	f043 0201 	orr.w	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a42:	e001      	b.n	8002a48 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3710      	adds	r7, #16
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b086      	sub	sp, #24
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	617b      	str	r3, [r7, #20]
 8002a66:	2300      	movs	r3, #0
 8002a68:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f003 0302 	and.w	r3, r3, #2
 8002a80:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	f003 0320 	and.w	r3, r3, #32
 8002a88:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d049      	beq.n	8002b24 <HAL_ADC_IRQHandler+0xca>
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d046      	beq.n	8002b24 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9a:	f003 0310 	and.w	r3, r3, #16
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d105      	bne.n	8002aae <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d12b      	bne.n	8002b14 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d127      	bne.n	8002b14 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aca:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d006      	beq.n	8002ae0 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d119      	bne.n	8002b14 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 0220 	bic.w	r2, r2, #32
 8002aee:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d105      	bne.n	8002b14 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0c:	f043 0201 	orr.w	r2, r3, #1
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f7fe fdd3 	bl	80016c0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f06f 0212 	mvn.w	r2, #18
 8002b22:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b32:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d057      	beq.n	8002bea <HAL_ADC_IRQHandler+0x190>
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d054      	beq.n	8002bea <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b44:	f003 0310 	and.w	r3, r3, #16
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d105      	bne.n	8002b58 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b50:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d139      	bne.n	8002bda <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b6c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d006      	beq.n	8002b82 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d12b      	bne.n	8002bda <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d124      	bne.n	8002bda <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d11d      	bne.n	8002bda <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d119      	bne.n	8002bda <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bb4:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bba:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d105      	bne.n	8002bda <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd2:	f043 0201 	orr.w	r2, r3, #1
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 fc10 	bl	8003400 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f06f 020c 	mvn.w	r2, #12
 8002be8:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bf8:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d017      	beq.n	8002c30 <HAL_ADC_IRQHandler+0x1d6>
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d014      	beq.n	8002c30 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d10d      	bne.n	8002c30 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c18:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f929 	bl	8002e78 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f06f 0201 	mvn.w	r2, #1
 8002c2e:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f003 0320 	and.w	r3, r3, #32
 8002c36:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c3e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d015      	beq.n	8002c72 <HAL_ADC_IRQHandler+0x218>
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d012      	beq.n	8002c72 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c50:	f043 0202 	orr.w	r2, r3, #2
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f06f 0220 	mvn.w	r2, #32
 8002c60:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 f912 	bl	8002e8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f06f 0220 	mvn.w	r2, #32
 8002c70:	601a      	str	r2, [r3, #0]
  }
}
 8002c72:	bf00      	nop
 8002c74:	3718      	adds	r7, #24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
	...

08002c7c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b088      	sub	sp, #32
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d101      	bne.n	8002c9e <HAL_ADC_Start_DMA+0x22>
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	e0d0      	b.n	8002e40 <HAL_ADC_Start_DMA+0x1c4>
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f003 0301 	and.w	r3, r3, #1
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d018      	beq.n	8002ce6 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689a      	ldr	r2, [r3, #8]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f042 0201 	orr.w	r2, r2, #1
 8002cc2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002cc4:	4b60      	ldr	r3, [pc, #384]	@ (8002e48 <HAL_ADC_Start_DMA+0x1cc>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a60      	ldr	r2, [pc, #384]	@ (8002e4c <HAL_ADC_Start_DMA+0x1d0>)
 8002cca:	fba2 2303 	umull	r2, r3, r2, r3
 8002cce:	0c9a      	lsrs	r2, r3, #18
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	4413      	add	r3, r2
 8002cd6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002cd8:	e002      	b.n	8002ce0 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f9      	bne.n	8002cda <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cf4:	d107      	bne.n	8002d06 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d04:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	f040 8088 	bne.w	8002e26 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002d1e:	f023 0301 	bic.w	r3, r3, #1
 8002d22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d007      	beq.n	8002d48 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d40:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d54:	d106      	bne.n	8002d64 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5a:	f023 0206 	bic.w	r2, r3, #6
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	645a      	str	r2, [r3, #68]	@ 0x44
 8002d62:	e002      	b.n	8002d6a <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d72:	4b37      	ldr	r3, [pc, #220]	@ (8002e50 <HAL_ADC_Start_DMA+0x1d4>)
 8002d74:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d7a:	4a36      	ldr	r2, [pc, #216]	@ (8002e54 <HAL_ADC_Start_DMA+0x1d8>)
 8002d7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d82:	4a35      	ldr	r2, [pc, #212]	@ (8002e58 <HAL_ADC_Start_DMA+0x1dc>)
 8002d84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d8a:	4a34      	ldr	r2, [pc, #208]	@ (8002e5c <HAL_ADC_Start_DMA+0x1e0>)
 8002d8c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002d96:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002da6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002db6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	334c      	adds	r3, #76	@ 0x4c
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	68ba      	ldr	r2, [r7, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f000 fce4 	bl	8003794 <HAL_DMA_Start_IT>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f003 031f 	and.w	r3, r3, #31
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d10f      	bne.n	8002dfc <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d129      	bne.n	8002e3e <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689a      	ldr	r2, [r3, #8]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002df8:	609a      	str	r2, [r3, #8]
 8002dfa:	e020      	b.n	8002e3e <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a17      	ldr	r2, [pc, #92]	@ (8002e60 <HAL_ADC_Start_DMA+0x1e4>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d11b      	bne.n	8002e3e <HAL_ADC_Start_DMA+0x1c2>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d114      	bne.n	8002e3e <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689a      	ldr	r2, [r3, #8]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	e00b      	b.n	8002e3e <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	f043 0210 	orr.w	r2, r3, #16
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e36:	f043 0201 	orr.w	r2, r3, #1
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002e3e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3720      	adds	r7, #32
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	2000000c 	.word	0x2000000c
 8002e4c:	431bde83 	.word	0x431bde83
 8002e50:	40012300 	.word	0x40012300
 8002e54:	080032fd 	.word	0x080032fd
 8002e58:	080033b7 	.word	0x080033b7
 8002e5c:	080033d3 	.word	0x080033d3
 8002e60:	40012000 	.word	0x40012000

08002e64 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e94:	bf00      	nop
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d101      	bne.n	8002ebc <HAL_ADC_ConfigChannel+0x1c>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	e113      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x244>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2b09      	cmp	r3, #9
 8002eca:	d925      	bls.n	8002f18 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68d9      	ldr	r1, [r3, #12]
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4613      	mov	r3, r2
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	4413      	add	r3, r2
 8002ee0:	3b1e      	subs	r3, #30
 8002ee2:	2207      	movs	r2, #7
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43da      	mvns	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	400a      	ands	r2, r1
 8002ef0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68d9      	ldr	r1, [r3, #12]
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	689a      	ldr	r2, [r3, #8]
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	4618      	mov	r0, r3
 8002f04:	4603      	mov	r3, r0
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	4403      	add	r3, r0
 8002f0a:	3b1e      	subs	r3, #30
 8002f0c:	409a      	lsls	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	430a      	orrs	r2, r1
 8002f14:	60da      	str	r2, [r3, #12]
 8002f16:	e022      	b.n	8002f5e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6919      	ldr	r1, [r3, #16]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	4613      	mov	r3, r2
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	4413      	add	r3, r2
 8002f2c:	2207      	movs	r2, #7
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43da      	mvns	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	400a      	ands	r2, r1
 8002f3a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6919      	ldr	r1, [r3, #16]
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	4603      	mov	r3, r0
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	4403      	add	r3, r0
 8002f54:	409a      	lsls	r2, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b06      	cmp	r3, #6
 8002f64:	d824      	bhi.n	8002fb0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	4613      	mov	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	3b05      	subs	r3, #5
 8002f78:	221f      	movs	r2, #31
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	43da      	mvns	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	400a      	ands	r2, r1
 8002f86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	4618      	mov	r0, r3
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	4413      	add	r3, r2
 8002fa0:	3b05      	subs	r3, #5
 8002fa2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fae:	e04c      	b.n	800304a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b0c      	cmp	r3, #12
 8002fb6:	d824      	bhi.n	8003002 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	3b23      	subs	r3, #35	@ 0x23
 8002fca:	221f      	movs	r2, #31
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	43da      	mvns	r2, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	400a      	ands	r2, r1
 8002fd8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685a      	ldr	r2, [r3, #4]
 8002fec:	4613      	mov	r3, r2
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	4413      	add	r3, r2
 8002ff2:	3b23      	subs	r3, #35	@ 0x23
 8002ff4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	631a      	str	r2, [r3, #48]	@ 0x30
 8003000:	e023      	b.n	800304a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	3b41      	subs	r3, #65	@ 0x41
 8003014:	221f      	movs	r2, #31
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43da      	mvns	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	400a      	ands	r2, r1
 8003022:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	b29b      	uxth	r3, r3
 8003030:	4618      	mov	r0, r3
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685a      	ldr	r2, [r3, #4]
 8003036:	4613      	mov	r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4413      	add	r3, r2
 800303c:	3b41      	subs	r3, #65	@ 0x41
 800303e:	fa00 f203 	lsl.w	r2, r0, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800304a:	4b29      	ldr	r3, [pc, #164]	@ (80030f0 <HAL_ADC_ConfigChannel+0x250>)
 800304c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a28      	ldr	r2, [pc, #160]	@ (80030f4 <HAL_ADC_ConfigChannel+0x254>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d10f      	bne.n	8003078 <HAL_ADC_ConfigChannel+0x1d8>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b12      	cmp	r3, #18
 800305e:	d10b      	bne.n	8003078 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a1d      	ldr	r2, [pc, #116]	@ (80030f4 <HAL_ADC_ConfigChannel+0x254>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d12b      	bne.n	80030da <HAL_ADC_ConfigChannel+0x23a>
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a1c      	ldr	r2, [pc, #112]	@ (80030f8 <HAL_ADC_ConfigChannel+0x258>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d003      	beq.n	8003094 <HAL_ADC_ConfigChannel+0x1f4>
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2b11      	cmp	r3, #17
 8003092:	d122      	bne.n	80030da <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a11      	ldr	r2, [pc, #68]	@ (80030f8 <HAL_ADC_ConfigChannel+0x258>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d111      	bne.n	80030da <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030b6:	4b11      	ldr	r3, [pc, #68]	@ (80030fc <HAL_ADC_ConfigChannel+0x25c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a11      	ldr	r2, [pc, #68]	@ (8003100 <HAL_ADC_ConfigChannel+0x260>)
 80030bc:	fba2 2303 	umull	r2, r3, r2, r3
 80030c0:	0c9a      	lsrs	r2, r3, #18
 80030c2:	4613      	mov	r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	4413      	add	r3, r2
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80030cc:	e002      	b.n	80030d4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	3b01      	subs	r3, #1
 80030d2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f9      	bne.n	80030ce <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	40012300 	.word	0x40012300
 80030f4:	40012000 	.word	0x40012000
 80030f8:	10000012 	.word	0x10000012
 80030fc:	2000000c 	.word	0x2000000c
 8003100:	431bde83 	.word	0x431bde83

08003104 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800310c:	4b79      	ldr	r3, [pc, #484]	@ (80032f4 <ADC_Init+0x1f0>)
 800310e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	431a      	orrs	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	685a      	ldr	r2, [r3, #4]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003138:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6859      	ldr	r1, [r3, #4]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	021a      	lsls	r2, r3, #8
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800315c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6859      	ldr	r1, [r3, #4]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800317e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6899      	ldr	r1, [r3, #8]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003196:	4a58      	ldr	r2, [pc, #352]	@ (80032f8 <ADC_Init+0x1f4>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d022      	beq.n	80031e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689a      	ldr	r2, [r3, #8]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6899      	ldr	r1, [r3, #8]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	430a      	orrs	r2, r1
 80031bc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689a      	ldr	r2, [r3, #8]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80031cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6899      	ldr	r1, [r3, #8]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	609a      	str	r2, [r3, #8]
 80031e0:	e00f      	b.n	8003202 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	689a      	ldr	r2, [r3, #8]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003200:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 0202 	bic.w	r2, r2, #2
 8003210:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6899      	ldr	r1, [r3, #8]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	7e1b      	ldrb	r3, [r3, #24]
 800321c:	005a      	lsls	r2, r3, #1
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 3020 	ldrb.w	r3, [r3, #32]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d01b      	beq.n	8003268 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800323e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800324e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6859      	ldr	r1, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325a:	3b01      	subs	r3, #1
 800325c:	035a      	lsls	r2, r3, #13
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	430a      	orrs	r2, r1
 8003264:	605a      	str	r2, [r3, #4]
 8003266:	e007      	b.n	8003278 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003276:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003286:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	69db      	ldr	r3, [r3, #28]
 8003292:	3b01      	subs	r3, #1
 8003294:	051a      	lsls	r2, r3, #20
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80032ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6899      	ldr	r1, [r3, #8]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80032ba:	025a      	lsls	r2, r3, #9
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	689a      	ldr	r2, [r3, #8]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6899      	ldr	r1, [r3, #8]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	029a      	lsls	r2, r3, #10
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	609a      	str	r2, [r3, #8]
}
 80032e8:	bf00      	nop
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	40012300 	.word	0x40012300
 80032f8:	0f000001 	.word	0x0f000001

080032fc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003308:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003312:	2b00      	cmp	r3, #0
 8003314:	d13c      	bne.n	8003390 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d12b      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003334:	2b00      	cmp	r3, #0
 8003336:	d127      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003342:	2b00      	cmp	r3, #0
 8003344:	d006      	beq.n	8003354 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003350:	2b00      	cmp	r3, #0
 8003352:	d119      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 0220 	bic.w	r2, r2, #32
 8003362:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003368:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003374:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d105      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003380:	f043 0201 	orr.w	r2, r3, #1
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f7fe f999 	bl	80016c0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800338e:	e00e      	b.n	80033ae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003394:	f003 0310 	and.w	r3, r3, #16
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f7ff fd75 	bl	8002e8c <HAL_ADC_ErrorCallback>
}
 80033a2:	e004      	b.n	80033ae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	4798      	blx	r3
}
 80033ae:	bf00      	nop
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b084      	sub	sp, #16
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033c2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f7ff fd4d 	bl	8002e64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033ca:	bf00      	nop
 80033cc:	3710      	adds	r7, #16
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b084      	sub	sp, #16
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033de:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2240      	movs	r2, #64	@ 0x40
 80033e4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ea:	f043 0204 	orr.w	r2, r3, #4
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f7ff fd4a 	bl	8002e8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033f8:	bf00      	nop
 80033fa:	3710      	adds	r7, #16
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}

08003400 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003424:	4b0c      	ldr	r3, [pc, #48]	@ (8003458 <__NVIC_SetPriorityGrouping+0x44>)
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003430:	4013      	ands	r3, r2
 8003432:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800343c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003440:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003444:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003446:	4a04      	ldr	r2, [pc, #16]	@ (8003458 <__NVIC_SetPriorityGrouping+0x44>)
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	60d3      	str	r3, [r2, #12]
}
 800344c:	bf00      	nop
 800344e:	3714      	adds	r7, #20
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr
 8003458:	e000ed00 	.word	0xe000ed00

0800345c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800345c:	b480      	push	{r7}
 800345e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003460:	4b04      	ldr	r3, [pc, #16]	@ (8003474 <__NVIC_GetPriorityGrouping+0x18>)
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	0a1b      	lsrs	r3, r3, #8
 8003466:	f003 0307 	and.w	r3, r3, #7
}
 800346a:	4618      	mov	r0, r3
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	e000ed00 	.word	0xe000ed00

08003478 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	4603      	mov	r3, r0
 8003480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003486:	2b00      	cmp	r3, #0
 8003488:	db0b      	blt.n	80034a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800348a:	79fb      	ldrb	r3, [r7, #7]
 800348c:	f003 021f 	and.w	r2, r3, #31
 8003490:	4907      	ldr	r1, [pc, #28]	@ (80034b0 <__NVIC_EnableIRQ+0x38>)
 8003492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003496:	095b      	lsrs	r3, r3, #5
 8003498:	2001      	movs	r0, #1
 800349a:	fa00 f202 	lsl.w	r2, r0, r2
 800349e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	e000e100 	.word	0xe000e100

080034b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	6039      	str	r1, [r7, #0]
 80034be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	db0a      	blt.n	80034de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	490c      	ldr	r1, [pc, #48]	@ (8003500 <__NVIC_SetPriority+0x4c>)
 80034ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d2:	0112      	lsls	r2, r2, #4
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	440b      	add	r3, r1
 80034d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034dc:	e00a      	b.n	80034f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	4908      	ldr	r1, [pc, #32]	@ (8003504 <__NVIC_SetPriority+0x50>)
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	f003 030f 	and.w	r3, r3, #15
 80034ea:	3b04      	subs	r3, #4
 80034ec:	0112      	lsls	r2, r2, #4
 80034ee:	b2d2      	uxtb	r2, r2
 80034f0:	440b      	add	r3, r1
 80034f2:	761a      	strb	r2, [r3, #24]
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	e000e100 	.word	0xe000e100
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003508:	b480      	push	{r7}
 800350a:	b089      	sub	sp, #36	@ 0x24
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f1c3 0307 	rsb	r3, r3, #7
 8003522:	2b04      	cmp	r3, #4
 8003524:	bf28      	it	cs
 8003526:	2304      	movcs	r3, #4
 8003528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3304      	adds	r3, #4
 800352e:	2b06      	cmp	r3, #6
 8003530:	d902      	bls.n	8003538 <NVIC_EncodePriority+0x30>
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	3b03      	subs	r3, #3
 8003536:	e000      	b.n	800353a <NVIC_EncodePriority+0x32>
 8003538:	2300      	movs	r3, #0
 800353a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800353c:	f04f 32ff 	mov.w	r2, #4294967295
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	43da      	mvns	r2, r3
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	401a      	ands	r2, r3
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003550:	f04f 31ff 	mov.w	r1, #4294967295
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	fa01 f303 	lsl.w	r3, r1, r3
 800355a:	43d9      	mvns	r1, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003560:	4313      	orrs	r3, r2
         );
}
 8003562:	4618      	mov	r0, r3
 8003564:	3724      	adds	r7, #36	@ 0x24
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
	...

08003570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3b01      	subs	r3, #1
 800357c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003580:	d301      	bcc.n	8003586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003582:	2301      	movs	r3, #1
 8003584:	e00f      	b.n	80035a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003586:	4a0a      	ldr	r2, [pc, #40]	@ (80035b0 <SysTick_Config+0x40>)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	3b01      	subs	r3, #1
 800358c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800358e:	210f      	movs	r1, #15
 8003590:	f04f 30ff 	mov.w	r0, #4294967295
 8003594:	f7ff ff8e 	bl	80034b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003598:	4b05      	ldr	r3, [pc, #20]	@ (80035b0 <SysTick_Config+0x40>)
 800359a:	2200      	movs	r2, #0
 800359c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800359e:	4b04      	ldr	r3, [pc, #16]	@ (80035b0 <SysTick_Config+0x40>)
 80035a0:	2207      	movs	r2, #7
 80035a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	e000e010 	.word	0xe000e010

080035b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7ff ff29 	bl	8003414 <__NVIC_SetPriorityGrouping>
}
 80035c2:	bf00      	nop
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	4603      	mov	r3, r0
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	607a      	str	r2, [r7, #4]
 80035d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035d8:	2300      	movs	r3, #0
 80035da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035dc:	f7ff ff3e 	bl	800345c <__NVIC_GetPriorityGrouping>
 80035e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	68b9      	ldr	r1, [r7, #8]
 80035e6:	6978      	ldr	r0, [r7, #20]
 80035e8:	f7ff ff8e 	bl	8003508 <NVIC_EncodePriority>
 80035ec:	4602      	mov	r2, r0
 80035ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035f2:	4611      	mov	r1, r2
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff ff5d 	bl	80034b4 <__NVIC_SetPriority>
}
 80035fa:	bf00      	nop
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b082      	sub	sp, #8
 8003606:	af00      	add	r7, sp, #0
 8003608:	4603      	mov	r3, r0
 800360a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800360c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003610:	4618      	mov	r0, r3
 8003612:	f7ff ff31 	bl	8003478 <__NVIC_EnableIRQ>
}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b082      	sub	sp, #8
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7ff ffa2 	bl	8003570 <SysTick_Config>
 800362c:	4603      	mov	r3, r0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003640:	2300      	movs	r3, #0
 8003642:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003644:	f7ff f996 	bl	8002974 <HAL_GetTick>
 8003648:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d101      	bne.n	8003654 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e099      	b.n	8003788 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2202      	movs	r2, #2
 8003658:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f022 0201 	bic.w	r2, r2, #1
 8003672:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003674:	e00f      	b.n	8003696 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003676:	f7ff f97d 	bl	8002974 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b05      	cmp	r3, #5
 8003682:	d908      	bls.n	8003696 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2220      	movs	r2, #32
 8003688:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2203      	movs	r2, #3
 800368e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e078      	b.n	8003788 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1e8      	bne.n	8003676 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036ac:	697a      	ldr	r2, [r7, #20]
 80036ae:	4b38      	ldr	r3, [pc, #224]	@ (8003790 <HAL_DMA_Init+0x158>)
 80036b0:	4013      	ands	r3, r2
 80036b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	691b      	ldr	r3, [r3, #16]
 80036c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a1b      	ldr	r3, [r3, #32]
 80036e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ec:	2b04      	cmp	r3, #4
 80036ee:	d107      	bne.n	8003700 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f8:	4313      	orrs	r3, r2
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f023 0307 	bic.w	r3, r3, #7
 8003716:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371c:	697a      	ldr	r2, [r7, #20]
 800371e:	4313      	orrs	r3, r2
 8003720:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003726:	2b04      	cmp	r3, #4
 8003728:	d117      	bne.n	800375a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	4313      	orrs	r3, r2
 8003732:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00e      	beq.n	800375a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 fb01 	bl	8003d44 <DMA_CheckFifoParam>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d008      	beq.n	800375a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2240      	movs	r2, #64	@ 0x40
 800374c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003756:	2301      	movs	r3, #1
 8003758:	e016      	b.n	8003788 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 fab8 	bl	8003cd8 <DMA_CalcBaseAndBitshift>
 8003768:	4603      	mov	r3, r0
 800376a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003770:	223f      	movs	r2, #63	@ 0x3f
 8003772:	409a      	lsls	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3718      	adds	r7, #24
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	f010803f 	.word	0xf010803f

08003794 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
 80037a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037a2:	2300      	movs	r3, #0
 80037a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d101      	bne.n	80037ba <HAL_DMA_Start_IT+0x26>
 80037b6:	2302      	movs	r3, #2
 80037b8:	e040      	b.n	800383c <HAL_DMA_Start_IT+0xa8>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d12f      	bne.n	800382e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2202      	movs	r2, #2
 80037d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	68f8      	ldr	r0, [r7, #12]
 80037e4:	f000 fa4a 	bl	8003c7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ec:	223f      	movs	r2, #63	@ 0x3f
 80037ee:	409a      	lsls	r2, r3
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0216 	orr.w	r2, r2, #22
 8003802:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003808:	2b00      	cmp	r3, #0
 800380a:	d007      	beq.n	800381c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f042 0208 	orr.w	r2, r2, #8
 800381a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0201 	orr.w	r2, r2, #1
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	e005      	b.n	800383a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003836:	2302      	movs	r3, #2
 8003838:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800383a:	7dfb      	ldrb	r3, [r7, #23]
}
 800383c:	4618      	mov	r0, r3
 800383e:	3718      	adds	r7, #24
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003850:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003852:	f7ff f88f 	bl	8002974 <HAL_GetTick>
 8003856:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d008      	beq.n	8003876 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2280      	movs	r2, #128	@ 0x80
 8003868:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e052      	b.n	800391c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 0216 	bic.w	r2, r2, #22
 8003884:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	695a      	ldr	r2, [r3, #20]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003894:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389a:	2b00      	cmp	r3, #0
 800389c:	d103      	bne.n	80038a6 <HAL_DMA_Abort+0x62>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d007      	beq.n	80038b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0208 	bic.w	r2, r2, #8
 80038b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0201 	bic.w	r2, r2, #1
 80038c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038c6:	e013      	b.n	80038f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038c8:	f7ff f854 	bl	8002974 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b05      	cmp	r3, #5
 80038d4:	d90c      	bls.n	80038f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2220      	movs	r2, #32
 80038da:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2203      	movs	r2, #3
 80038e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e015      	b.n	800391c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1e4      	bne.n	80038c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003902:	223f      	movs	r2, #63	@ 0x3f
 8003904:	409a      	lsls	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3710      	adds	r7, #16
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003932:	b2db      	uxtb	r3, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d004      	beq.n	8003942 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2280      	movs	r2, #128	@ 0x80
 800393c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e00c      	b.n	800395c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2205      	movs	r2, #5
 8003946:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f022 0201 	bic.w	r2, r2, #1
 8003958:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	4618      	mov	r0, r3
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003970:	2300      	movs	r3, #0
 8003972:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003974:	4b8e      	ldr	r3, [pc, #568]	@ (8003bb0 <HAL_DMA_IRQHandler+0x248>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a8e      	ldr	r2, [pc, #568]	@ (8003bb4 <HAL_DMA_IRQHandler+0x24c>)
 800397a:	fba2 2303 	umull	r2, r3, r2, r3
 800397e:	0a9b      	lsrs	r3, r3, #10
 8003980:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003986:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003992:	2208      	movs	r2, #8
 8003994:	409a      	lsls	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	4013      	ands	r3, r2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d01a      	beq.n	80039d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d013      	beq.n	80039d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f022 0204 	bic.w	r2, r2, #4
 80039ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c0:	2208      	movs	r2, #8
 80039c2:	409a      	lsls	r2, r3
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039cc:	f043 0201 	orr.w	r2, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d8:	2201      	movs	r2, #1
 80039da:	409a      	lsls	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	4013      	ands	r3, r2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d012      	beq.n	8003a0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00b      	beq.n	8003a0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f6:	2201      	movs	r2, #1
 80039f8:	409a      	lsls	r2, r3
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a02:	f043 0202 	orr.w	r2, r3, #2
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a0e:	2204      	movs	r2, #4
 8003a10:	409a      	lsls	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	4013      	ands	r3, r2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d012      	beq.n	8003a40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0302 	and.w	r3, r3, #2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00b      	beq.n	8003a40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2c:	2204      	movs	r2, #4
 8003a2e:	409a      	lsls	r2, r3
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a38:	f043 0204 	orr.w	r2, r3, #4
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a44:	2210      	movs	r2, #16
 8003a46:	409a      	lsls	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d043      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0308 	and.w	r3, r3, #8
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d03c      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a62:	2210      	movs	r2, #16
 8003a64:	409a      	lsls	r2, r3
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d018      	beq.n	8003aaa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d108      	bne.n	8003a98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d024      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	4798      	blx	r3
 8003a96:	e01f      	b.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d01b      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	4798      	blx	r3
 8003aa8:	e016      	b.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d107      	bne.n	8003ac8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f022 0208 	bic.w	r2, r2, #8
 8003ac6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d003      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003adc:	2220      	movs	r2, #32
 8003ade:	409a      	lsls	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f000 808f 	beq.w	8003c08 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0310 	and.w	r3, r3, #16
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f000 8087 	beq.w	8003c08 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003afe:	2220      	movs	r2, #32
 8003b00:	409a      	lsls	r2, r3
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	2b05      	cmp	r3, #5
 8003b10:	d136      	bne.n	8003b80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f022 0216 	bic.w	r2, r2, #22
 8003b20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	695a      	ldr	r2, [r3, #20]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d103      	bne.n	8003b42 <HAL_DMA_IRQHandler+0x1da>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d007      	beq.n	8003b52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f022 0208 	bic.w	r2, r2, #8
 8003b50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b56:	223f      	movs	r2, #63	@ 0x3f
 8003b58:	409a      	lsls	r2, r3
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d07e      	beq.n	8003c74 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	4798      	blx	r3
        }
        return;
 8003b7e:	e079      	b.n	8003c74 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d01d      	beq.n	8003bca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d10d      	bne.n	8003bb8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d031      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	4798      	blx	r3
 8003bac:	e02c      	b.n	8003c08 <HAL_DMA_IRQHandler+0x2a0>
 8003bae:	bf00      	nop
 8003bb0:	2000000c 	.word	0x2000000c
 8003bb4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d023      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	4798      	blx	r3
 8003bc8:	e01e      	b.n	8003c08 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d10f      	bne.n	8003bf8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f022 0210 	bic.w	r2, r2, #16
 8003be6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d003      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d032      	beq.n	8003c76 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d022      	beq.n	8003c62 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2205      	movs	r2, #5
 8003c20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 0201 	bic.w	r2, r2, #1
 8003c32:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	3301      	adds	r3, #1
 8003c38:	60bb      	str	r3, [r7, #8]
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d307      	bcc.n	8003c50 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f2      	bne.n	8003c34 <HAL_DMA_IRQHandler+0x2cc>
 8003c4e:	e000      	b.n	8003c52 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c50:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d005      	beq.n	8003c76 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	4798      	blx	r3
 8003c72:	e000      	b.n	8003c76 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c74:	bf00      	nop
    }
  }
}
 8003c76:	3718      	adds	r7, #24
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
 8003c88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003c98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	683a      	ldr	r2, [r7, #0]
 8003ca0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	2b40      	cmp	r3, #64	@ 0x40
 8003ca8:	d108      	bne.n	8003cbc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003cba:	e007      	b.n	8003ccc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	60da      	str	r2, [r3, #12]
}
 8003ccc:	bf00      	nop
 8003cce:	3714      	adds	r7, #20
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	3b10      	subs	r3, #16
 8003ce8:	4a14      	ldr	r2, [pc, #80]	@ (8003d3c <DMA_CalcBaseAndBitshift+0x64>)
 8003cea:	fba2 2303 	umull	r2, r3, r2, r3
 8003cee:	091b      	lsrs	r3, r3, #4
 8003cf0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cf2:	4a13      	ldr	r2, [pc, #76]	@ (8003d40 <DMA_CalcBaseAndBitshift+0x68>)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2b03      	cmp	r3, #3
 8003d04:	d909      	bls.n	8003d1a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d0e:	f023 0303 	bic.w	r3, r3, #3
 8003d12:	1d1a      	adds	r2, r3, #4
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d18:	e007      	b.n	8003d2a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d22:	f023 0303 	bic.w	r3, r3, #3
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3714      	adds	r7, #20
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	aaaaaaab 	.word	0xaaaaaaab
 8003d40:	0800b278 	.word	0x0800b278

08003d44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d11f      	bne.n	8003d9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	2b03      	cmp	r3, #3
 8003d62:	d856      	bhi.n	8003e12 <DMA_CheckFifoParam+0xce>
 8003d64:	a201      	add	r2, pc, #4	@ (adr r2, 8003d6c <DMA_CheckFifoParam+0x28>)
 8003d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6a:	bf00      	nop
 8003d6c:	08003d7d 	.word	0x08003d7d
 8003d70:	08003d8f 	.word	0x08003d8f
 8003d74:	08003d7d 	.word	0x08003d7d
 8003d78:	08003e13 	.word	0x08003e13
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d046      	beq.n	8003e16 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d8c:	e043      	b.n	8003e16 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d92:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d96:	d140      	bne.n	8003e1a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d9c:	e03d      	b.n	8003e1a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003da6:	d121      	bne.n	8003dec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	2b03      	cmp	r3, #3
 8003dac:	d837      	bhi.n	8003e1e <DMA_CheckFifoParam+0xda>
 8003dae:	a201      	add	r2, pc, #4	@ (adr r2, 8003db4 <DMA_CheckFifoParam+0x70>)
 8003db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db4:	08003dc5 	.word	0x08003dc5
 8003db8:	08003dcb 	.word	0x08003dcb
 8003dbc:	08003dc5 	.word	0x08003dc5
 8003dc0:	08003ddd 	.word	0x08003ddd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8003dc8:	e030      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d025      	beq.n	8003e22 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dda:	e022      	b.n	8003e22 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003de4:	d11f      	bne.n	8003e26 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dea:	e01c      	b.n	8003e26 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d903      	bls.n	8003dfa <DMA_CheckFifoParam+0xb6>
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	2b03      	cmp	r3, #3
 8003df6:	d003      	beq.n	8003e00 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003df8:	e018      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	73fb      	strb	r3, [r7, #15]
      break;
 8003dfe:	e015      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00e      	beq.n	8003e2a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e10:	e00b      	b.n	8003e2a <DMA_CheckFifoParam+0xe6>
      break;
 8003e12:	bf00      	nop
 8003e14:	e00a      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e16:	bf00      	nop
 8003e18:	e008      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e1a:	bf00      	nop
 8003e1c:	e006      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e1e:	bf00      	nop
 8003e20:	e004      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e22:	bf00      	nop
 8003e24:	e002      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;   
 8003e26:	bf00      	nop
 8003e28:	e000      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e2a:	bf00      	nop
    }
  } 
  
  return status; 
 8003e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3714      	adds	r7, #20
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop

08003e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b089      	sub	sp, #36	@ 0x24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e46:	2300      	movs	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e52:	2300      	movs	r3, #0
 8003e54:	61fb      	str	r3, [r7, #28]
 8003e56:	e159      	b.n	800410c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e58:	2201      	movs	r2, #1
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	f040 8148 	bne.w	8004106 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f003 0303 	and.w	r3, r3, #3
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d005      	beq.n	8003e8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d130      	bne.n	8003ef0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	2203      	movs	r2, #3
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	43db      	mvns	r3, r3
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	68da      	ldr	r2, [r3, #12]
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	005b      	lsls	r3, r3, #1
 8003eae:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb2:	69ba      	ldr	r2, [r7, #24]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ecc:	43db      	mvns	r3, r3
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	091b      	lsrs	r3, r3, #4
 8003eda:	f003 0201 	and.w	r2, r3, #1
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f003 0303 	and.w	r3, r3, #3
 8003ef8:	2b03      	cmp	r3, #3
 8003efa:	d017      	beq.n	8003f2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	005b      	lsls	r3, r3, #1
 8003f06:	2203      	movs	r2, #3
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4013      	ands	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	689a      	ldr	r2, [r3, #8]
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	005b      	lsls	r3, r3, #1
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f003 0303 	and.w	r3, r3, #3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d123      	bne.n	8003f80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	08da      	lsrs	r2, r3, #3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3208      	adds	r2, #8
 8003f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	220f      	movs	r2, #15
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	43db      	mvns	r3, r3
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	4013      	ands	r3, r2
 8003f5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	691a      	ldr	r2, [r3, #16]
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	08da      	lsrs	r2, r3, #3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	3208      	adds	r2, #8
 8003f7a:	69b9      	ldr	r1, [r7, #24]
 8003f7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	005b      	lsls	r3, r3, #1
 8003f8a:	2203      	movs	r2, #3
 8003f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f90:	43db      	mvns	r3, r3
 8003f92:	69ba      	ldr	r2, [r7, #24]
 8003f94:	4013      	ands	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f003 0203 	and.w	r2, r3, #3
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	005b      	lsls	r3, r3, #1
 8003fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 80a2 	beq.w	8004106 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60fb      	str	r3, [r7, #12]
 8003fc6:	4b57      	ldr	r3, [pc, #348]	@ (8004124 <HAL_GPIO_Init+0x2e8>)
 8003fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fca:	4a56      	ldr	r2, [pc, #344]	@ (8004124 <HAL_GPIO_Init+0x2e8>)
 8003fcc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fd2:	4b54      	ldr	r3, [pc, #336]	@ (8004124 <HAL_GPIO_Init+0x2e8>)
 8003fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fda:	60fb      	str	r3, [r7, #12]
 8003fdc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fde:	4a52      	ldr	r2, [pc, #328]	@ (8004128 <HAL_GPIO_Init+0x2ec>)
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	089b      	lsrs	r3, r3, #2
 8003fe4:	3302      	adds	r3, #2
 8003fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	f003 0303 	and.w	r3, r3, #3
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	220f      	movs	r2, #15
 8003ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffa:	43db      	mvns	r3, r3
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	4013      	ands	r3, r2
 8004000:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a49      	ldr	r2, [pc, #292]	@ (800412c <HAL_GPIO_Init+0x2f0>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d019      	beq.n	800403e <HAL_GPIO_Init+0x202>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a48      	ldr	r2, [pc, #288]	@ (8004130 <HAL_GPIO_Init+0x2f4>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d013      	beq.n	800403a <HAL_GPIO_Init+0x1fe>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a47      	ldr	r2, [pc, #284]	@ (8004134 <HAL_GPIO_Init+0x2f8>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d00d      	beq.n	8004036 <HAL_GPIO_Init+0x1fa>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a46      	ldr	r2, [pc, #280]	@ (8004138 <HAL_GPIO_Init+0x2fc>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d007      	beq.n	8004032 <HAL_GPIO_Init+0x1f6>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a45      	ldr	r2, [pc, #276]	@ (800413c <HAL_GPIO_Init+0x300>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d101      	bne.n	800402e <HAL_GPIO_Init+0x1f2>
 800402a:	2304      	movs	r3, #4
 800402c:	e008      	b.n	8004040 <HAL_GPIO_Init+0x204>
 800402e:	2307      	movs	r3, #7
 8004030:	e006      	b.n	8004040 <HAL_GPIO_Init+0x204>
 8004032:	2303      	movs	r3, #3
 8004034:	e004      	b.n	8004040 <HAL_GPIO_Init+0x204>
 8004036:	2302      	movs	r3, #2
 8004038:	e002      	b.n	8004040 <HAL_GPIO_Init+0x204>
 800403a:	2301      	movs	r3, #1
 800403c:	e000      	b.n	8004040 <HAL_GPIO_Init+0x204>
 800403e:	2300      	movs	r3, #0
 8004040:	69fa      	ldr	r2, [r7, #28]
 8004042:	f002 0203 	and.w	r2, r2, #3
 8004046:	0092      	lsls	r2, r2, #2
 8004048:	4093      	lsls	r3, r2
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	4313      	orrs	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004050:	4935      	ldr	r1, [pc, #212]	@ (8004128 <HAL_GPIO_Init+0x2ec>)
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	089b      	lsrs	r3, r3, #2
 8004056:	3302      	adds	r3, #2
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800405e:	4b38      	ldr	r3, [pc, #224]	@ (8004140 <HAL_GPIO_Init+0x304>)
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	43db      	mvns	r3, r3
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	4013      	ands	r3, r2
 800406c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800407a:	69ba      	ldr	r2, [r7, #24]
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	4313      	orrs	r3, r2
 8004080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004082:	4a2f      	ldr	r2, [pc, #188]	@ (8004140 <HAL_GPIO_Init+0x304>)
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004088:	4b2d      	ldr	r3, [pc, #180]	@ (8004140 <HAL_GPIO_Init+0x304>)
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	43db      	mvns	r3, r3
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	4013      	ands	r3, r2
 8004096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d003      	beq.n	80040ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040ac:	4a24      	ldr	r2, [pc, #144]	@ (8004140 <HAL_GPIO_Init+0x304>)
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040b2:	4b23      	ldr	r3, [pc, #140]	@ (8004140 <HAL_GPIO_Init+0x304>)
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	43db      	mvns	r3, r3
 80040bc:	69ba      	ldr	r2, [r7, #24]
 80040be:	4013      	ands	r3, r2
 80040c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d003      	beq.n	80040d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80040ce:	69ba      	ldr	r2, [r7, #24]
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040d6:	4a1a      	ldr	r2, [pc, #104]	@ (8004140 <HAL_GPIO_Init+0x304>)
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040dc:	4b18      	ldr	r3, [pc, #96]	@ (8004140 <HAL_GPIO_Init+0x304>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	43db      	mvns	r3, r3
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	4013      	ands	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d003      	beq.n	8004100 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004100:	4a0f      	ldr	r2, [pc, #60]	@ (8004140 <HAL_GPIO_Init+0x304>)
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	3301      	adds	r3, #1
 800410a:	61fb      	str	r3, [r7, #28]
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	2b0f      	cmp	r3, #15
 8004110:	f67f aea2 	bls.w	8003e58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004114:	bf00      	nop
 8004116:	bf00      	nop
 8004118:	3724      	adds	r7, #36	@ 0x24
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	40023800 	.word	0x40023800
 8004128:	40013800 	.word	0x40013800
 800412c:	40020000 	.word	0x40020000
 8004130:	40020400 	.word	0x40020400
 8004134:	40020800 	.word	0x40020800
 8004138:	40020c00 	.word	0x40020c00
 800413c:	40021000 	.word	0x40021000
 8004140:	40013c00 	.word	0x40013c00

08004144 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	460b      	mov	r3, r1
 800414e:	807b      	strh	r3, [r7, #2]
 8004150:	4613      	mov	r3, r2
 8004152:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004154:	787b      	ldrb	r3, [r7, #1]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d003      	beq.n	8004162 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800415a:	887a      	ldrh	r2, [r7, #2]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004160:	e003      	b.n	800416a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004162:	887b      	ldrh	r3, [r7, #2]
 8004164:	041a      	lsls	r2, r3, #16
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	619a      	str	r2, [r3, #24]
}
 800416a:	bf00      	nop
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
	...

08004178 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b086      	sub	sp, #24
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e267      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b00      	cmp	r3, #0
 8004194:	d075      	beq.n	8004282 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004196:	4b88      	ldr	r3, [pc, #544]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f003 030c 	and.w	r3, r3, #12
 800419e:	2b04      	cmp	r3, #4
 80041a0:	d00c      	beq.n	80041bc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041a2:	4b85      	ldr	r3, [pc, #532]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041aa:	2b08      	cmp	r3, #8
 80041ac:	d112      	bne.n	80041d4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041ae:	4b82      	ldr	r3, [pc, #520]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041ba:	d10b      	bne.n	80041d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041bc:	4b7e      	ldr	r3, [pc, #504]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d05b      	beq.n	8004280 <HAL_RCC_OscConfig+0x108>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d157      	bne.n	8004280 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e242      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041dc:	d106      	bne.n	80041ec <HAL_RCC_OscConfig+0x74>
 80041de:	4b76      	ldr	r3, [pc, #472]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a75      	ldr	r2, [pc, #468]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 80041e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041e8:	6013      	str	r3, [r2, #0]
 80041ea:	e01d      	b.n	8004228 <HAL_RCC_OscConfig+0xb0>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041f4:	d10c      	bne.n	8004210 <HAL_RCC_OscConfig+0x98>
 80041f6:	4b70      	ldr	r3, [pc, #448]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a6f      	ldr	r2, [pc, #444]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 80041fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004200:	6013      	str	r3, [r2, #0]
 8004202:	4b6d      	ldr	r3, [pc, #436]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a6c      	ldr	r2, [pc, #432]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 8004208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800420c:	6013      	str	r3, [r2, #0]
 800420e:	e00b      	b.n	8004228 <HAL_RCC_OscConfig+0xb0>
 8004210:	4b69      	ldr	r3, [pc, #420]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a68      	ldr	r2, [pc, #416]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 8004216:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800421a:	6013      	str	r3, [r2, #0]
 800421c:	4b66      	ldr	r3, [pc, #408]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a65      	ldr	r2, [pc, #404]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 8004222:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004226:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d013      	beq.n	8004258 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004230:	f7fe fba0 	bl	8002974 <HAL_GetTick>
 8004234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004236:	e008      	b.n	800424a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004238:	f7fe fb9c 	bl	8002974 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	2b64      	cmp	r3, #100	@ 0x64
 8004244:	d901      	bls.n	800424a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e207      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800424a:	4b5b      	ldr	r3, [pc, #364]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d0f0      	beq.n	8004238 <HAL_RCC_OscConfig+0xc0>
 8004256:	e014      	b.n	8004282 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004258:	f7fe fb8c 	bl	8002974 <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004260:	f7fe fb88 	bl	8002974 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b64      	cmp	r3, #100	@ 0x64
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e1f3      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004272:	4b51      	ldr	r3, [pc, #324]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1f0      	bne.n	8004260 <HAL_RCC_OscConfig+0xe8>
 800427e:	e000      	b.n	8004282 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d063      	beq.n	8004356 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800428e:	4b4a      	ldr	r3, [pc, #296]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f003 030c 	and.w	r3, r3, #12
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00b      	beq.n	80042b2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800429a:	4b47      	ldr	r3, [pc, #284]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80042a2:	2b08      	cmp	r3, #8
 80042a4:	d11c      	bne.n	80042e0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042a6:	4b44      	ldr	r3, [pc, #272]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d116      	bne.n	80042e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042b2:	4b41      	ldr	r3, [pc, #260]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d005      	beq.n	80042ca <HAL_RCC_OscConfig+0x152>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d001      	beq.n	80042ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e1c7      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ca:	4b3b      	ldr	r3, [pc, #236]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	00db      	lsls	r3, r3, #3
 80042d8:	4937      	ldr	r1, [pc, #220]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042de:	e03a      	b.n	8004356 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d020      	beq.n	800432a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042e8:	4b34      	ldr	r3, [pc, #208]	@ (80043bc <HAL_RCC_OscConfig+0x244>)
 80042ea:	2201      	movs	r2, #1
 80042ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ee:	f7fe fb41 	bl	8002974 <HAL_GetTick>
 80042f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042f4:	e008      	b.n	8004308 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042f6:	f7fe fb3d 	bl	8002974 <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	2b02      	cmp	r3, #2
 8004302:	d901      	bls.n	8004308 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e1a8      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004308:	4b2b      	ldr	r3, [pc, #172]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0302 	and.w	r3, r3, #2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d0f0      	beq.n	80042f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004314:	4b28      	ldr	r3, [pc, #160]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	00db      	lsls	r3, r3, #3
 8004322:	4925      	ldr	r1, [pc, #148]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 8004324:	4313      	orrs	r3, r2
 8004326:	600b      	str	r3, [r1, #0]
 8004328:	e015      	b.n	8004356 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800432a:	4b24      	ldr	r3, [pc, #144]	@ (80043bc <HAL_RCC_OscConfig+0x244>)
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004330:	f7fe fb20 	bl	8002974 <HAL_GetTick>
 8004334:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004336:	e008      	b.n	800434a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004338:	f7fe fb1c 	bl	8002974 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	2b02      	cmp	r3, #2
 8004344:	d901      	bls.n	800434a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e187      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800434a:	4b1b      	ldr	r3, [pc, #108]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0302 	and.w	r3, r3, #2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1f0      	bne.n	8004338 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0308 	and.w	r3, r3, #8
 800435e:	2b00      	cmp	r3, #0
 8004360:	d036      	beq.n	80043d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d016      	beq.n	8004398 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800436a:	4b15      	ldr	r3, [pc, #84]	@ (80043c0 <HAL_RCC_OscConfig+0x248>)
 800436c:	2201      	movs	r2, #1
 800436e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004370:	f7fe fb00 	bl	8002974 <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004376:	e008      	b.n	800438a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004378:	f7fe fafc 	bl	8002974 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b02      	cmp	r3, #2
 8004384:	d901      	bls.n	800438a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e167      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800438a:	4b0b      	ldr	r3, [pc, #44]	@ (80043b8 <HAL_RCC_OscConfig+0x240>)
 800438c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d0f0      	beq.n	8004378 <HAL_RCC_OscConfig+0x200>
 8004396:	e01b      	b.n	80043d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004398:	4b09      	ldr	r3, [pc, #36]	@ (80043c0 <HAL_RCC_OscConfig+0x248>)
 800439a:	2200      	movs	r2, #0
 800439c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800439e:	f7fe fae9 	bl	8002974 <HAL_GetTick>
 80043a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043a4:	e00e      	b.n	80043c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043a6:	f7fe fae5 	bl	8002974 <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d907      	bls.n	80043c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e150      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
 80043b8:	40023800 	.word	0x40023800
 80043bc:	42470000 	.word	0x42470000
 80043c0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043c4:	4b88      	ldr	r3, [pc, #544]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 80043c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d1ea      	bne.n	80043a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0304 	and.w	r3, r3, #4
 80043d8:	2b00      	cmp	r3, #0
 80043da:	f000 8097 	beq.w	800450c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043de:	2300      	movs	r3, #0
 80043e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043e2:	4b81      	ldr	r3, [pc, #516]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 80043e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d10f      	bne.n	800440e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043ee:	2300      	movs	r3, #0
 80043f0:	60bb      	str	r3, [r7, #8]
 80043f2:	4b7d      	ldr	r3, [pc, #500]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 80043f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f6:	4a7c      	ldr	r2, [pc, #496]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 80043f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80043fe:	4b7a      	ldr	r3, [pc, #488]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 8004400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004402:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004406:	60bb      	str	r3, [r7, #8]
 8004408:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800440a:	2301      	movs	r3, #1
 800440c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800440e:	4b77      	ldr	r3, [pc, #476]	@ (80045ec <HAL_RCC_OscConfig+0x474>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004416:	2b00      	cmp	r3, #0
 8004418:	d118      	bne.n	800444c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800441a:	4b74      	ldr	r3, [pc, #464]	@ (80045ec <HAL_RCC_OscConfig+0x474>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a73      	ldr	r2, [pc, #460]	@ (80045ec <HAL_RCC_OscConfig+0x474>)
 8004420:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004424:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004426:	f7fe faa5 	bl	8002974 <HAL_GetTick>
 800442a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800442c:	e008      	b.n	8004440 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800442e:	f7fe faa1 	bl	8002974 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	2b02      	cmp	r3, #2
 800443a:	d901      	bls.n	8004440 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e10c      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004440:	4b6a      	ldr	r3, [pc, #424]	@ (80045ec <HAL_RCC_OscConfig+0x474>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004448:	2b00      	cmp	r3, #0
 800444a:	d0f0      	beq.n	800442e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d106      	bne.n	8004462 <HAL_RCC_OscConfig+0x2ea>
 8004454:	4b64      	ldr	r3, [pc, #400]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 8004456:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004458:	4a63      	ldr	r2, [pc, #396]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 800445a:	f043 0301 	orr.w	r3, r3, #1
 800445e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004460:	e01c      	b.n	800449c <HAL_RCC_OscConfig+0x324>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	2b05      	cmp	r3, #5
 8004468:	d10c      	bne.n	8004484 <HAL_RCC_OscConfig+0x30c>
 800446a:	4b5f      	ldr	r3, [pc, #380]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 800446c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800446e:	4a5e      	ldr	r2, [pc, #376]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 8004470:	f043 0304 	orr.w	r3, r3, #4
 8004474:	6713      	str	r3, [r2, #112]	@ 0x70
 8004476:	4b5c      	ldr	r3, [pc, #368]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 8004478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447a:	4a5b      	ldr	r2, [pc, #364]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 800447c:	f043 0301 	orr.w	r3, r3, #1
 8004480:	6713      	str	r3, [r2, #112]	@ 0x70
 8004482:	e00b      	b.n	800449c <HAL_RCC_OscConfig+0x324>
 8004484:	4b58      	ldr	r3, [pc, #352]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 8004486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004488:	4a57      	ldr	r2, [pc, #348]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 800448a:	f023 0301 	bic.w	r3, r3, #1
 800448e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004490:	4b55      	ldr	r3, [pc, #340]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 8004492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004494:	4a54      	ldr	r2, [pc, #336]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 8004496:	f023 0304 	bic.w	r3, r3, #4
 800449a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d015      	beq.n	80044d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a4:	f7fe fa66 	bl	8002974 <HAL_GetTick>
 80044a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044aa:	e00a      	b.n	80044c2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044ac:	f7fe fa62 	bl	8002974 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e0cb      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044c2:	4b49      	ldr	r3, [pc, #292]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 80044c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d0ee      	beq.n	80044ac <HAL_RCC_OscConfig+0x334>
 80044ce:	e014      	b.n	80044fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044d0:	f7fe fa50 	bl	8002974 <HAL_GetTick>
 80044d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044d6:	e00a      	b.n	80044ee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044d8:	f7fe fa4c 	bl	8002974 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d901      	bls.n	80044ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e0b5      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ee:	4b3e      	ldr	r3, [pc, #248]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 80044f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d1ee      	bne.n	80044d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044fa:	7dfb      	ldrb	r3, [r7, #23]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d105      	bne.n	800450c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004500:	4b39      	ldr	r3, [pc, #228]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 8004502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004504:	4a38      	ldr	r2, [pc, #224]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 8004506:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800450a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	699b      	ldr	r3, [r3, #24]
 8004510:	2b00      	cmp	r3, #0
 8004512:	f000 80a1 	beq.w	8004658 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004516:	4b34      	ldr	r3, [pc, #208]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f003 030c 	and.w	r3, r3, #12
 800451e:	2b08      	cmp	r3, #8
 8004520:	d05c      	beq.n	80045dc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	2b02      	cmp	r3, #2
 8004528:	d141      	bne.n	80045ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800452a:	4b31      	ldr	r3, [pc, #196]	@ (80045f0 <HAL_RCC_OscConfig+0x478>)
 800452c:	2200      	movs	r2, #0
 800452e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004530:	f7fe fa20 	bl	8002974 <HAL_GetTick>
 8004534:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004536:	e008      	b.n	800454a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004538:	f7fe fa1c 	bl	8002974 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b02      	cmp	r3, #2
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e087      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800454a:	4b27      	ldr	r3, [pc, #156]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1f0      	bne.n	8004538 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	69da      	ldr	r2, [r3, #28]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	431a      	orrs	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004564:	019b      	lsls	r3, r3, #6
 8004566:	431a      	orrs	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800456c:	085b      	lsrs	r3, r3, #1
 800456e:	3b01      	subs	r3, #1
 8004570:	041b      	lsls	r3, r3, #16
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004578:	061b      	lsls	r3, r3, #24
 800457a:	491b      	ldr	r1, [pc, #108]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 800457c:	4313      	orrs	r3, r2
 800457e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004580:	4b1b      	ldr	r3, [pc, #108]	@ (80045f0 <HAL_RCC_OscConfig+0x478>)
 8004582:	2201      	movs	r2, #1
 8004584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004586:	f7fe f9f5 	bl	8002974 <HAL_GetTick>
 800458a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800458c:	e008      	b.n	80045a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800458e:	f7fe f9f1 	bl	8002974 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d901      	bls.n	80045a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e05c      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045a0:	4b11      	ldr	r3, [pc, #68]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0f0      	beq.n	800458e <HAL_RCC_OscConfig+0x416>
 80045ac:	e054      	b.n	8004658 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ae:	4b10      	ldr	r3, [pc, #64]	@ (80045f0 <HAL_RCC_OscConfig+0x478>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b4:	f7fe f9de 	bl	8002974 <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ba:	e008      	b.n	80045ce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045bc:	f7fe f9da 	bl	8002974 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e045      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ce:	4b06      	ldr	r3, [pc, #24]	@ (80045e8 <HAL_RCC_OscConfig+0x470>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f0      	bne.n	80045bc <HAL_RCC_OscConfig+0x444>
 80045da:	e03d      	b.n	8004658 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d107      	bne.n	80045f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e038      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
 80045e8:	40023800 	.word	0x40023800
 80045ec:	40007000 	.word	0x40007000
 80045f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004664 <HAL_RCC_OscConfig+0x4ec>)
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d028      	beq.n	8004654 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800460c:	429a      	cmp	r2, r3
 800460e:	d121      	bne.n	8004654 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800461a:	429a      	cmp	r2, r3
 800461c:	d11a      	bne.n	8004654 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004624:	4013      	ands	r3, r2
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800462a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800462c:	4293      	cmp	r3, r2
 800462e:	d111      	bne.n	8004654 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800463a:	085b      	lsrs	r3, r3, #1
 800463c:	3b01      	subs	r3, #1
 800463e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004640:	429a      	cmp	r2, r3
 8004642:	d107      	bne.n	8004654 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004650:	429a      	cmp	r2, r3
 8004652:	d001      	beq.n	8004658 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e000      	b.n	800465a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3718      	adds	r7, #24
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	40023800 	.word	0x40023800

08004668 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e0cc      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800467c:	4b68      	ldr	r3, [pc, #416]	@ (8004820 <HAL_RCC_ClockConfig+0x1b8>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0307 	and.w	r3, r3, #7
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	429a      	cmp	r2, r3
 8004688:	d90c      	bls.n	80046a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800468a:	4b65      	ldr	r3, [pc, #404]	@ (8004820 <HAL_RCC_ClockConfig+0x1b8>)
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	b2d2      	uxtb	r2, r2
 8004690:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004692:	4b63      	ldr	r3, [pc, #396]	@ (8004820 <HAL_RCC_ClockConfig+0x1b8>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0307 	and.w	r3, r3, #7
 800469a:	683a      	ldr	r2, [r7, #0]
 800469c:	429a      	cmp	r2, r3
 800469e:	d001      	beq.n	80046a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e0b8      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d020      	beq.n	80046f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0304 	and.w	r3, r3, #4
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d005      	beq.n	80046c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046bc:	4b59      	ldr	r3, [pc, #356]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	4a58      	ldr	r2, [pc, #352]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80046c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0308 	and.w	r3, r3, #8
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d005      	beq.n	80046e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046d4:	4b53      	ldr	r3, [pc, #332]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	4a52      	ldr	r2, [pc, #328]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80046da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046e0:	4b50      	ldr	r3, [pc, #320]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	494d      	ldr	r1, [pc, #308]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d044      	beq.n	8004788 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d107      	bne.n	8004716 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004706:	4b47      	ldr	r3, [pc, #284]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d119      	bne.n	8004746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e07f      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	2b02      	cmp	r3, #2
 800471c:	d003      	beq.n	8004726 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004722:	2b03      	cmp	r3, #3
 8004724:	d107      	bne.n	8004736 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004726:	4b3f      	ldr	r3, [pc, #252]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d109      	bne.n	8004746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e06f      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004736:	4b3b      	ldr	r3, [pc, #236]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d101      	bne.n	8004746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e067      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004746:	4b37      	ldr	r3, [pc, #220]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f023 0203 	bic.w	r2, r3, #3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	4934      	ldr	r1, [pc, #208]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 8004754:	4313      	orrs	r3, r2
 8004756:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004758:	f7fe f90c 	bl	8002974 <HAL_GetTick>
 800475c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800475e:	e00a      	b.n	8004776 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004760:	f7fe f908 	bl	8002974 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800476e:	4293      	cmp	r3, r2
 8004770:	d901      	bls.n	8004776 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e04f      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004776:	4b2b      	ldr	r3, [pc, #172]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f003 020c 	and.w	r2, r3, #12
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	429a      	cmp	r2, r3
 8004786:	d1eb      	bne.n	8004760 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004788:	4b25      	ldr	r3, [pc, #148]	@ (8004820 <HAL_RCC_ClockConfig+0x1b8>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0307 	and.w	r3, r3, #7
 8004790:	683a      	ldr	r2, [r7, #0]
 8004792:	429a      	cmp	r2, r3
 8004794:	d20c      	bcs.n	80047b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004796:	4b22      	ldr	r3, [pc, #136]	@ (8004820 <HAL_RCC_ClockConfig+0x1b8>)
 8004798:	683a      	ldr	r2, [r7, #0]
 800479a:	b2d2      	uxtb	r2, r2
 800479c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800479e:	4b20      	ldr	r3, [pc, #128]	@ (8004820 <HAL_RCC_ClockConfig+0x1b8>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 0307 	and.w	r3, r3, #7
 80047a6:	683a      	ldr	r2, [r7, #0]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d001      	beq.n	80047b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e032      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0304 	and.w	r3, r3, #4
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d008      	beq.n	80047ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047bc:	4b19      	ldr	r3, [pc, #100]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	4916      	ldr	r1, [pc, #88]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80047ca:	4313      	orrs	r3, r2
 80047cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0308 	and.w	r3, r3, #8
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d009      	beq.n	80047ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047da:	4b12      	ldr	r3, [pc, #72]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	490e      	ldr	r1, [pc, #56]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047ee:	f000 f821 	bl	8004834 <HAL_RCC_GetSysClockFreq>
 80047f2:	4602      	mov	r2, r0
 80047f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	091b      	lsrs	r3, r3, #4
 80047fa:	f003 030f 	and.w	r3, r3, #15
 80047fe:	490a      	ldr	r1, [pc, #40]	@ (8004828 <HAL_RCC_ClockConfig+0x1c0>)
 8004800:	5ccb      	ldrb	r3, [r1, r3]
 8004802:	fa22 f303 	lsr.w	r3, r2, r3
 8004806:	4a09      	ldr	r2, [pc, #36]	@ (800482c <HAL_RCC_ClockConfig+0x1c4>)
 8004808:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800480a:	4b09      	ldr	r3, [pc, #36]	@ (8004830 <HAL_RCC_ClockConfig+0x1c8>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4618      	mov	r0, r3
 8004810:	f7fe f86c 	bl	80028ec <HAL_InitTick>

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3710      	adds	r7, #16
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	40023c00 	.word	0x40023c00
 8004824:	40023800 	.word	0x40023800
 8004828:	0800b260 	.word	0x0800b260
 800482c:	2000000c 	.word	0x2000000c
 8004830:	20000010 	.word	0x20000010

08004834 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004834:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004838:	b090      	sub	sp, #64	@ 0x40
 800483a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800483c:	2300      	movs	r3, #0
 800483e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004844:	2300      	movs	r3, #0
 8004846:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004848:	2300      	movs	r3, #0
 800484a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800484c:	4b59      	ldr	r3, [pc, #356]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f003 030c 	and.w	r3, r3, #12
 8004854:	2b08      	cmp	r3, #8
 8004856:	d00d      	beq.n	8004874 <HAL_RCC_GetSysClockFreq+0x40>
 8004858:	2b08      	cmp	r3, #8
 800485a:	f200 80a1 	bhi.w	80049a0 <HAL_RCC_GetSysClockFreq+0x16c>
 800485e:	2b00      	cmp	r3, #0
 8004860:	d002      	beq.n	8004868 <HAL_RCC_GetSysClockFreq+0x34>
 8004862:	2b04      	cmp	r3, #4
 8004864:	d003      	beq.n	800486e <HAL_RCC_GetSysClockFreq+0x3a>
 8004866:	e09b      	b.n	80049a0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004868:	4b53      	ldr	r3, [pc, #332]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x184>)
 800486a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800486c:	e09b      	b.n	80049a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800486e:	4b53      	ldr	r3, [pc, #332]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x188>)
 8004870:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004872:	e098      	b.n	80049a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004874:	4b4f      	ldr	r3, [pc, #316]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800487c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800487e:	4b4d      	ldr	r3, [pc, #308]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d028      	beq.n	80048dc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800488a:	4b4a      	ldr	r3, [pc, #296]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	099b      	lsrs	r3, r3, #6
 8004890:	2200      	movs	r2, #0
 8004892:	623b      	str	r3, [r7, #32]
 8004894:	627a      	str	r2, [r7, #36]	@ 0x24
 8004896:	6a3b      	ldr	r3, [r7, #32]
 8004898:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800489c:	2100      	movs	r1, #0
 800489e:	4b47      	ldr	r3, [pc, #284]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x188>)
 80048a0:	fb03 f201 	mul.w	r2, r3, r1
 80048a4:	2300      	movs	r3, #0
 80048a6:	fb00 f303 	mul.w	r3, r0, r3
 80048aa:	4413      	add	r3, r2
 80048ac:	4a43      	ldr	r2, [pc, #268]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x188>)
 80048ae:	fba0 1202 	umull	r1, r2, r0, r2
 80048b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048b4:	460a      	mov	r2, r1
 80048b6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80048b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048ba:	4413      	add	r3, r2
 80048bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048c0:	2200      	movs	r2, #0
 80048c2:	61bb      	str	r3, [r7, #24]
 80048c4:	61fa      	str	r2, [r7, #28]
 80048c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80048ce:	f7fc f9e3 	bl	8000c98 <__aeabi_uldivmod>
 80048d2:	4602      	mov	r2, r0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4613      	mov	r3, r2
 80048d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048da:	e053      	b.n	8004984 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048dc:	4b35      	ldr	r3, [pc, #212]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	099b      	lsrs	r3, r3, #6
 80048e2:	2200      	movs	r2, #0
 80048e4:	613b      	str	r3, [r7, #16]
 80048e6:	617a      	str	r2, [r7, #20]
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80048ee:	f04f 0b00 	mov.w	fp, #0
 80048f2:	4652      	mov	r2, sl
 80048f4:	465b      	mov	r3, fp
 80048f6:	f04f 0000 	mov.w	r0, #0
 80048fa:	f04f 0100 	mov.w	r1, #0
 80048fe:	0159      	lsls	r1, r3, #5
 8004900:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004904:	0150      	lsls	r0, r2, #5
 8004906:	4602      	mov	r2, r0
 8004908:	460b      	mov	r3, r1
 800490a:	ebb2 080a 	subs.w	r8, r2, sl
 800490e:	eb63 090b 	sbc.w	r9, r3, fp
 8004912:	f04f 0200 	mov.w	r2, #0
 8004916:	f04f 0300 	mov.w	r3, #0
 800491a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800491e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004922:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004926:	ebb2 0408 	subs.w	r4, r2, r8
 800492a:	eb63 0509 	sbc.w	r5, r3, r9
 800492e:	f04f 0200 	mov.w	r2, #0
 8004932:	f04f 0300 	mov.w	r3, #0
 8004936:	00eb      	lsls	r3, r5, #3
 8004938:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800493c:	00e2      	lsls	r2, r4, #3
 800493e:	4614      	mov	r4, r2
 8004940:	461d      	mov	r5, r3
 8004942:	eb14 030a 	adds.w	r3, r4, sl
 8004946:	603b      	str	r3, [r7, #0]
 8004948:	eb45 030b 	adc.w	r3, r5, fp
 800494c:	607b      	str	r3, [r7, #4]
 800494e:	f04f 0200 	mov.w	r2, #0
 8004952:	f04f 0300 	mov.w	r3, #0
 8004956:	e9d7 4500 	ldrd	r4, r5, [r7]
 800495a:	4629      	mov	r1, r5
 800495c:	028b      	lsls	r3, r1, #10
 800495e:	4621      	mov	r1, r4
 8004960:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004964:	4621      	mov	r1, r4
 8004966:	028a      	lsls	r2, r1, #10
 8004968:	4610      	mov	r0, r2
 800496a:	4619      	mov	r1, r3
 800496c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800496e:	2200      	movs	r2, #0
 8004970:	60bb      	str	r3, [r7, #8]
 8004972:	60fa      	str	r2, [r7, #12]
 8004974:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004978:	f7fc f98e 	bl	8000c98 <__aeabi_uldivmod>
 800497c:	4602      	mov	r2, r0
 800497e:	460b      	mov	r3, r1
 8004980:	4613      	mov	r3, r2
 8004982:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004984:	4b0b      	ldr	r3, [pc, #44]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	0c1b      	lsrs	r3, r3, #16
 800498a:	f003 0303 	and.w	r3, r3, #3
 800498e:	3301      	adds	r3, #1
 8004990:	005b      	lsls	r3, r3, #1
 8004992:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004994:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004998:	fbb2 f3f3 	udiv	r3, r2, r3
 800499c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800499e:	e002      	b.n	80049a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049a0:	4b05      	ldr	r3, [pc, #20]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x184>)
 80049a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3740      	adds	r7, #64	@ 0x40
 80049ac:	46bd      	mov	sp, r7
 80049ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049b2:	bf00      	nop
 80049b4:	40023800 	.word	0x40023800
 80049b8:	00f42400 	.word	0x00f42400
 80049bc:	017d7840 	.word	0x017d7840

080049c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049c0:	b480      	push	{r7}
 80049c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049c4:	4b03      	ldr	r3, [pc, #12]	@ (80049d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80049c6:	681b      	ldr	r3, [r3, #0]
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	2000000c 	.word	0x2000000c

080049d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049dc:	f7ff fff0 	bl	80049c0 <HAL_RCC_GetHCLKFreq>
 80049e0:	4602      	mov	r2, r0
 80049e2:	4b05      	ldr	r3, [pc, #20]	@ (80049f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	0a9b      	lsrs	r3, r3, #10
 80049e8:	f003 0307 	and.w	r3, r3, #7
 80049ec:	4903      	ldr	r1, [pc, #12]	@ (80049fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80049ee:	5ccb      	ldrb	r3, [r1, r3]
 80049f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	40023800 	.word	0x40023800
 80049fc:	0800b270 	.word	0x0800b270

08004a00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a04:	f7ff ffdc 	bl	80049c0 <HAL_RCC_GetHCLKFreq>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	4b05      	ldr	r3, [pc, #20]	@ (8004a20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	0b5b      	lsrs	r3, r3, #13
 8004a10:	f003 0307 	and.w	r3, r3, #7
 8004a14:	4903      	ldr	r1, [pc, #12]	@ (8004a24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a16:	5ccb      	ldrb	r3, [r1, r3]
 8004a18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40023800 	.word	0x40023800
 8004a24:	0800b270 	.word	0x0800b270

08004a28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e041      	b.n	8004abe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d106      	bne.n	8004a54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f7fd fba4 	bl	800219c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2202      	movs	r2, #2
 8004a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	3304      	adds	r3, #4
 8004a64:	4619      	mov	r1, r3
 8004a66:	4610      	mov	r0, r2
 8004a68:	f000 fd70 	bl	800554c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3708      	adds	r7, #8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
	...

08004ac8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d001      	beq.n	8004ae0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e044      	b.n	8004b6a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68da      	ldr	r2, [r3, #12]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f042 0201 	orr.w	r2, r2, #1
 8004af6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a1e      	ldr	r2, [pc, #120]	@ (8004b78 <HAL_TIM_Base_Start_IT+0xb0>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d018      	beq.n	8004b34 <HAL_TIM_Base_Start_IT+0x6c>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b0a:	d013      	beq.n	8004b34 <HAL_TIM_Base_Start_IT+0x6c>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a1a      	ldr	r2, [pc, #104]	@ (8004b7c <HAL_TIM_Base_Start_IT+0xb4>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d00e      	beq.n	8004b34 <HAL_TIM_Base_Start_IT+0x6c>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a19      	ldr	r2, [pc, #100]	@ (8004b80 <HAL_TIM_Base_Start_IT+0xb8>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d009      	beq.n	8004b34 <HAL_TIM_Base_Start_IT+0x6c>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a17      	ldr	r2, [pc, #92]	@ (8004b84 <HAL_TIM_Base_Start_IT+0xbc>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d004      	beq.n	8004b34 <HAL_TIM_Base_Start_IT+0x6c>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a16      	ldr	r2, [pc, #88]	@ (8004b88 <HAL_TIM_Base_Start_IT+0xc0>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d111      	bne.n	8004b58 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f003 0307 	and.w	r3, r3, #7
 8004b3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2b06      	cmp	r3, #6
 8004b44:	d010      	beq.n	8004b68 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f042 0201 	orr.w	r2, r2, #1
 8004b54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b56:	e007      	b.n	8004b68 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f042 0201 	orr.w	r2, r2, #1
 8004b66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3714      	adds	r7, #20
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	40010000 	.word	0x40010000
 8004b7c:	40000400 	.word	0x40000400
 8004b80:	40000800 	.word	0x40000800
 8004b84:	40000c00 	.word	0x40000c00
 8004b88:	40014000 	.word	0x40014000

08004b8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b082      	sub	sp, #8
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d101      	bne.n	8004b9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e041      	b.n	8004c22 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d106      	bne.n	8004bb8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 f839 	bl	8004c2a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2202      	movs	r2, #2
 8004bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	3304      	adds	r3, #4
 8004bc8:	4619      	mov	r1, r3
 8004bca:	4610      	mov	r0, r2
 8004bcc:	f000 fcbe 	bl	800554c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3708      	adds	r7, #8
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}

08004c2a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	b083      	sub	sp, #12
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c32:	bf00      	nop
 8004c34:	370c      	adds	r7, #12
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
	...

08004c40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d109      	bne.n	8004c64 <HAL_TIM_PWM_Start+0x24>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	bf14      	ite	ne
 8004c5c:	2301      	movne	r3, #1
 8004c5e:	2300      	moveq	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	e022      	b.n	8004caa <HAL_TIM_PWM_Start+0x6a>
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	2b04      	cmp	r3, #4
 8004c68:	d109      	bne.n	8004c7e <HAL_TIM_PWM_Start+0x3e>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	bf14      	ite	ne
 8004c76:	2301      	movne	r3, #1
 8004c78:	2300      	moveq	r3, #0
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	e015      	b.n	8004caa <HAL_TIM_PWM_Start+0x6a>
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	2b08      	cmp	r3, #8
 8004c82:	d109      	bne.n	8004c98 <HAL_TIM_PWM_Start+0x58>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	bf14      	ite	ne
 8004c90:	2301      	movne	r3, #1
 8004c92:	2300      	moveq	r3, #0
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	e008      	b.n	8004caa <HAL_TIM_PWM_Start+0x6a>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	bf14      	ite	ne
 8004ca4:	2301      	movne	r3, #1
 8004ca6:	2300      	moveq	r3, #0
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d001      	beq.n	8004cb2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e068      	b.n	8004d84 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d104      	bne.n	8004cc2 <HAL_TIM_PWM_Start+0x82>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2202      	movs	r2, #2
 8004cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cc0:	e013      	b.n	8004cea <HAL_TIM_PWM_Start+0xaa>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b04      	cmp	r3, #4
 8004cc6:	d104      	bne.n	8004cd2 <HAL_TIM_PWM_Start+0x92>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cd0:	e00b      	b.n	8004cea <HAL_TIM_PWM_Start+0xaa>
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	2b08      	cmp	r3, #8
 8004cd6:	d104      	bne.n	8004ce2 <HAL_TIM_PWM_Start+0xa2>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2202      	movs	r2, #2
 8004cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ce0:	e003      	b.n	8004cea <HAL_TIM_PWM_Start+0xaa>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	6839      	ldr	r1, [r7, #0]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 fed6 	bl	8005aa4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a23      	ldr	r2, [pc, #140]	@ (8004d8c <HAL_TIM_PWM_Start+0x14c>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d107      	bne.n	8004d12 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d10:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a1d      	ldr	r2, [pc, #116]	@ (8004d8c <HAL_TIM_PWM_Start+0x14c>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d018      	beq.n	8004d4e <HAL_TIM_PWM_Start+0x10e>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d24:	d013      	beq.n	8004d4e <HAL_TIM_PWM_Start+0x10e>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a19      	ldr	r2, [pc, #100]	@ (8004d90 <HAL_TIM_PWM_Start+0x150>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d00e      	beq.n	8004d4e <HAL_TIM_PWM_Start+0x10e>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a17      	ldr	r2, [pc, #92]	@ (8004d94 <HAL_TIM_PWM_Start+0x154>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d009      	beq.n	8004d4e <HAL_TIM_PWM_Start+0x10e>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a16      	ldr	r2, [pc, #88]	@ (8004d98 <HAL_TIM_PWM_Start+0x158>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d004      	beq.n	8004d4e <HAL_TIM_PWM_Start+0x10e>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a14      	ldr	r2, [pc, #80]	@ (8004d9c <HAL_TIM_PWM_Start+0x15c>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d111      	bne.n	8004d72 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f003 0307 	and.w	r3, r3, #7
 8004d58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2b06      	cmp	r3, #6
 8004d5e:	d010      	beq.n	8004d82 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0201 	orr.w	r2, r2, #1
 8004d6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d70:	e007      	b.n	8004d82 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f042 0201 	orr.w	r2, r2, #1
 8004d80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3710      	adds	r7, #16
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40010000 	.word	0x40010000
 8004d90:	40000400 	.word	0x40000400
 8004d94:	40000800 	.word	0x40000800
 8004d98:	40000c00 	.word	0x40000c00
 8004d9c:	40014000 	.word	0x40014000

08004da0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b086      	sub	sp, #24
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d101      	bne.n	8004db4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e097      	b.n	8004ee4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d106      	bne.n	8004dce <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f7fd fa67 	bl	800229c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2202      	movs	r2, #2
 8004dd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	6812      	ldr	r2, [r2, #0]
 8004de0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004de4:	f023 0307 	bic.w	r3, r3, #7
 8004de8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	3304      	adds	r3, #4
 8004df2:	4619      	mov	r1, r3
 8004df4:	4610      	mov	r0, r2
 8004df6:	f000 fba9 	bl	800554c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	6a1b      	ldr	r3, [r3, #32]
 8004e10:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	697a      	ldr	r2, [r7, #20]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e22:	f023 0303 	bic.w	r3, r3, #3
 8004e26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	021b      	lsls	r3, r3, #8
 8004e32:	4313      	orrs	r3, r2
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004e40:	f023 030c 	bic.w	r3, r3, #12
 8004e44:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e4c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	68da      	ldr	r2, [r3, #12]
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	69db      	ldr	r3, [r3, #28]
 8004e5a:	021b      	lsls	r3, r3, #8
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	691b      	ldr	r3, [r3, #16]
 8004e68:	011a      	lsls	r2, r3, #4
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	6a1b      	ldr	r3, [r3, #32]
 8004e6e:	031b      	lsls	r3, r3, #12
 8004e70:	4313      	orrs	r3, r2
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004e7e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004e86:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685a      	ldr	r2, [r3, #4]
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	695b      	ldr	r3, [r3, #20]
 8004e90:	011b      	lsls	r3, r3, #4
 8004e92:	4313      	orrs	r3, r2
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	697a      	ldr	r2, [r7, #20]
 8004ea0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3718      	adds	r7, #24
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004efc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004f04:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f0c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004f14:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d110      	bne.n	8004f3e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f1c:	7bfb      	ldrb	r3, [r7, #15]
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d102      	bne.n	8004f28 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f22:	7b7b      	ldrb	r3, [r7, #13]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d001      	beq.n	8004f2c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e069      	b.n	8005000 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2202      	movs	r2, #2
 8004f30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2202      	movs	r2, #2
 8004f38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f3c:	e031      	b.n	8004fa2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d110      	bne.n	8004f66 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f44:	7bbb      	ldrb	r3, [r7, #14]
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d102      	bne.n	8004f50 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f4a:	7b3b      	ldrb	r3, [r7, #12]
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d001      	beq.n	8004f54 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e055      	b.n	8005000 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2202      	movs	r2, #2
 8004f58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2202      	movs	r2, #2
 8004f60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f64:	e01d      	b.n	8004fa2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f66:	7bfb      	ldrb	r3, [r7, #15]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d108      	bne.n	8004f7e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f6c:	7bbb      	ldrb	r3, [r7, #14]
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d105      	bne.n	8004f7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f72:	7b7b      	ldrb	r3, [r7, #13]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d102      	bne.n	8004f7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f78:	7b3b      	ldrb	r3, [r7, #12]
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d001      	beq.n	8004f82 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e03e      	b.n	8005000 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2202      	movs	r2, #2
 8004f86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2202      	movs	r2, #2
 8004f8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2202      	movs	r2, #2
 8004f96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2202      	movs	r2, #2
 8004f9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d003      	beq.n	8004fb0 <HAL_TIM_Encoder_Start+0xc4>
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	2b04      	cmp	r3, #4
 8004fac:	d008      	beq.n	8004fc0 <HAL_TIM_Encoder_Start+0xd4>
 8004fae:	e00f      	b.n	8004fd0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f000 fd73 	bl	8005aa4 <TIM_CCxChannelCmd>
      break;
 8004fbe:	e016      	b.n	8004fee <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	2104      	movs	r1, #4
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f000 fd6b 	bl	8005aa4 <TIM_CCxChannelCmd>
      break;
 8004fce:	e00e      	b.n	8004fee <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	2100      	movs	r1, #0
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f000 fd63 	bl	8005aa4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	2104      	movs	r1, #4
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f000 fd5c 	bl	8005aa4 <TIM_CCxChannelCmd>
      break;
 8004fec:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f042 0201 	orr.w	r2, r2, #1
 8004ffc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3710      	adds	r7, #16
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	f003 0302 	and.w	r3, r3, #2
 8005026:	2b00      	cmp	r3, #0
 8005028:	d020      	beq.n	800506c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f003 0302 	and.w	r3, r3, #2
 8005030:	2b00      	cmp	r3, #0
 8005032:	d01b      	beq.n	800506c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f06f 0202 	mvn.w	r2, #2
 800503c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2201      	movs	r2, #1
 8005042:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	699b      	ldr	r3, [r3, #24]
 800504a:	f003 0303 	and.w	r3, r3, #3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d003      	beq.n	800505a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f000 fa5b 	bl	800550e <HAL_TIM_IC_CaptureCallback>
 8005058:	e005      	b.n	8005066 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 fa4d 	bl	80054fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 fa5e 	bl	8005522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	f003 0304 	and.w	r3, r3, #4
 8005072:	2b00      	cmp	r3, #0
 8005074:	d020      	beq.n	80050b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f003 0304 	and.w	r3, r3, #4
 800507c:	2b00      	cmp	r3, #0
 800507e:	d01b      	beq.n	80050b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f06f 0204 	mvn.w	r2, #4
 8005088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2202      	movs	r2, #2
 800508e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800509a:	2b00      	cmp	r3, #0
 800509c:	d003      	beq.n	80050a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 fa35 	bl	800550e <HAL_TIM_IC_CaptureCallback>
 80050a4:	e005      	b.n	80050b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 fa27 	bl	80054fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f000 fa38 	bl	8005522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	f003 0308 	and.w	r3, r3, #8
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d020      	beq.n	8005104 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f003 0308 	and.w	r3, r3, #8
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d01b      	beq.n	8005104 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f06f 0208 	mvn.w	r2, #8
 80050d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2204      	movs	r2, #4
 80050da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	69db      	ldr	r3, [r3, #28]
 80050e2:	f003 0303 	and.w	r3, r3, #3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fa0f 	bl	800550e <HAL_TIM_IC_CaptureCallback>
 80050f0:	e005      	b.n	80050fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 fa01 	bl	80054fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f000 fa12 	bl	8005522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	f003 0310 	and.w	r3, r3, #16
 800510a:	2b00      	cmp	r3, #0
 800510c:	d020      	beq.n	8005150 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f003 0310 	and.w	r3, r3, #16
 8005114:	2b00      	cmp	r3, #0
 8005116:	d01b      	beq.n	8005150 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f06f 0210 	mvn.w	r2, #16
 8005120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2208      	movs	r2, #8
 8005126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	69db      	ldr	r3, [r3, #28]
 800512e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005132:	2b00      	cmp	r3, #0
 8005134:	d003      	beq.n	800513e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 f9e9 	bl	800550e <HAL_TIM_IC_CaptureCallback>
 800513c:	e005      	b.n	800514a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f9db 	bl	80054fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 f9ec 	bl	8005522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00c      	beq.n	8005174 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f003 0301 	and.w	r3, r3, #1
 8005160:	2b00      	cmp	r3, #0
 8005162:	d007      	beq.n	8005174 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f06f 0201 	mvn.w	r2, #1
 800516c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f7fc fa7a 	bl	8001668 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800517a:	2b00      	cmp	r3, #0
 800517c:	d00c      	beq.n	8005198 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005184:	2b00      	cmp	r3, #0
 8005186:	d007      	beq.n	8005198 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 fd76 	bl	8005c84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00c      	beq.n	80051bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d007      	beq.n	80051bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f000 f9bd 	bl	8005536 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	f003 0320 	and.w	r3, r3, #32
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00c      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f003 0320 	and.w	r3, r3, #32
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d007      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f06f 0220 	mvn.w	r2, #32
 80051d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 fd48 	bl	8005c70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051e0:	bf00      	nop
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b086      	sub	sp, #24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051f4:	2300      	movs	r3, #0
 80051f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d101      	bne.n	8005206 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005202:	2302      	movs	r3, #2
 8005204:	e0ae      	b.n	8005364 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2b0c      	cmp	r3, #12
 8005212:	f200 809f 	bhi.w	8005354 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005216:	a201      	add	r2, pc, #4	@ (adr r2, 800521c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800521c:	08005251 	.word	0x08005251
 8005220:	08005355 	.word	0x08005355
 8005224:	08005355 	.word	0x08005355
 8005228:	08005355 	.word	0x08005355
 800522c:	08005291 	.word	0x08005291
 8005230:	08005355 	.word	0x08005355
 8005234:	08005355 	.word	0x08005355
 8005238:	08005355 	.word	0x08005355
 800523c:	080052d3 	.word	0x080052d3
 8005240:	08005355 	.word	0x08005355
 8005244:	08005355 	.word	0x08005355
 8005248:	08005355 	.word	0x08005355
 800524c:	08005313 	.word	0x08005313
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68b9      	ldr	r1, [r7, #8]
 8005256:	4618      	mov	r0, r3
 8005258:	f000 f9fe 	bl	8005658 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699a      	ldr	r2, [r3, #24]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f042 0208 	orr.w	r2, r2, #8
 800526a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699a      	ldr	r2, [r3, #24]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f022 0204 	bic.w	r2, r2, #4
 800527a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6999      	ldr	r1, [r3, #24]
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	691a      	ldr	r2, [r3, #16]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	430a      	orrs	r2, r1
 800528c:	619a      	str	r2, [r3, #24]
      break;
 800528e:	e064      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68b9      	ldr	r1, [r7, #8]
 8005296:	4618      	mov	r0, r3
 8005298:	f000 fa44 	bl	8005724 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	699a      	ldr	r2, [r3, #24]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	699a      	ldr	r2, [r3, #24]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6999      	ldr	r1, [r3, #24]
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	021a      	lsls	r2, r3, #8
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	619a      	str	r2, [r3, #24]
      break;
 80052d0:	e043      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68b9      	ldr	r1, [r7, #8]
 80052d8:	4618      	mov	r0, r3
 80052da:	f000 fa8f 	bl	80057fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	69da      	ldr	r2, [r3, #28]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f042 0208 	orr.w	r2, r2, #8
 80052ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69da      	ldr	r2, [r3, #28]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f022 0204 	bic.w	r2, r2, #4
 80052fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	69d9      	ldr	r1, [r3, #28]
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	691a      	ldr	r2, [r3, #16]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	430a      	orrs	r2, r1
 800530e:	61da      	str	r2, [r3, #28]
      break;
 8005310:	e023      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68b9      	ldr	r1, [r7, #8]
 8005318:	4618      	mov	r0, r3
 800531a:	f000 fad9 	bl	80058d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	69da      	ldr	r2, [r3, #28]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800532c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	69da      	ldr	r2, [r3, #28]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800533c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	69d9      	ldr	r1, [r3, #28]
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	021a      	lsls	r2, r3, #8
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	61da      	str	r2, [r3, #28]
      break;
 8005352:	e002      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	75fb      	strb	r3, [r7, #23]
      break;
 8005358:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005362:	7dfb      	ldrb	r3, [r7, #23]
}
 8005364:	4618      	mov	r0, r3
 8005366:	3718      	adds	r7, #24
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005376:	2300      	movs	r3, #0
 8005378:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005380:	2b01      	cmp	r3, #1
 8005382:	d101      	bne.n	8005388 <HAL_TIM_ConfigClockSource+0x1c>
 8005384:	2302      	movs	r3, #2
 8005386:	e0b4      	b.n	80054f2 <HAL_TIM_ConfigClockSource+0x186>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2202      	movs	r2, #2
 8005394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80053a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68ba      	ldr	r2, [r7, #8]
 80053b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053c0:	d03e      	beq.n	8005440 <HAL_TIM_ConfigClockSource+0xd4>
 80053c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053c6:	f200 8087 	bhi.w	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053ce:	f000 8086 	beq.w	80054de <HAL_TIM_ConfigClockSource+0x172>
 80053d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053d6:	d87f      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053d8:	2b70      	cmp	r3, #112	@ 0x70
 80053da:	d01a      	beq.n	8005412 <HAL_TIM_ConfigClockSource+0xa6>
 80053dc:	2b70      	cmp	r3, #112	@ 0x70
 80053de:	d87b      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053e0:	2b60      	cmp	r3, #96	@ 0x60
 80053e2:	d050      	beq.n	8005486 <HAL_TIM_ConfigClockSource+0x11a>
 80053e4:	2b60      	cmp	r3, #96	@ 0x60
 80053e6:	d877      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053e8:	2b50      	cmp	r3, #80	@ 0x50
 80053ea:	d03c      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0xfa>
 80053ec:	2b50      	cmp	r3, #80	@ 0x50
 80053ee:	d873      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053f0:	2b40      	cmp	r3, #64	@ 0x40
 80053f2:	d058      	beq.n	80054a6 <HAL_TIM_ConfigClockSource+0x13a>
 80053f4:	2b40      	cmp	r3, #64	@ 0x40
 80053f6:	d86f      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053f8:	2b30      	cmp	r3, #48	@ 0x30
 80053fa:	d064      	beq.n	80054c6 <HAL_TIM_ConfigClockSource+0x15a>
 80053fc:	2b30      	cmp	r3, #48	@ 0x30
 80053fe:	d86b      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005400:	2b20      	cmp	r3, #32
 8005402:	d060      	beq.n	80054c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005404:	2b20      	cmp	r3, #32
 8005406:	d867      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005408:	2b00      	cmp	r3, #0
 800540a:	d05c      	beq.n	80054c6 <HAL_TIM_ConfigClockSource+0x15a>
 800540c:	2b10      	cmp	r3, #16
 800540e:	d05a      	beq.n	80054c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005410:	e062      	b.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005422:	f000 fb1f 	bl	8005a64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005434:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68ba      	ldr	r2, [r7, #8]
 800543c:	609a      	str	r2, [r3, #8]
      break;
 800543e:	e04f      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005450:	f000 fb08 	bl	8005a64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	689a      	ldr	r2, [r3, #8]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005462:	609a      	str	r2, [r3, #8]
      break;
 8005464:	e03c      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005472:	461a      	mov	r2, r3
 8005474:	f000 fa7c 	bl	8005970 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2150      	movs	r1, #80	@ 0x50
 800547e:	4618      	mov	r0, r3
 8005480:	f000 fad5 	bl	8005a2e <TIM_ITRx_SetConfig>
      break;
 8005484:	e02c      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005492:	461a      	mov	r2, r3
 8005494:	f000 fa9b 	bl	80059ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2160      	movs	r1, #96	@ 0x60
 800549e:	4618      	mov	r0, r3
 80054a0:	f000 fac5 	bl	8005a2e <TIM_ITRx_SetConfig>
      break;
 80054a4:	e01c      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054b2:	461a      	mov	r2, r3
 80054b4:	f000 fa5c 	bl	8005970 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2140      	movs	r1, #64	@ 0x40
 80054be:	4618      	mov	r0, r3
 80054c0:	f000 fab5 	bl	8005a2e <TIM_ITRx_SetConfig>
      break;
 80054c4:	e00c      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4619      	mov	r1, r3
 80054d0:	4610      	mov	r0, r2
 80054d2:	f000 faac 	bl	8005a2e <TIM_ITRx_SetConfig>
      break;
 80054d6:	e003      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	73fb      	strb	r3, [r7, #15]
      break;
 80054dc:	e000      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80054de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3710      	adds	r7, #16
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005502:	bf00      	nop
 8005504:	370c      	adds	r7, #12
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr

0800550e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800550e:	b480      	push	{r7}
 8005510:	b083      	sub	sp, #12
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005516:	bf00      	nop
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr

08005522 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005522:	b480      	push	{r7}
 8005524:	b083      	sub	sp, #12
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800552a:	bf00      	nop
 800552c:	370c      	adds	r7, #12
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr

08005536 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005536:	b480      	push	{r7}
 8005538:	b083      	sub	sp, #12
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800553e:	bf00      	nop
 8005540:	370c      	adds	r7, #12
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr
	...

0800554c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a37      	ldr	r2, [pc, #220]	@ (800563c <TIM_Base_SetConfig+0xf0>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d00f      	beq.n	8005584 <TIM_Base_SetConfig+0x38>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800556a:	d00b      	beq.n	8005584 <TIM_Base_SetConfig+0x38>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a34      	ldr	r2, [pc, #208]	@ (8005640 <TIM_Base_SetConfig+0xf4>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d007      	beq.n	8005584 <TIM_Base_SetConfig+0x38>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a33      	ldr	r2, [pc, #204]	@ (8005644 <TIM_Base_SetConfig+0xf8>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d003      	beq.n	8005584 <TIM_Base_SetConfig+0x38>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a32      	ldr	r2, [pc, #200]	@ (8005648 <TIM_Base_SetConfig+0xfc>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d108      	bne.n	8005596 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800558a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	68fa      	ldr	r2, [r7, #12]
 8005592:	4313      	orrs	r3, r2
 8005594:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a28      	ldr	r2, [pc, #160]	@ (800563c <TIM_Base_SetConfig+0xf0>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d01b      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055a4:	d017      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a25      	ldr	r2, [pc, #148]	@ (8005640 <TIM_Base_SetConfig+0xf4>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d013      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a24      	ldr	r2, [pc, #144]	@ (8005644 <TIM_Base_SetConfig+0xf8>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d00f      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a23      	ldr	r2, [pc, #140]	@ (8005648 <TIM_Base_SetConfig+0xfc>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d00b      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a22      	ldr	r2, [pc, #136]	@ (800564c <TIM_Base_SetConfig+0x100>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d007      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a21      	ldr	r2, [pc, #132]	@ (8005650 <TIM_Base_SetConfig+0x104>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d003      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a20      	ldr	r2, [pc, #128]	@ (8005654 <TIM_Base_SetConfig+0x108>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d108      	bne.n	80055e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	689a      	ldr	r2, [r3, #8]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a0c      	ldr	r2, [pc, #48]	@ (800563c <TIM_Base_SetConfig+0xf0>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d103      	bne.n	8005616 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	691a      	ldr	r2, [r3, #16]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f043 0204 	orr.w	r2, r3, #4
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	68fa      	ldr	r2, [r7, #12]
 800562c:	601a      	str	r2, [r3, #0]
}
 800562e:	bf00      	nop
 8005630:	3714      	adds	r7, #20
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop
 800563c:	40010000 	.word	0x40010000
 8005640:	40000400 	.word	0x40000400
 8005644:	40000800 	.word	0x40000800
 8005648:	40000c00 	.word	0x40000c00
 800564c:	40014000 	.word	0x40014000
 8005650:	40014400 	.word	0x40014400
 8005654:	40014800 	.word	0x40014800

08005658 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005658:	b480      	push	{r7}
 800565a:	b087      	sub	sp, #28
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a1b      	ldr	r3, [r3, #32]
 800566c:	f023 0201 	bic.w	r2, r3, #1
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f023 0303 	bic.w	r3, r3, #3
 800568e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68fa      	ldr	r2, [r7, #12]
 8005696:	4313      	orrs	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	f023 0302 	bic.w	r3, r3, #2
 80056a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a1c      	ldr	r2, [pc, #112]	@ (8005720 <TIM_OC1_SetConfig+0xc8>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d10c      	bne.n	80056ce <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	f023 0308 	bic.w	r3, r3, #8
 80056ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	697a      	ldr	r2, [r7, #20]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	f023 0304 	bic.w	r3, r3, #4
 80056cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a13      	ldr	r2, [pc, #76]	@ (8005720 <TIM_OC1_SetConfig+0xc8>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d111      	bne.n	80056fa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	693a      	ldr	r2, [r7, #16]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	68fa      	ldr	r2, [r7, #12]
 8005704:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	685a      	ldr	r2, [r3, #4]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	697a      	ldr	r2, [r7, #20]
 8005712:	621a      	str	r2, [r3, #32]
}
 8005714:	bf00      	nop
 8005716:	371c      	adds	r7, #28
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr
 8005720:	40010000 	.word	0x40010000

08005724 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005724:	b480      	push	{r7}
 8005726:	b087      	sub	sp, #28
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a1b      	ldr	r3, [r3, #32]
 8005732:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a1b      	ldr	r3, [r3, #32]
 8005738:	f023 0210 	bic.w	r2, r3, #16
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	699b      	ldr	r3, [r3, #24]
 800574a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005752:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800575a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	021b      	lsls	r3, r3, #8
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	4313      	orrs	r3, r2
 8005766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f023 0320 	bic.w	r3, r3, #32
 800576e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	011b      	lsls	r3, r3, #4
 8005776:	697a      	ldr	r2, [r7, #20]
 8005778:	4313      	orrs	r3, r2
 800577a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a1e      	ldr	r2, [pc, #120]	@ (80057f8 <TIM_OC2_SetConfig+0xd4>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d10d      	bne.n	80057a0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800578a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	011b      	lsls	r3, r3, #4
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	4313      	orrs	r3, r2
 8005796:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800579e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a15      	ldr	r2, [pc, #84]	@ (80057f8 <TIM_OC2_SetConfig+0xd4>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d113      	bne.n	80057d0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	693a      	ldr	r2, [r7, #16]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	699b      	ldr	r3, [r3, #24]
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	693a      	ldr	r2, [r7, #16]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	685a      	ldr	r2, [r3, #4]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	697a      	ldr	r2, [r7, #20]
 80057e8:	621a      	str	r2, [r3, #32]
}
 80057ea:	bf00      	nop
 80057ec:	371c      	adds	r7, #28
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr
 80057f6:	bf00      	nop
 80057f8:	40010000 	.word	0x40010000

080057fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b087      	sub	sp, #28
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a1b      	ldr	r3, [r3, #32]
 8005810:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	69db      	ldr	r3, [r3, #28]
 8005822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800582a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f023 0303 	bic.w	r3, r3, #3
 8005832:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	68fa      	ldr	r2, [r7, #12]
 800583a:	4313      	orrs	r3, r2
 800583c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005844:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	021b      	lsls	r3, r3, #8
 800584c:	697a      	ldr	r2, [r7, #20]
 800584e:	4313      	orrs	r3, r2
 8005850:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a1d      	ldr	r2, [pc, #116]	@ (80058cc <TIM_OC3_SetConfig+0xd0>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d10d      	bne.n	8005876 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005860:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	021b      	lsls	r3, r3, #8
 8005868:	697a      	ldr	r2, [r7, #20]
 800586a:	4313      	orrs	r3, r2
 800586c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005874:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a14      	ldr	r2, [pc, #80]	@ (80058cc <TIM_OC3_SetConfig+0xd0>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d113      	bne.n	80058a6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005884:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800588c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	695b      	ldr	r3, [r3, #20]
 8005892:	011b      	lsls	r3, r3, #4
 8005894:	693a      	ldr	r2, [r7, #16]
 8005896:	4313      	orrs	r3, r2
 8005898:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	699b      	ldr	r3, [r3, #24]
 800589e:	011b      	lsls	r3, r3, #4
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	621a      	str	r2, [r3, #32]
}
 80058c0:	bf00      	nop
 80058c2:	371c      	adds	r7, #28
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	40010000 	.word	0x40010000

080058d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a1b      	ldr	r3, [r3, #32]
 80058e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	69db      	ldr	r3, [r3, #28]
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	021b      	lsls	r3, r3, #8
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	4313      	orrs	r3, r2
 8005912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800591a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	031b      	lsls	r3, r3, #12
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	4313      	orrs	r3, r2
 8005926:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a10      	ldr	r2, [pc, #64]	@ (800596c <TIM_OC4_SetConfig+0x9c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d109      	bne.n	8005944 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005936:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	695b      	ldr	r3, [r3, #20]
 800593c:	019b      	lsls	r3, r3, #6
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	4313      	orrs	r3, r2
 8005942:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	697a      	ldr	r2, [r7, #20]
 8005948:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	685a      	ldr	r2, [r3, #4]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	621a      	str	r2, [r3, #32]
}
 800595e:	bf00      	nop
 8005960:	371c      	adds	r7, #28
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	40010000 	.word	0x40010000

08005970 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005970:	b480      	push	{r7}
 8005972:	b087      	sub	sp, #28
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6a1b      	ldr	r3, [r3, #32]
 8005980:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	f023 0201 	bic.w	r2, r3, #1
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800599a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	011b      	lsls	r3, r3, #4
 80059a0:	693a      	ldr	r2, [r7, #16]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	f023 030a 	bic.w	r3, r3, #10
 80059ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	697a      	ldr	r2, [r7, #20]
 80059c0:	621a      	str	r2, [r3, #32]
}
 80059c2:	bf00      	nop
 80059c4:	371c      	adds	r7, #28
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr

080059ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059ce:	b480      	push	{r7}
 80059d0:	b087      	sub	sp, #28
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	60f8      	str	r0, [r7, #12]
 80059d6:	60b9      	str	r1, [r7, #8]
 80059d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6a1b      	ldr	r3, [r3, #32]
 80059e4:	f023 0210 	bic.w	r2, r3, #16
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	699b      	ldr	r3, [r3, #24]
 80059f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80059f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	031b      	lsls	r3, r3, #12
 80059fe:	693a      	ldr	r2, [r7, #16]
 8005a00:	4313      	orrs	r3, r2
 8005a02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005a0a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	011b      	lsls	r3, r3, #4
 8005a10:	697a      	ldr	r2, [r7, #20]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	621a      	str	r2, [r3, #32]
}
 8005a22:	bf00      	nop
 8005a24:	371c      	adds	r7, #28
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr

08005a2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	b085      	sub	sp, #20
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
 8005a36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a46:	683a      	ldr	r2, [r7, #0]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	f043 0307 	orr.w	r3, r3, #7
 8005a50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	609a      	str	r2, [r3, #8]
}
 8005a58:	bf00      	nop
 8005a5a:	3714      	adds	r7, #20
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b087      	sub	sp, #28
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]
 8005a70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	021a      	lsls	r2, r3, #8
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	431a      	orrs	r2, r3
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	697a      	ldr	r2, [r7, #20]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	697a      	ldr	r2, [r7, #20]
 8005a96:	609a      	str	r2, [r3, #8]
}
 8005a98:	bf00      	nop
 8005a9a:	371c      	adds	r7, #28
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b087      	sub	sp, #28
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	f003 031f 	and.w	r3, r3, #31
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8005abc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6a1a      	ldr	r2, [r3, #32]
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	43db      	mvns	r3, r3
 8005ac6:	401a      	ands	r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6a1a      	ldr	r2, [r3, #32]
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	f003 031f 	and.w	r3, r3, #31
 8005ad6:	6879      	ldr	r1, [r7, #4]
 8005ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8005adc:	431a      	orrs	r2, r3
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	621a      	str	r2, [r3, #32]
}
 8005ae2:	bf00      	nop
 8005ae4:	371c      	adds	r7, #28
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
	...

08005af0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b085      	sub	sp, #20
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d101      	bne.n	8005b08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b04:	2302      	movs	r3, #2
 8005b06:	e050      	b.n	8005baa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2202      	movs	r2, #2
 8005b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68fa      	ldr	r2, [r7, #12]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a1c      	ldr	r2, [pc, #112]	@ (8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d018      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b54:	d013      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a18      	ldr	r2, [pc, #96]	@ (8005bbc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d00e      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a16      	ldr	r2, [pc, #88]	@ (8005bc0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d009      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a15      	ldr	r2, [pc, #84]	@ (8005bc4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d004      	beq.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a13      	ldr	r2, [pc, #76]	@ (8005bc8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d10c      	bne.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3714      	adds	r7, #20
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	40010000 	.word	0x40010000
 8005bbc:	40000400 	.word	0x40000400
 8005bc0:	40000800 	.word	0x40000800
 8005bc4:	40000c00 	.word	0x40000c00
 8005bc8:	40014000 	.word	0x40014000

08005bcc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b085      	sub	sp, #20
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d101      	bne.n	8005be8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005be4:	2302      	movs	r3, #2
 8005be6:	e03d      	b.n	8005c64 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	69db      	ldr	r3, [r3, #28]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c62:	2300      	movs	r3, #0
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3714      	adds	r7, #20
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr

08005c70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c78:	bf00      	nop
 8005c7a:	370c      	adds	r7, #12
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr

08005c84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr

08005c98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d101      	bne.n	8005caa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e042      	b.n	8005d30 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d106      	bne.n	8005cc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f7fc fbea 	bl	8002498 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2224      	movs	r2, #36	@ 0x24
 8005cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68da      	ldr	r2, [r3, #12]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f000 fc99 	bl	8006614 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	691a      	ldr	r2, [r3, #16]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005cf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	695a      	ldr	r2, [r3, #20]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68da      	ldr	r2, [r3, #12]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2220      	movs	r2, #32
 8005d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2220      	movs	r2, #32
 8005d24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3708      	adds	r7, #8
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b0ba      	sub	sp, #232	@ 0xe8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005d64:	2300      	movs	r3, #0
 8005d66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d6e:	f003 030f 	and.w	r3, r3, #15
 8005d72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005d76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10f      	bne.n	8005d9e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d82:	f003 0320 	and.w	r3, r3, #32
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d009      	beq.n	8005d9e <HAL_UART_IRQHandler+0x66>
 8005d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d8e:	f003 0320 	and.w	r3, r3, #32
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d003      	beq.n	8005d9e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 fb7e 	bl	8006498 <UART_Receive_IT>
      return;
 8005d9c:	e273      	b.n	8006286 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 80de 	beq.w	8005f64 <HAL_UART_IRQHandler+0x22c>
 8005da8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d106      	bne.n	8005dc2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005db8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f000 80d1 	beq.w	8005f64 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dc6:	f003 0301 	and.w	r3, r3, #1
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00b      	beq.n	8005de6 <HAL_UART_IRQHandler+0xae>
 8005dce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d005      	beq.n	8005de6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dde:	f043 0201 	orr.w	r2, r3, #1
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dea:	f003 0304 	and.w	r3, r3, #4
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00b      	beq.n	8005e0a <HAL_UART_IRQHandler+0xd2>
 8005df2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d005      	beq.n	8005e0a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e02:	f043 0202 	orr.w	r2, r3, #2
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e0e:	f003 0302 	and.w	r3, r3, #2
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d00b      	beq.n	8005e2e <HAL_UART_IRQHandler+0xf6>
 8005e16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e1a:	f003 0301 	and.w	r3, r3, #1
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d005      	beq.n	8005e2e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e26:	f043 0204 	orr.w	r2, r3, #4
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e32:	f003 0308 	and.w	r3, r3, #8
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d011      	beq.n	8005e5e <HAL_UART_IRQHandler+0x126>
 8005e3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e3e:	f003 0320 	and.w	r3, r3, #32
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d105      	bne.n	8005e52 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d005      	beq.n	8005e5e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e56:	f043 0208 	orr.w	r2, r3, #8
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	f000 820a 	beq.w	800627c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e6c:	f003 0320 	and.w	r3, r3, #32
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d008      	beq.n	8005e86 <HAL_UART_IRQHandler+0x14e>
 8005e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e78:	f003 0320 	and.w	r3, r3, #32
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d002      	beq.n	8005e86 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 fb09 	bl	8006498 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	695b      	ldr	r3, [r3, #20]
 8005e8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e90:	2b40      	cmp	r3, #64	@ 0x40
 8005e92:	bf0c      	ite	eq
 8005e94:	2301      	moveq	r3, #1
 8005e96:	2300      	movne	r3, #0
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ea2:	f003 0308 	and.w	r3, r3, #8
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d103      	bne.n	8005eb2 <HAL_UART_IRQHandler+0x17a>
 8005eaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d04f      	beq.n	8005f52 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 fa14 	bl	80062e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	695b      	ldr	r3, [r3, #20]
 8005ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ec2:	2b40      	cmp	r3, #64	@ 0x40
 8005ec4:	d141      	bne.n	8005f4a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	3314      	adds	r3, #20
 8005ecc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ed4:	e853 3f00 	ldrex	r3, [r3]
 8005ed8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005edc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ee0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ee4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	3314      	adds	r3, #20
 8005eee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005ef2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005ef6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005efe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005f02:	e841 2300 	strex	r3, r2, [r1]
 8005f06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005f0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d1d9      	bne.n	8005ec6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d013      	beq.n	8005f42 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f1e:	4a8a      	ldr	r2, [pc, #552]	@ (8006148 <HAL_UART_IRQHandler+0x410>)
 8005f20:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fd fcfc 	bl	8003924 <HAL_DMA_Abort_IT>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d016      	beq.n	8005f60 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f38:	687a      	ldr	r2, [r7, #4]
 8005f3a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005f3c:	4610      	mov	r0, r2
 8005f3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f40:	e00e      	b.n	8005f60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 f9b6 	bl	80062b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f48:	e00a      	b.n	8005f60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 f9b2 	bl	80062b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f50:	e006      	b.n	8005f60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 f9ae 	bl	80062b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005f5e:	e18d      	b.n	800627c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f60:	bf00      	nop
    return;
 8005f62:	e18b      	b.n	800627c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	f040 8167 	bne.w	800623c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f72:	f003 0310 	and.w	r3, r3, #16
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 8160 	beq.w	800623c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f80:	f003 0310 	and.w	r3, r3, #16
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f000 8159 	beq.w	800623c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	60bb      	str	r3, [r7, #8]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	60bb      	str	r3, [r7, #8]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	60bb      	str	r3, [r7, #8]
 8005f9e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	695b      	ldr	r3, [r3, #20]
 8005fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005faa:	2b40      	cmp	r3, #64	@ 0x40
 8005fac:	f040 80ce 	bne.w	800614c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005fbc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 80a9 	beq.w	8006118 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005fca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	f080 80a2 	bcs.w	8006118 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005fda:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fe0:	69db      	ldr	r3, [r3, #28]
 8005fe2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fe6:	f000 8088 	beq.w	80060fa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	330c      	adds	r3, #12
 8005ff0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005ff8:	e853 3f00 	ldrex	r3, [r3]
 8005ffc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006000:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006004:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006008:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	330c      	adds	r3, #12
 8006012:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006016:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800601a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006022:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006026:	e841 2300 	strex	r3, r2, [r1]
 800602a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800602e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1d9      	bne.n	8005fea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	3314      	adds	r3, #20
 800603c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800603e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006040:	e853 3f00 	ldrex	r3, [r3]
 8006044:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006046:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006048:	f023 0301 	bic.w	r3, r3, #1
 800604c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	3314      	adds	r3, #20
 8006056:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800605a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800605e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006060:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006062:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006066:	e841 2300 	strex	r3, r2, [r1]
 800606a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800606c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1e1      	bne.n	8006036 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	3314      	adds	r3, #20
 8006078:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800607c:	e853 3f00 	ldrex	r3, [r3]
 8006080:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006082:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006084:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006088:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	3314      	adds	r3, #20
 8006092:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006096:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006098:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800609c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800609e:	e841 2300 	strex	r3, r2, [r1]
 80060a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80060a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1e3      	bne.n	8006072 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2220      	movs	r2, #32
 80060ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	330c      	adds	r3, #12
 80060be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060c2:	e853 3f00 	ldrex	r3, [r3]
 80060c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80060c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060ca:	f023 0310 	bic.w	r3, r3, #16
 80060ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	330c      	adds	r3, #12
 80060d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80060dc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80060de:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80060e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80060e4:	e841 2300 	strex	r3, r2, [r1]
 80060e8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80060ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1e3      	bne.n	80060b8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f4:	4618      	mov	r0, r3
 80060f6:	f7fd fba5 	bl	8003844 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2202      	movs	r2, #2
 80060fe:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006108:	b29b      	uxth	r3, r3
 800610a:	1ad3      	subs	r3, r2, r3
 800610c:	b29b      	uxth	r3, r3
 800610e:	4619      	mov	r1, r3
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 f8d9 	bl	80062c8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006116:	e0b3      	b.n	8006280 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800611c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006120:	429a      	cmp	r2, r3
 8006122:	f040 80ad 	bne.w	8006280 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800612a:	69db      	ldr	r3, [r3, #28]
 800612c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006130:	f040 80a6 	bne.w	8006280 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2202      	movs	r2, #2
 8006138:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800613e:	4619      	mov	r1, r3
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f000 f8c1 	bl	80062c8 <HAL_UARTEx_RxEventCallback>
      return;
 8006146:	e09b      	b.n	8006280 <HAL_UART_IRQHandler+0x548>
 8006148:	080063a7 	.word	0x080063a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006154:	b29b      	uxth	r3, r3
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006160:	b29b      	uxth	r3, r3
 8006162:	2b00      	cmp	r3, #0
 8006164:	f000 808e 	beq.w	8006284 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006168:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800616c:	2b00      	cmp	r3, #0
 800616e:	f000 8089 	beq.w	8006284 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	330c      	adds	r3, #12
 8006178:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800617c:	e853 3f00 	ldrex	r3, [r3]
 8006180:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006184:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006188:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	330c      	adds	r3, #12
 8006192:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006196:	647a      	str	r2, [r7, #68]	@ 0x44
 8006198:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800619c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800619e:	e841 2300 	strex	r3, r2, [r1]
 80061a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80061a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d1e3      	bne.n	8006172 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	3314      	adds	r3, #20
 80061b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b4:	e853 3f00 	ldrex	r3, [r3]
 80061b8:	623b      	str	r3, [r7, #32]
   return(result);
 80061ba:	6a3b      	ldr	r3, [r7, #32]
 80061bc:	f023 0301 	bic.w	r3, r3, #1
 80061c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	3314      	adds	r3, #20
 80061ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80061ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80061d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061d6:	e841 2300 	strex	r3, r2, [r1]
 80061da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80061dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d1e3      	bne.n	80061aa <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2220      	movs	r2, #32
 80061e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	330c      	adds	r3, #12
 80061f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	e853 3f00 	ldrex	r3, [r3]
 80061fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f023 0310 	bic.w	r3, r3, #16
 8006206:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	330c      	adds	r3, #12
 8006210:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006214:	61fa      	str	r2, [r7, #28]
 8006216:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006218:	69b9      	ldr	r1, [r7, #24]
 800621a:	69fa      	ldr	r2, [r7, #28]
 800621c:	e841 2300 	strex	r3, r2, [r1]
 8006220:	617b      	str	r3, [r7, #20]
   return(result);
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d1e3      	bne.n	80061f0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2202      	movs	r2, #2
 800622c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800622e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006232:	4619      	mov	r1, r3
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f000 f847 	bl	80062c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800623a:	e023      	b.n	8006284 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800623c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006240:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006244:	2b00      	cmp	r3, #0
 8006246:	d009      	beq.n	800625c <HAL_UART_IRQHandler+0x524>
 8006248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800624c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006250:	2b00      	cmp	r3, #0
 8006252:	d003      	beq.n	800625c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f000 f8b7 	bl	80063c8 <UART_Transmit_IT>
    return;
 800625a:	e014      	b.n	8006286 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800625c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00e      	beq.n	8006286 <HAL_UART_IRQHandler+0x54e>
 8006268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800626c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006270:	2b00      	cmp	r3, #0
 8006272:	d008      	beq.n	8006286 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f000 f8f7 	bl	8006468 <UART_EndTransmit_IT>
    return;
 800627a:	e004      	b.n	8006286 <HAL_UART_IRQHandler+0x54e>
    return;
 800627c:	bf00      	nop
 800627e:	e002      	b.n	8006286 <HAL_UART_IRQHandler+0x54e>
      return;
 8006280:	bf00      	nop
 8006282:	e000      	b.n	8006286 <HAL_UART_IRQHandler+0x54e>
      return;
 8006284:	bf00      	nop
  }
}
 8006286:	37e8      	adds	r7, #232	@ 0xe8
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80062a8:	bf00      	nop
 80062aa:	370c      	adds	r7, #12
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr

080062b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	460b      	mov	r3, r1
 80062d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80062d4:	bf00      	nop
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b095      	sub	sp, #84	@ 0x54
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	330c      	adds	r3, #12
 80062ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062f2:	e853 3f00 	ldrex	r3, [r3]
 80062f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	330c      	adds	r3, #12
 8006306:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006308:	643a      	str	r2, [r7, #64]	@ 0x40
 800630a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800630e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006310:	e841 2300 	strex	r3, r2, [r1]
 8006314:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1e5      	bne.n	80062e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	3314      	adds	r3, #20
 8006322:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006324:	6a3b      	ldr	r3, [r7, #32]
 8006326:	e853 3f00 	ldrex	r3, [r3]
 800632a:	61fb      	str	r3, [r7, #28]
   return(result);
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	f023 0301 	bic.w	r3, r3, #1
 8006332:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	3314      	adds	r3, #20
 800633a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800633c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800633e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006340:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006342:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006344:	e841 2300 	strex	r3, r2, [r1]
 8006348:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800634a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1e5      	bne.n	800631c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006354:	2b01      	cmp	r3, #1
 8006356:	d119      	bne.n	800638c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	330c      	adds	r3, #12
 800635e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	e853 3f00 	ldrex	r3, [r3]
 8006366:	60bb      	str	r3, [r7, #8]
   return(result);
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	f023 0310 	bic.w	r3, r3, #16
 800636e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	330c      	adds	r3, #12
 8006376:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006378:	61ba      	str	r2, [r7, #24]
 800637a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800637c:	6979      	ldr	r1, [r7, #20]
 800637e:	69ba      	ldr	r2, [r7, #24]
 8006380:	e841 2300 	strex	r3, r2, [r1]
 8006384:	613b      	str	r3, [r7, #16]
   return(result);
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d1e5      	bne.n	8006358 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2220      	movs	r2, #32
 8006390:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800639a:	bf00      	nop
 800639c:	3754      	adds	r7, #84	@ 0x54
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr

080063a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063a6:	b580      	push	{r7, lr}
 80063a8:	b084      	sub	sp, #16
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063ba:	68f8      	ldr	r0, [r7, #12]
 80063bc:	f7ff ff7a 	bl	80062b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063c0:	bf00      	nop
 80063c2:	3710      	adds	r7, #16
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}

080063c8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	2b21      	cmp	r3, #33	@ 0x21
 80063da:	d13e      	bne.n	800645a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063e4:	d114      	bne.n	8006410 <UART_Transmit_IT+0x48>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d110      	bne.n	8006410 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a1b      	ldr	r3, [r3, #32]
 80063f2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	881b      	ldrh	r3, [r3, #0]
 80063f8:	461a      	mov	r2, r3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006402:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	1c9a      	adds	r2, r3, #2
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	621a      	str	r2, [r3, #32]
 800640e:	e008      	b.n	8006422 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a1b      	ldr	r3, [r3, #32]
 8006414:	1c59      	adds	r1, r3, #1
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	6211      	str	r1, [r2, #32]
 800641a:	781a      	ldrb	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006426:	b29b      	uxth	r3, r3
 8006428:	3b01      	subs	r3, #1
 800642a:	b29b      	uxth	r3, r3
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	4619      	mov	r1, r3
 8006430:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10f      	bne.n	8006456 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	68da      	ldr	r2, [r3, #12]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006444:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68da      	ldr	r2, [r3, #12]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006454:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006456:	2300      	movs	r3, #0
 8006458:	e000      	b.n	800645c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800645a:	2302      	movs	r3, #2
  }
}
 800645c:	4618      	mov	r0, r3
 800645e:	3714      	adds	r7, #20
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b082      	sub	sp, #8
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68da      	ldr	r2, [r3, #12]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800647e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2220      	movs	r2, #32
 8006484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f7ff feff 	bl	800628c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800648e:	2300      	movs	r3, #0
}
 8006490:	4618      	mov	r0, r3
 8006492:	3708      	adds	r7, #8
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b08c      	sub	sp, #48	@ 0x30
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80064a0:	2300      	movs	r3, #0
 80064a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80064a4:	2300      	movs	r3, #0
 80064a6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	2b22      	cmp	r3, #34	@ 0x22
 80064b2:	f040 80aa 	bne.w	800660a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064be:	d115      	bne.n	80064ec <UART_Receive_IT+0x54>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d111      	bne.n	80064ec <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064cc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064da:	b29a      	uxth	r2, r3
 80064dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e4:	1c9a      	adds	r2, r3, #2
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80064ea:	e024      	b.n	8006536 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064fa:	d007      	beq.n	800650c <UART_Receive_IT+0x74>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d10a      	bne.n	800651a <UART_Receive_IT+0x82>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	691b      	ldr	r3, [r3, #16]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d106      	bne.n	800651a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	b2da      	uxtb	r2, r3
 8006514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006516:	701a      	strb	r2, [r3, #0]
 8006518:	e008      	b.n	800652c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	b2db      	uxtb	r3, r3
 8006522:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006526:	b2da      	uxtb	r2, r3
 8006528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800652a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006530:	1c5a      	adds	r2, r3, #1
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800653a:	b29b      	uxth	r3, r3
 800653c:	3b01      	subs	r3, #1
 800653e:	b29b      	uxth	r3, r3
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	4619      	mov	r1, r3
 8006544:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006546:	2b00      	cmp	r3, #0
 8006548:	d15d      	bne.n	8006606 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	68da      	ldr	r2, [r3, #12]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f022 0220 	bic.w	r2, r2, #32
 8006558:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68da      	ldr	r2, [r3, #12]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006568:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	695a      	ldr	r2, [r3, #20]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f022 0201 	bic.w	r2, r2, #1
 8006578:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2220      	movs	r2, #32
 800657e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800658c:	2b01      	cmp	r3, #1
 800658e:	d135      	bne.n	80065fc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	330c      	adds	r3, #12
 800659c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	e853 3f00 	ldrex	r3, [r3]
 80065a4:	613b      	str	r3, [r7, #16]
   return(result);
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	f023 0310 	bic.w	r3, r3, #16
 80065ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	330c      	adds	r3, #12
 80065b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065b6:	623a      	str	r2, [r7, #32]
 80065b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ba:	69f9      	ldr	r1, [r7, #28]
 80065bc:	6a3a      	ldr	r2, [r7, #32]
 80065be:	e841 2300 	strex	r3, r2, [r1]
 80065c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1e5      	bne.n	8006596 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 0310 	and.w	r3, r3, #16
 80065d4:	2b10      	cmp	r3, #16
 80065d6:	d10a      	bne.n	80065ee <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80065d8:	2300      	movs	r3, #0
 80065da:	60fb      	str	r3, [r7, #12]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	60fb      	str	r3, [r7, #12]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	60fb      	str	r3, [r7, #12]
 80065ec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80065f2:	4619      	mov	r1, r3
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f7ff fe67 	bl	80062c8 <HAL_UARTEx_RxEventCallback>
 80065fa:	e002      	b.n	8006602 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f7ff fe4f 	bl	80062a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006602:	2300      	movs	r3, #0
 8006604:	e002      	b.n	800660c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006606:	2300      	movs	r3, #0
 8006608:	e000      	b.n	800660c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800660a:	2302      	movs	r3, #2
  }
}
 800660c:	4618      	mov	r0, r3
 800660e:	3730      	adds	r7, #48	@ 0x30
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006614:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006618:	b0c0      	sub	sp, #256	@ 0x100
 800661a:	af00      	add	r7, sp, #0
 800661c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	691b      	ldr	r3, [r3, #16]
 8006628:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800662c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006630:	68d9      	ldr	r1, [r3, #12]
 8006632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	ea40 0301 	orr.w	r3, r0, r1
 800663c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800663e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006642:	689a      	ldr	r2, [r3, #8]
 8006644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006648:	691b      	ldr	r3, [r3, #16]
 800664a:	431a      	orrs	r2, r3
 800664c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	431a      	orrs	r2, r3
 8006654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006658:	69db      	ldr	r3, [r3, #28]
 800665a:	4313      	orrs	r3, r2
 800665c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800666c:	f021 010c 	bic.w	r1, r1, #12
 8006670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800667a:	430b      	orrs	r3, r1
 800667c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800667e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800668a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800668e:	6999      	ldr	r1, [r3, #24]
 8006690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	ea40 0301 	orr.w	r3, r0, r1
 800669a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800669c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	4b8f      	ldr	r3, [pc, #572]	@ (80068e0 <UART_SetConfig+0x2cc>)
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d005      	beq.n	80066b4 <UART_SetConfig+0xa0>
 80066a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	4b8d      	ldr	r3, [pc, #564]	@ (80068e4 <UART_SetConfig+0x2d0>)
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d104      	bne.n	80066be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066b4:	f7fe f9a4 	bl	8004a00 <HAL_RCC_GetPCLK2Freq>
 80066b8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80066bc:	e003      	b.n	80066c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066be:	f7fe f98b 	bl	80049d8 <HAL_RCC_GetPCLK1Freq>
 80066c2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ca:	69db      	ldr	r3, [r3, #28]
 80066cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066d0:	f040 810c 	bne.w	80068ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066d8:	2200      	movs	r2, #0
 80066da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80066de:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80066e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80066e6:	4622      	mov	r2, r4
 80066e8:	462b      	mov	r3, r5
 80066ea:	1891      	adds	r1, r2, r2
 80066ec:	65b9      	str	r1, [r7, #88]	@ 0x58
 80066ee:	415b      	adcs	r3, r3
 80066f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80066f6:	4621      	mov	r1, r4
 80066f8:	eb12 0801 	adds.w	r8, r2, r1
 80066fc:	4629      	mov	r1, r5
 80066fe:	eb43 0901 	adc.w	r9, r3, r1
 8006702:	f04f 0200 	mov.w	r2, #0
 8006706:	f04f 0300 	mov.w	r3, #0
 800670a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800670e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006712:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006716:	4690      	mov	r8, r2
 8006718:	4699      	mov	r9, r3
 800671a:	4623      	mov	r3, r4
 800671c:	eb18 0303 	adds.w	r3, r8, r3
 8006720:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006724:	462b      	mov	r3, r5
 8006726:	eb49 0303 	adc.w	r3, r9, r3
 800672a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800672e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800673a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800673e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006742:	460b      	mov	r3, r1
 8006744:	18db      	adds	r3, r3, r3
 8006746:	653b      	str	r3, [r7, #80]	@ 0x50
 8006748:	4613      	mov	r3, r2
 800674a:	eb42 0303 	adc.w	r3, r2, r3
 800674e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006750:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006754:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006758:	f7fa fa9e 	bl	8000c98 <__aeabi_uldivmod>
 800675c:	4602      	mov	r2, r0
 800675e:	460b      	mov	r3, r1
 8006760:	4b61      	ldr	r3, [pc, #388]	@ (80068e8 <UART_SetConfig+0x2d4>)
 8006762:	fba3 2302 	umull	r2, r3, r3, r2
 8006766:	095b      	lsrs	r3, r3, #5
 8006768:	011c      	lsls	r4, r3, #4
 800676a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800676e:	2200      	movs	r2, #0
 8006770:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006774:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006778:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800677c:	4642      	mov	r2, r8
 800677e:	464b      	mov	r3, r9
 8006780:	1891      	adds	r1, r2, r2
 8006782:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006784:	415b      	adcs	r3, r3
 8006786:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006788:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800678c:	4641      	mov	r1, r8
 800678e:	eb12 0a01 	adds.w	sl, r2, r1
 8006792:	4649      	mov	r1, r9
 8006794:	eb43 0b01 	adc.w	fp, r3, r1
 8006798:	f04f 0200 	mov.w	r2, #0
 800679c:	f04f 0300 	mov.w	r3, #0
 80067a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80067a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80067a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067ac:	4692      	mov	sl, r2
 80067ae:	469b      	mov	fp, r3
 80067b0:	4643      	mov	r3, r8
 80067b2:	eb1a 0303 	adds.w	r3, sl, r3
 80067b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80067ba:	464b      	mov	r3, r9
 80067bc:	eb4b 0303 	adc.w	r3, fp, r3
 80067c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80067c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067d0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80067d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80067d8:	460b      	mov	r3, r1
 80067da:	18db      	adds	r3, r3, r3
 80067dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80067de:	4613      	mov	r3, r2
 80067e0:	eb42 0303 	adc.w	r3, r2, r3
 80067e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80067e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80067ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80067ee:	f7fa fa53 	bl	8000c98 <__aeabi_uldivmod>
 80067f2:	4602      	mov	r2, r0
 80067f4:	460b      	mov	r3, r1
 80067f6:	4611      	mov	r1, r2
 80067f8:	4b3b      	ldr	r3, [pc, #236]	@ (80068e8 <UART_SetConfig+0x2d4>)
 80067fa:	fba3 2301 	umull	r2, r3, r3, r1
 80067fe:	095b      	lsrs	r3, r3, #5
 8006800:	2264      	movs	r2, #100	@ 0x64
 8006802:	fb02 f303 	mul.w	r3, r2, r3
 8006806:	1acb      	subs	r3, r1, r3
 8006808:	00db      	lsls	r3, r3, #3
 800680a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800680e:	4b36      	ldr	r3, [pc, #216]	@ (80068e8 <UART_SetConfig+0x2d4>)
 8006810:	fba3 2302 	umull	r2, r3, r3, r2
 8006814:	095b      	lsrs	r3, r3, #5
 8006816:	005b      	lsls	r3, r3, #1
 8006818:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800681c:	441c      	add	r4, r3
 800681e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006822:	2200      	movs	r2, #0
 8006824:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006828:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800682c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006830:	4642      	mov	r2, r8
 8006832:	464b      	mov	r3, r9
 8006834:	1891      	adds	r1, r2, r2
 8006836:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006838:	415b      	adcs	r3, r3
 800683a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800683c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006840:	4641      	mov	r1, r8
 8006842:	1851      	adds	r1, r2, r1
 8006844:	6339      	str	r1, [r7, #48]	@ 0x30
 8006846:	4649      	mov	r1, r9
 8006848:	414b      	adcs	r3, r1
 800684a:	637b      	str	r3, [r7, #52]	@ 0x34
 800684c:	f04f 0200 	mov.w	r2, #0
 8006850:	f04f 0300 	mov.w	r3, #0
 8006854:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006858:	4659      	mov	r1, fp
 800685a:	00cb      	lsls	r3, r1, #3
 800685c:	4651      	mov	r1, sl
 800685e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006862:	4651      	mov	r1, sl
 8006864:	00ca      	lsls	r2, r1, #3
 8006866:	4610      	mov	r0, r2
 8006868:	4619      	mov	r1, r3
 800686a:	4603      	mov	r3, r0
 800686c:	4642      	mov	r2, r8
 800686e:	189b      	adds	r3, r3, r2
 8006870:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006874:	464b      	mov	r3, r9
 8006876:	460a      	mov	r2, r1
 8006878:	eb42 0303 	adc.w	r3, r2, r3
 800687c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800688c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006890:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006894:	460b      	mov	r3, r1
 8006896:	18db      	adds	r3, r3, r3
 8006898:	62bb      	str	r3, [r7, #40]	@ 0x28
 800689a:	4613      	mov	r3, r2
 800689c:	eb42 0303 	adc.w	r3, r2, r3
 80068a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80068a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80068aa:	f7fa f9f5 	bl	8000c98 <__aeabi_uldivmod>
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	4b0d      	ldr	r3, [pc, #52]	@ (80068e8 <UART_SetConfig+0x2d4>)
 80068b4:	fba3 1302 	umull	r1, r3, r3, r2
 80068b8:	095b      	lsrs	r3, r3, #5
 80068ba:	2164      	movs	r1, #100	@ 0x64
 80068bc:	fb01 f303 	mul.w	r3, r1, r3
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	00db      	lsls	r3, r3, #3
 80068c4:	3332      	adds	r3, #50	@ 0x32
 80068c6:	4a08      	ldr	r2, [pc, #32]	@ (80068e8 <UART_SetConfig+0x2d4>)
 80068c8:	fba2 2303 	umull	r2, r3, r2, r3
 80068cc:	095b      	lsrs	r3, r3, #5
 80068ce:	f003 0207 	and.w	r2, r3, #7
 80068d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4422      	add	r2, r4
 80068da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80068dc:	e106      	b.n	8006aec <UART_SetConfig+0x4d8>
 80068de:	bf00      	nop
 80068e0:	40011000 	.word	0x40011000
 80068e4:	40011400 	.word	0x40011400
 80068e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068f0:	2200      	movs	r2, #0
 80068f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80068f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80068fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80068fe:	4642      	mov	r2, r8
 8006900:	464b      	mov	r3, r9
 8006902:	1891      	adds	r1, r2, r2
 8006904:	6239      	str	r1, [r7, #32]
 8006906:	415b      	adcs	r3, r3
 8006908:	627b      	str	r3, [r7, #36]	@ 0x24
 800690a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800690e:	4641      	mov	r1, r8
 8006910:	1854      	adds	r4, r2, r1
 8006912:	4649      	mov	r1, r9
 8006914:	eb43 0501 	adc.w	r5, r3, r1
 8006918:	f04f 0200 	mov.w	r2, #0
 800691c:	f04f 0300 	mov.w	r3, #0
 8006920:	00eb      	lsls	r3, r5, #3
 8006922:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006926:	00e2      	lsls	r2, r4, #3
 8006928:	4614      	mov	r4, r2
 800692a:	461d      	mov	r5, r3
 800692c:	4643      	mov	r3, r8
 800692e:	18e3      	adds	r3, r4, r3
 8006930:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006934:	464b      	mov	r3, r9
 8006936:	eb45 0303 	adc.w	r3, r5, r3
 800693a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800693e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800694a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800694e:	f04f 0200 	mov.w	r2, #0
 8006952:	f04f 0300 	mov.w	r3, #0
 8006956:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800695a:	4629      	mov	r1, r5
 800695c:	008b      	lsls	r3, r1, #2
 800695e:	4621      	mov	r1, r4
 8006960:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006964:	4621      	mov	r1, r4
 8006966:	008a      	lsls	r2, r1, #2
 8006968:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800696c:	f7fa f994 	bl	8000c98 <__aeabi_uldivmod>
 8006970:	4602      	mov	r2, r0
 8006972:	460b      	mov	r3, r1
 8006974:	4b60      	ldr	r3, [pc, #384]	@ (8006af8 <UART_SetConfig+0x4e4>)
 8006976:	fba3 2302 	umull	r2, r3, r3, r2
 800697a:	095b      	lsrs	r3, r3, #5
 800697c:	011c      	lsls	r4, r3, #4
 800697e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006982:	2200      	movs	r2, #0
 8006984:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006988:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800698c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006990:	4642      	mov	r2, r8
 8006992:	464b      	mov	r3, r9
 8006994:	1891      	adds	r1, r2, r2
 8006996:	61b9      	str	r1, [r7, #24]
 8006998:	415b      	adcs	r3, r3
 800699a:	61fb      	str	r3, [r7, #28]
 800699c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069a0:	4641      	mov	r1, r8
 80069a2:	1851      	adds	r1, r2, r1
 80069a4:	6139      	str	r1, [r7, #16]
 80069a6:	4649      	mov	r1, r9
 80069a8:	414b      	adcs	r3, r1
 80069aa:	617b      	str	r3, [r7, #20]
 80069ac:	f04f 0200 	mov.w	r2, #0
 80069b0:	f04f 0300 	mov.w	r3, #0
 80069b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069b8:	4659      	mov	r1, fp
 80069ba:	00cb      	lsls	r3, r1, #3
 80069bc:	4651      	mov	r1, sl
 80069be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069c2:	4651      	mov	r1, sl
 80069c4:	00ca      	lsls	r2, r1, #3
 80069c6:	4610      	mov	r0, r2
 80069c8:	4619      	mov	r1, r3
 80069ca:	4603      	mov	r3, r0
 80069cc:	4642      	mov	r2, r8
 80069ce:	189b      	adds	r3, r3, r2
 80069d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80069d4:	464b      	mov	r3, r9
 80069d6:	460a      	mov	r2, r1
 80069d8:	eb42 0303 	adc.w	r3, r2, r3
 80069dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80069e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80069ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80069ec:	f04f 0200 	mov.w	r2, #0
 80069f0:	f04f 0300 	mov.w	r3, #0
 80069f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80069f8:	4649      	mov	r1, r9
 80069fa:	008b      	lsls	r3, r1, #2
 80069fc:	4641      	mov	r1, r8
 80069fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a02:	4641      	mov	r1, r8
 8006a04:	008a      	lsls	r2, r1, #2
 8006a06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006a0a:	f7fa f945 	bl	8000c98 <__aeabi_uldivmod>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	460b      	mov	r3, r1
 8006a12:	4611      	mov	r1, r2
 8006a14:	4b38      	ldr	r3, [pc, #224]	@ (8006af8 <UART_SetConfig+0x4e4>)
 8006a16:	fba3 2301 	umull	r2, r3, r3, r1
 8006a1a:	095b      	lsrs	r3, r3, #5
 8006a1c:	2264      	movs	r2, #100	@ 0x64
 8006a1e:	fb02 f303 	mul.w	r3, r2, r3
 8006a22:	1acb      	subs	r3, r1, r3
 8006a24:	011b      	lsls	r3, r3, #4
 8006a26:	3332      	adds	r3, #50	@ 0x32
 8006a28:	4a33      	ldr	r2, [pc, #204]	@ (8006af8 <UART_SetConfig+0x4e4>)
 8006a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a2e:	095b      	lsrs	r3, r3, #5
 8006a30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a34:	441c      	add	r4, r3
 8006a36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a3e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006a40:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006a44:	4642      	mov	r2, r8
 8006a46:	464b      	mov	r3, r9
 8006a48:	1891      	adds	r1, r2, r2
 8006a4a:	60b9      	str	r1, [r7, #8]
 8006a4c:	415b      	adcs	r3, r3
 8006a4e:	60fb      	str	r3, [r7, #12]
 8006a50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a54:	4641      	mov	r1, r8
 8006a56:	1851      	adds	r1, r2, r1
 8006a58:	6039      	str	r1, [r7, #0]
 8006a5a:	4649      	mov	r1, r9
 8006a5c:	414b      	adcs	r3, r1
 8006a5e:	607b      	str	r3, [r7, #4]
 8006a60:	f04f 0200 	mov.w	r2, #0
 8006a64:	f04f 0300 	mov.w	r3, #0
 8006a68:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a6c:	4659      	mov	r1, fp
 8006a6e:	00cb      	lsls	r3, r1, #3
 8006a70:	4651      	mov	r1, sl
 8006a72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a76:	4651      	mov	r1, sl
 8006a78:	00ca      	lsls	r2, r1, #3
 8006a7a:	4610      	mov	r0, r2
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	4603      	mov	r3, r0
 8006a80:	4642      	mov	r2, r8
 8006a82:	189b      	adds	r3, r3, r2
 8006a84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a86:	464b      	mov	r3, r9
 8006a88:	460a      	mov	r2, r1
 8006a8a:	eb42 0303 	adc.w	r3, r2, r3
 8006a8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a9a:	667a      	str	r2, [r7, #100]	@ 0x64
 8006a9c:	f04f 0200 	mov.w	r2, #0
 8006aa0:	f04f 0300 	mov.w	r3, #0
 8006aa4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006aa8:	4649      	mov	r1, r9
 8006aaa:	008b      	lsls	r3, r1, #2
 8006aac:	4641      	mov	r1, r8
 8006aae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ab2:	4641      	mov	r1, r8
 8006ab4:	008a      	lsls	r2, r1, #2
 8006ab6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006aba:	f7fa f8ed 	bl	8000c98 <__aeabi_uldivmod>
 8006abe:	4602      	mov	r2, r0
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8006af8 <UART_SetConfig+0x4e4>)
 8006ac4:	fba3 1302 	umull	r1, r3, r3, r2
 8006ac8:	095b      	lsrs	r3, r3, #5
 8006aca:	2164      	movs	r1, #100	@ 0x64
 8006acc:	fb01 f303 	mul.w	r3, r1, r3
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	011b      	lsls	r3, r3, #4
 8006ad4:	3332      	adds	r3, #50	@ 0x32
 8006ad6:	4a08      	ldr	r2, [pc, #32]	@ (8006af8 <UART_SetConfig+0x4e4>)
 8006ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8006adc:	095b      	lsrs	r3, r3, #5
 8006ade:	f003 020f 	and.w	r2, r3, #15
 8006ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4422      	add	r2, r4
 8006aea:	609a      	str	r2, [r3, #8]
}
 8006aec:	bf00      	nop
 8006aee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006af2:	46bd      	mov	sp, r7
 8006af4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006af8:	51eb851f 	.word	0x51eb851f

08006afc <__cvt>:
 8006afc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b00:	ec57 6b10 	vmov	r6, r7, d0
 8006b04:	2f00      	cmp	r7, #0
 8006b06:	460c      	mov	r4, r1
 8006b08:	4619      	mov	r1, r3
 8006b0a:	463b      	mov	r3, r7
 8006b0c:	bfbb      	ittet	lt
 8006b0e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006b12:	461f      	movlt	r7, r3
 8006b14:	2300      	movge	r3, #0
 8006b16:	232d      	movlt	r3, #45	@ 0x2d
 8006b18:	700b      	strb	r3, [r1, #0]
 8006b1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b1c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006b20:	4691      	mov	r9, r2
 8006b22:	f023 0820 	bic.w	r8, r3, #32
 8006b26:	bfbc      	itt	lt
 8006b28:	4632      	movlt	r2, r6
 8006b2a:	4616      	movlt	r6, r2
 8006b2c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b30:	d005      	beq.n	8006b3e <__cvt+0x42>
 8006b32:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006b36:	d100      	bne.n	8006b3a <__cvt+0x3e>
 8006b38:	3401      	adds	r4, #1
 8006b3a:	2102      	movs	r1, #2
 8006b3c:	e000      	b.n	8006b40 <__cvt+0x44>
 8006b3e:	2103      	movs	r1, #3
 8006b40:	ab03      	add	r3, sp, #12
 8006b42:	9301      	str	r3, [sp, #4]
 8006b44:	ab02      	add	r3, sp, #8
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	ec47 6b10 	vmov	d0, r6, r7
 8006b4c:	4653      	mov	r3, sl
 8006b4e:	4622      	mov	r2, r4
 8006b50:	f001 f86e 	bl	8007c30 <_dtoa_r>
 8006b54:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006b58:	4605      	mov	r5, r0
 8006b5a:	d119      	bne.n	8006b90 <__cvt+0x94>
 8006b5c:	f019 0f01 	tst.w	r9, #1
 8006b60:	d00e      	beq.n	8006b80 <__cvt+0x84>
 8006b62:	eb00 0904 	add.w	r9, r0, r4
 8006b66:	2200      	movs	r2, #0
 8006b68:	2300      	movs	r3, #0
 8006b6a:	4630      	mov	r0, r6
 8006b6c:	4639      	mov	r1, r7
 8006b6e:	f7f9 ffb3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b72:	b108      	cbz	r0, 8006b78 <__cvt+0x7c>
 8006b74:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b78:	2230      	movs	r2, #48	@ 0x30
 8006b7a:	9b03      	ldr	r3, [sp, #12]
 8006b7c:	454b      	cmp	r3, r9
 8006b7e:	d31e      	bcc.n	8006bbe <__cvt+0xc2>
 8006b80:	9b03      	ldr	r3, [sp, #12]
 8006b82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b84:	1b5b      	subs	r3, r3, r5
 8006b86:	4628      	mov	r0, r5
 8006b88:	6013      	str	r3, [r2, #0]
 8006b8a:	b004      	add	sp, #16
 8006b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b94:	eb00 0904 	add.w	r9, r0, r4
 8006b98:	d1e5      	bne.n	8006b66 <__cvt+0x6a>
 8006b9a:	7803      	ldrb	r3, [r0, #0]
 8006b9c:	2b30      	cmp	r3, #48	@ 0x30
 8006b9e:	d10a      	bne.n	8006bb6 <__cvt+0xba>
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	4630      	mov	r0, r6
 8006ba6:	4639      	mov	r1, r7
 8006ba8:	f7f9 ff96 	bl	8000ad8 <__aeabi_dcmpeq>
 8006bac:	b918      	cbnz	r0, 8006bb6 <__cvt+0xba>
 8006bae:	f1c4 0401 	rsb	r4, r4, #1
 8006bb2:	f8ca 4000 	str.w	r4, [sl]
 8006bb6:	f8da 3000 	ldr.w	r3, [sl]
 8006bba:	4499      	add	r9, r3
 8006bbc:	e7d3      	b.n	8006b66 <__cvt+0x6a>
 8006bbe:	1c59      	adds	r1, r3, #1
 8006bc0:	9103      	str	r1, [sp, #12]
 8006bc2:	701a      	strb	r2, [r3, #0]
 8006bc4:	e7d9      	b.n	8006b7a <__cvt+0x7e>

08006bc6 <__exponent>:
 8006bc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bc8:	2900      	cmp	r1, #0
 8006bca:	bfba      	itte	lt
 8006bcc:	4249      	neglt	r1, r1
 8006bce:	232d      	movlt	r3, #45	@ 0x2d
 8006bd0:	232b      	movge	r3, #43	@ 0x2b
 8006bd2:	2909      	cmp	r1, #9
 8006bd4:	7002      	strb	r2, [r0, #0]
 8006bd6:	7043      	strb	r3, [r0, #1]
 8006bd8:	dd29      	ble.n	8006c2e <__exponent+0x68>
 8006bda:	f10d 0307 	add.w	r3, sp, #7
 8006bde:	461d      	mov	r5, r3
 8006be0:	270a      	movs	r7, #10
 8006be2:	461a      	mov	r2, r3
 8006be4:	fbb1 f6f7 	udiv	r6, r1, r7
 8006be8:	fb07 1416 	mls	r4, r7, r6, r1
 8006bec:	3430      	adds	r4, #48	@ 0x30
 8006bee:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006bf2:	460c      	mov	r4, r1
 8006bf4:	2c63      	cmp	r4, #99	@ 0x63
 8006bf6:	f103 33ff 	add.w	r3, r3, #4294967295
 8006bfa:	4631      	mov	r1, r6
 8006bfc:	dcf1      	bgt.n	8006be2 <__exponent+0x1c>
 8006bfe:	3130      	adds	r1, #48	@ 0x30
 8006c00:	1e94      	subs	r4, r2, #2
 8006c02:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006c06:	1c41      	adds	r1, r0, #1
 8006c08:	4623      	mov	r3, r4
 8006c0a:	42ab      	cmp	r3, r5
 8006c0c:	d30a      	bcc.n	8006c24 <__exponent+0x5e>
 8006c0e:	f10d 0309 	add.w	r3, sp, #9
 8006c12:	1a9b      	subs	r3, r3, r2
 8006c14:	42ac      	cmp	r4, r5
 8006c16:	bf88      	it	hi
 8006c18:	2300      	movhi	r3, #0
 8006c1a:	3302      	adds	r3, #2
 8006c1c:	4403      	add	r3, r0
 8006c1e:	1a18      	subs	r0, r3, r0
 8006c20:	b003      	add	sp, #12
 8006c22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c24:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006c28:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006c2c:	e7ed      	b.n	8006c0a <__exponent+0x44>
 8006c2e:	2330      	movs	r3, #48	@ 0x30
 8006c30:	3130      	adds	r1, #48	@ 0x30
 8006c32:	7083      	strb	r3, [r0, #2]
 8006c34:	70c1      	strb	r1, [r0, #3]
 8006c36:	1d03      	adds	r3, r0, #4
 8006c38:	e7f1      	b.n	8006c1e <__exponent+0x58>
	...

08006c3c <_printf_float>:
 8006c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c40:	b08d      	sub	sp, #52	@ 0x34
 8006c42:	460c      	mov	r4, r1
 8006c44:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006c48:	4616      	mov	r6, r2
 8006c4a:	461f      	mov	r7, r3
 8006c4c:	4605      	mov	r5, r0
 8006c4e:	f000 fee9 	bl	8007a24 <_localeconv_r>
 8006c52:	6803      	ldr	r3, [r0, #0]
 8006c54:	9304      	str	r3, [sp, #16]
 8006c56:	4618      	mov	r0, r3
 8006c58:	f7f9 fb12 	bl	8000280 <strlen>
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c60:	f8d8 3000 	ldr.w	r3, [r8]
 8006c64:	9005      	str	r0, [sp, #20]
 8006c66:	3307      	adds	r3, #7
 8006c68:	f023 0307 	bic.w	r3, r3, #7
 8006c6c:	f103 0208 	add.w	r2, r3, #8
 8006c70:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006c74:	f8d4 b000 	ldr.w	fp, [r4]
 8006c78:	f8c8 2000 	str.w	r2, [r8]
 8006c7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c80:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006c84:	9307      	str	r3, [sp, #28]
 8006c86:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c8a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006c8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c92:	4b9c      	ldr	r3, [pc, #624]	@ (8006f04 <_printf_float+0x2c8>)
 8006c94:	f04f 32ff 	mov.w	r2, #4294967295
 8006c98:	f7f9 ff50 	bl	8000b3c <__aeabi_dcmpun>
 8006c9c:	bb70      	cbnz	r0, 8006cfc <_printf_float+0xc0>
 8006c9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ca2:	4b98      	ldr	r3, [pc, #608]	@ (8006f04 <_printf_float+0x2c8>)
 8006ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ca8:	f7f9 ff2a 	bl	8000b00 <__aeabi_dcmple>
 8006cac:	bb30      	cbnz	r0, 8006cfc <_printf_float+0xc0>
 8006cae:	2200      	movs	r2, #0
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	4640      	mov	r0, r8
 8006cb4:	4649      	mov	r1, r9
 8006cb6:	f7f9 ff19 	bl	8000aec <__aeabi_dcmplt>
 8006cba:	b110      	cbz	r0, 8006cc2 <_printf_float+0x86>
 8006cbc:	232d      	movs	r3, #45	@ 0x2d
 8006cbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cc2:	4a91      	ldr	r2, [pc, #580]	@ (8006f08 <_printf_float+0x2cc>)
 8006cc4:	4b91      	ldr	r3, [pc, #580]	@ (8006f0c <_printf_float+0x2d0>)
 8006cc6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006cca:	bf8c      	ite	hi
 8006ccc:	4690      	movhi	r8, r2
 8006cce:	4698      	movls	r8, r3
 8006cd0:	2303      	movs	r3, #3
 8006cd2:	6123      	str	r3, [r4, #16]
 8006cd4:	f02b 0304 	bic.w	r3, fp, #4
 8006cd8:	6023      	str	r3, [r4, #0]
 8006cda:	f04f 0900 	mov.w	r9, #0
 8006cde:	9700      	str	r7, [sp, #0]
 8006ce0:	4633      	mov	r3, r6
 8006ce2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006ce4:	4621      	mov	r1, r4
 8006ce6:	4628      	mov	r0, r5
 8006ce8:	f000 f9d2 	bl	8007090 <_printf_common>
 8006cec:	3001      	adds	r0, #1
 8006cee:	f040 808d 	bne.w	8006e0c <_printf_float+0x1d0>
 8006cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf6:	b00d      	add	sp, #52	@ 0x34
 8006cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cfc:	4642      	mov	r2, r8
 8006cfe:	464b      	mov	r3, r9
 8006d00:	4640      	mov	r0, r8
 8006d02:	4649      	mov	r1, r9
 8006d04:	f7f9 ff1a 	bl	8000b3c <__aeabi_dcmpun>
 8006d08:	b140      	cbz	r0, 8006d1c <_printf_float+0xe0>
 8006d0a:	464b      	mov	r3, r9
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	bfbc      	itt	lt
 8006d10:	232d      	movlt	r3, #45	@ 0x2d
 8006d12:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006d16:	4a7e      	ldr	r2, [pc, #504]	@ (8006f10 <_printf_float+0x2d4>)
 8006d18:	4b7e      	ldr	r3, [pc, #504]	@ (8006f14 <_printf_float+0x2d8>)
 8006d1a:	e7d4      	b.n	8006cc6 <_printf_float+0x8a>
 8006d1c:	6863      	ldr	r3, [r4, #4]
 8006d1e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006d22:	9206      	str	r2, [sp, #24]
 8006d24:	1c5a      	adds	r2, r3, #1
 8006d26:	d13b      	bne.n	8006da0 <_printf_float+0x164>
 8006d28:	2306      	movs	r3, #6
 8006d2a:	6063      	str	r3, [r4, #4]
 8006d2c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006d30:	2300      	movs	r3, #0
 8006d32:	6022      	str	r2, [r4, #0]
 8006d34:	9303      	str	r3, [sp, #12]
 8006d36:	ab0a      	add	r3, sp, #40	@ 0x28
 8006d38:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006d3c:	ab09      	add	r3, sp, #36	@ 0x24
 8006d3e:	9300      	str	r3, [sp, #0]
 8006d40:	6861      	ldr	r1, [r4, #4]
 8006d42:	ec49 8b10 	vmov	d0, r8, r9
 8006d46:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006d4a:	4628      	mov	r0, r5
 8006d4c:	f7ff fed6 	bl	8006afc <__cvt>
 8006d50:	9b06      	ldr	r3, [sp, #24]
 8006d52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d54:	2b47      	cmp	r3, #71	@ 0x47
 8006d56:	4680      	mov	r8, r0
 8006d58:	d129      	bne.n	8006dae <_printf_float+0x172>
 8006d5a:	1cc8      	adds	r0, r1, #3
 8006d5c:	db02      	blt.n	8006d64 <_printf_float+0x128>
 8006d5e:	6863      	ldr	r3, [r4, #4]
 8006d60:	4299      	cmp	r1, r3
 8006d62:	dd41      	ble.n	8006de8 <_printf_float+0x1ac>
 8006d64:	f1aa 0a02 	sub.w	sl, sl, #2
 8006d68:	fa5f fa8a 	uxtb.w	sl, sl
 8006d6c:	3901      	subs	r1, #1
 8006d6e:	4652      	mov	r2, sl
 8006d70:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006d74:	9109      	str	r1, [sp, #36]	@ 0x24
 8006d76:	f7ff ff26 	bl	8006bc6 <__exponent>
 8006d7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d7c:	1813      	adds	r3, r2, r0
 8006d7e:	2a01      	cmp	r2, #1
 8006d80:	4681      	mov	r9, r0
 8006d82:	6123      	str	r3, [r4, #16]
 8006d84:	dc02      	bgt.n	8006d8c <_printf_float+0x150>
 8006d86:	6822      	ldr	r2, [r4, #0]
 8006d88:	07d2      	lsls	r2, r2, #31
 8006d8a:	d501      	bpl.n	8006d90 <_printf_float+0x154>
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	6123      	str	r3, [r4, #16]
 8006d90:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d0a2      	beq.n	8006cde <_printf_float+0xa2>
 8006d98:	232d      	movs	r3, #45	@ 0x2d
 8006d9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d9e:	e79e      	b.n	8006cde <_printf_float+0xa2>
 8006da0:	9a06      	ldr	r2, [sp, #24]
 8006da2:	2a47      	cmp	r2, #71	@ 0x47
 8006da4:	d1c2      	bne.n	8006d2c <_printf_float+0xf0>
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1c0      	bne.n	8006d2c <_printf_float+0xf0>
 8006daa:	2301      	movs	r3, #1
 8006dac:	e7bd      	b.n	8006d2a <_printf_float+0xee>
 8006dae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006db2:	d9db      	bls.n	8006d6c <_printf_float+0x130>
 8006db4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006db8:	d118      	bne.n	8006dec <_printf_float+0x1b0>
 8006dba:	2900      	cmp	r1, #0
 8006dbc:	6863      	ldr	r3, [r4, #4]
 8006dbe:	dd0b      	ble.n	8006dd8 <_printf_float+0x19c>
 8006dc0:	6121      	str	r1, [r4, #16]
 8006dc2:	b913      	cbnz	r3, 8006dca <_printf_float+0x18e>
 8006dc4:	6822      	ldr	r2, [r4, #0]
 8006dc6:	07d0      	lsls	r0, r2, #31
 8006dc8:	d502      	bpl.n	8006dd0 <_printf_float+0x194>
 8006dca:	3301      	adds	r3, #1
 8006dcc:	440b      	add	r3, r1
 8006dce:	6123      	str	r3, [r4, #16]
 8006dd0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006dd2:	f04f 0900 	mov.w	r9, #0
 8006dd6:	e7db      	b.n	8006d90 <_printf_float+0x154>
 8006dd8:	b913      	cbnz	r3, 8006de0 <_printf_float+0x1a4>
 8006dda:	6822      	ldr	r2, [r4, #0]
 8006ddc:	07d2      	lsls	r2, r2, #31
 8006dde:	d501      	bpl.n	8006de4 <_printf_float+0x1a8>
 8006de0:	3302      	adds	r3, #2
 8006de2:	e7f4      	b.n	8006dce <_printf_float+0x192>
 8006de4:	2301      	movs	r3, #1
 8006de6:	e7f2      	b.n	8006dce <_printf_float+0x192>
 8006de8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006dec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dee:	4299      	cmp	r1, r3
 8006df0:	db05      	blt.n	8006dfe <_printf_float+0x1c2>
 8006df2:	6823      	ldr	r3, [r4, #0]
 8006df4:	6121      	str	r1, [r4, #16]
 8006df6:	07d8      	lsls	r0, r3, #31
 8006df8:	d5ea      	bpl.n	8006dd0 <_printf_float+0x194>
 8006dfa:	1c4b      	adds	r3, r1, #1
 8006dfc:	e7e7      	b.n	8006dce <_printf_float+0x192>
 8006dfe:	2900      	cmp	r1, #0
 8006e00:	bfd4      	ite	le
 8006e02:	f1c1 0202 	rsble	r2, r1, #2
 8006e06:	2201      	movgt	r2, #1
 8006e08:	4413      	add	r3, r2
 8006e0a:	e7e0      	b.n	8006dce <_printf_float+0x192>
 8006e0c:	6823      	ldr	r3, [r4, #0]
 8006e0e:	055a      	lsls	r2, r3, #21
 8006e10:	d407      	bmi.n	8006e22 <_printf_float+0x1e6>
 8006e12:	6923      	ldr	r3, [r4, #16]
 8006e14:	4642      	mov	r2, r8
 8006e16:	4631      	mov	r1, r6
 8006e18:	4628      	mov	r0, r5
 8006e1a:	47b8      	blx	r7
 8006e1c:	3001      	adds	r0, #1
 8006e1e:	d12b      	bne.n	8006e78 <_printf_float+0x23c>
 8006e20:	e767      	b.n	8006cf2 <_printf_float+0xb6>
 8006e22:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e26:	f240 80dd 	bls.w	8006fe4 <_printf_float+0x3a8>
 8006e2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e2e:	2200      	movs	r2, #0
 8006e30:	2300      	movs	r3, #0
 8006e32:	f7f9 fe51 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e36:	2800      	cmp	r0, #0
 8006e38:	d033      	beq.n	8006ea2 <_printf_float+0x266>
 8006e3a:	4a37      	ldr	r2, [pc, #220]	@ (8006f18 <_printf_float+0x2dc>)
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	4631      	mov	r1, r6
 8006e40:	4628      	mov	r0, r5
 8006e42:	47b8      	blx	r7
 8006e44:	3001      	adds	r0, #1
 8006e46:	f43f af54 	beq.w	8006cf2 <_printf_float+0xb6>
 8006e4a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006e4e:	4543      	cmp	r3, r8
 8006e50:	db02      	blt.n	8006e58 <_printf_float+0x21c>
 8006e52:	6823      	ldr	r3, [r4, #0]
 8006e54:	07d8      	lsls	r0, r3, #31
 8006e56:	d50f      	bpl.n	8006e78 <_printf_float+0x23c>
 8006e58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e5c:	4631      	mov	r1, r6
 8006e5e:	4628      	mov	r0, r5
 8006e60:	47b8      	blx	r7
 8006e62:	3001      	adds	r0, #1
 8006e64:	f43f af45 	beq.w	8006cf2 <_printf_float+0xb6>
 8006e68:	f04f 0900 	mov.w	r9, #0
 8006e6c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e70:	f104 0a1a 	add.w	sl, r4, #26
 8006e74:	45c8      	cmp	r8, r9
 8006e76:	dc09      	bgt.n	8006e8c <_printf_float+0x250>
 8006e78:	6823      	ldr	r3, [r4, #0]
 8006e7a:	079b      	lsls	r3, r3, #30
 8006e7c:	f100 8103 	bmi.w	8007086 <_printf_float+0x44a>
 8006e80:	68e0      	ldr	r0, [r4, #12]
 8006e82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e84:	4298      	cmp	r0, r3
 8006e86:	bfb8      	it	lt
 8006e88:	4618      	movlt	r0, r3
 8006e8a:	e734      	b.n	8006cf6 <_printf_float+0xba>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	4652      	mov	r2, sl
 8006e90:	4631      	mov	r1, r6
 8006e92:	4628      	mov	r0, r5
 8006e94:	47b8      	blx	r7
 8006e96:	3001      	adds	r0, #1
 8006e98:	f43f af2b 	beq.w	8006cf2 <_printf_float+0xb6>
 8006e9c:	f109 0901 	add.w	r9, r9, #1
 8006ea0:	e7e8      	b.n	8006e74 <_printf_float+0x238>
 8006ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	dc39      	bgt.n	8006f1c <_printf_float+0x2e0>
 8006ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8006f18 <_printf_float+0x2dc>)
 8006eaa:	2301      	movs	r3, #1
 8006eac:	4631      	mov	r1, r6
 8006eae:	4628      	mov	r0, r5
 8006eb0:	47b8      	blx	r7
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	f43f af1d 	beq.w	8006cf2 <_printf_float+0xb6>
 8006eb8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006ebc:	ea59 0303 	orrs.w	r3, r9, r3
 8006ec0:	d102      	bne.n	8006ec8 <_printf_float+0x28c>
 8006ec2:	6823      	ldr	r3, [r4, #0]
 8006ec4:	07d9      	lsls	r1, r3, #31
 8006ec6:	d5d7      	bpl.n	8006e78 <_printf_float+0x23c>
 8006ec8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ecc:	4631      	mov	r1, r6
 8006ece:	4628      	mov	r0, r5
 8006ed0:	47b8      	blx	r7
 8006ed2:	3001      	adds	r0, #1
 8006ed4:	f43f af0d 	beq.w	8006cf2 <_printf_float+0xb6>
 8006ed8:	f04f 0a00 	mov.w	sl, #0
 8006edc:	f104 0b1a 	add.w	fp, r4, #26
 8006ee0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ee2:	425b      	negs	r3, r3
 8006ee4:	4553      	cmp	r3, sl
 8006ee6:	dc01      	bgt.n	8006eec <_printf_float+0x2b0>
 8006ee8:	464b      	mov	r3, r9
 8006eea:	e793      	b.n	8006e14 <_printf_float+0x1d8>
 8006eec:	2301      	movs	r3, #1
 8006eee:	465a      	mov	r2, fp
 8006ef0:	4631      	mov	r1, r6
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	47b8      	blx	r7
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	f43f aefb 	beq.w	8006cf2 <_printf_float+0xb6>
 8006efc:	f10a 0a01 	add.w	sl, sl, #1
 8006f00:	e7ee      	b.n	8006ee0 <_printf_float+0x2a4>
 8006f02:	bf00      	nop
 8006f04:	7fefffff 	.word	0x7fefffff
 8006f08:	0800b284 	.word	0x0800b284
 8006f0c:	0800b280 	.word	0x0800b280
 8006f10:	0800b28c 	.word	0x0800b28c
 8006f14:	0800b288 	.word	0x0800b288
 8006f18:	0800b290 	.word	0x0800b290
 8006f1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f1e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006f22:	4553      	cmp	r3, sl
 8006f24:	bfa8      	it	ge
 8006f26:	4653      	movge	r3, sl
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	4699      	mov	r9, r3
 8006f2c:	dc36      	bgt.n	8006f9c <_printf_float+0x360>
 8006f2e:	f04f 0b00 	mov.w	fp, #0
 8006f32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f36:	f104 021a 	add.w	r2, r4, #26
 8006f3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f3c:	9306      	str	r3, [sp, #24]
 8006f3e:	eba3 0309 	sub.w	r3, r3, r9
 8006f42:	455b      	cmp	r3, fp
 8006f44:	dc31      	bgt.n	8006faa <_printf_float+0x36e>
 8006f46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f48:	459a      	cmp	sl, r3
 8006f4a:	dc3a      	bgt.n	8006fc2 <_printf_float+0x386>
 8006f4c:	6823      	ldr	r3, [r4, #0]
 8006f4e:	07da      	lsls	r2, r3, #31
 8006f50:	d437      	bmi.n	8006fc2 <_printf_float+0x386>
 8006f52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f54:	ebaa 0903 	sub.w	r9, sl, r3
 8006f58:	9b06      	ldr	r3, [sp, #24]
 8006f5a:	ebaa 0303 	sub.w	r3, sl, r3
 8006f5e:	4599      	cmp	r9, r3
 8006f60:	bfa8      	it	ge
 8006f62:	4699      	movge	r9, r3
 8006f64:	f1b9 0f00 	cmp.w	r9, #0
 8006f68:	dc33      	bgt.n	8006fd2 <_printf_float+0x396>
 8006f6a:	f04f 0800 	mov.w	r8, #0
 8006f6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f72:	f104 0b1a 	add.w	fp, r4, #26
 8006f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f78:	ebaa 0303 	sub.w	r3, sl, r3
 8006f7c:	eba3 0309 	sub.w	r3, r3, r9
 8006f80:	4543      	cmp	r3, r8
 8006f82:	f77f af79 	ble.w	8006e78 <_printf_float+0x23c>
 8006f86:	2301      	movs	r3, #1
 8006f88:	465a      	mov	r2, fp
 8006f8a:	4631      	mov	r1, r6
 8006f8c:	4628      	mov	r0, r5
 8006f8e:	47b8      	blx	r7
 8006f90:	3001      	adds	r0, #1
 8006f92:	f43f aeae 	beq.w	8006cf2 <_printf_float+0xb6>
 8006f96:	f108 0801 	add.w	r8, r8, #1
 8006f9a:	e7ec      	b.n	8006f76 <_printf_float+0x33a>
 8006f9c:	4642      	mov	r2, r8
 8006f9e:	4631      	mov	r1, r6
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	47b8      	blx	r7
 8006fa4:	3001      	adds	r0, #1
 8006fa6:	d1c2      	bne.n	8006f2e <_printf_float+0x2f2>
 8006fa8:	e6a3      	b.n	8006cf2 <_printf_float+0xb6>
 8006faa:	2301      	movs	r3, #1
 8006fac:	4631      	mov	r1, r6
 8006fae:	4628      	mov	r0, r5
 8006fb0:	9206      	str	r2, [sp, #24]
 8006fb2:	47b8      	blx	r7
 8006fb4:	3001      	adds	r0, #1
 8006fb6:	f43f ae9c 	beq.w	8006cf2 <_printf_float+0xb6>
 8006fba:	9a06      	ldr	r2, [sp, #24]
 8006fbc:	f10b 0b01 	add.w	fp, fp, #1
 8006fc0:	e7bb      	b.n	8006f3a <_printf_float+0x2fe>
 8006fc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fc6:	4631      	mov	r1, r6
 8006fc8:	4628      	mov	r0, r5
 8006fca:	47b8      	blx	r7
 8006fcc:	3001      	adds	r0, #1
 8006fce:	d1c0      	bne.n	8006f52 <_printf_float+0x316>
 8006fd0:	e68f      	b.n	8006cf2 <_printf_float+0xb6>
 8006fd2:	9a06      	ldr	r2, [sp, #24]
 8006fd4:	464b      	mov	r3, r9
 8006fd6:	4442      	add	r2, r8
 8006fd8:	4631      	mov	r1, r6
 8006fda:	4628      	mov	r0, r5
 8006fdc:	47b8      	blx	r7
 8006fde:	3001      	adds	r0, #1
 8006fe0:	d1c3      	bne.n	8006f6a <_printf_float+0x32e>
 8006fe2:	e686      	b.n	8006cf2 <_printf_float+0xb6>
 8006fe4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006fe8:	f1ba 0f01 	cmp.w	sl, #1
 8006fec:	dc01      	bgt.n	8006ff2 <_printf_float+0x3b6>
 8006fee:	07db      	lsls	r3, r3, #31
 8006ff0:	d536      	bpl.n	8007060 <_printf_float+0x424>
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	4642      	mov	r2, r8
 8006ff6:	4631      	mov	r1, r6
 8006ff8:	4628      	mov	r0, r5
 8006ffa:	47b8      	blx	r7
 8006ffc:	3001      	adds	r0, #1
 8006ffe:	f43f ae78 	beq.w	8006cf2 <_printf_float+0xb6>
 8007002:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007006:	4631      	mov	r1, r6
 8007008:	4628      	mov	r0, r5
 800700a:	47b8      	blx	r7
 800700c:	3001      	adds	r0, #1
 800700e:	f43f ae70 	beq.w	8006cf2 <_printf_float+0xb6>
 8007012:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007016:	2200      	movs	r2, #0
 8007018:	2300      	movs	r3, #0
 800701a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800701e:	f7f9 fd5b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007022:	b9c0      	cbnz	r0, 8007056 <_printf_float+0x41a>
 8007024:	4653      	mov	r3, sl
 8007026:	f108 0201 	add.w	r2, r8, #1
 800702a:	4631      	mov	r1, r6
 800702c:	4628      	mov	r0, r5
 800702e:	47b8      	blx	r7
 8007030:	3001      	adds	r0, #1
 8007032:	d10c      	bne.n	800704e <_printf_float+0x412>
 8007034:	e65d      	b.n	8006cf2 <_printf_float+0xb6>
 8007036:	2301      	movs	r3, #1
 8007038:	465a      	mov	r2, fp
 800703a:	4631      	mov	r1, r6
 800703c:	4628      	mov	r0, r5
 800703e:	47b8      	blx	r7
 8007040:	3001      	adds	r0, #1
 8007042:	f43f ae56 	beq.w	8006cf2 <_printf_float+0xb6>
 8007046:	f108 0801 	add.w	r8, r8, #1
 800704a:	45d0      	cmp	r8, sl
 800704c:	dbf3      	blt.n	8007036 <_printf_float+0x3fa>
 800704e:	464b      	mov	r3, r9
 8007050:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007054:	e6df      	b.n	8006e16 <_printf_float+0x1da>
 8007056:	f04f 0800 	mov.w	r8, #0
 800705a:	f104 0b1a 	add.w	fp, r4, #26
 800705e:	e7f4      	b.n	800704a <_printf_float+0x40e>
 8007060:	2301      	movs	r3, #1
 8007062:	4642      	mov	r2, r8
 8007064:	e7e1      	b.n	800702a <_printf_float+0x3ee>
 8007066:	2301      	movs	r3, #1
 8007068:	464a      	mov	r2, r9
 800706a:	4631      	mov	r1, r6
 800706c:	4628      	mov	r0, r5
 800706e:	47b8      	blx	r7
 8007070:	3001      	adds	r0, #1
 8007072:	f43f ae3e 	beq.w	8006cf2 <_printf_float+0xb6>
 8007076:	f108 0801 	add.w	r8, r8, #1
 800707a:	68e3      	ldr	r3, [r4, #12]
 800707c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800707e:	1a5b      	subs	r3, r3, r1
 8007080:	4543      	cmp	r3, r8
 8007082:	dcf0      	bgt.n	8007066 <_printf_float+0x42a>
 8007084:	e6fc      	b.n	8006e80 <_printf_float+0x244>
 8007086:	f04f 0800 	mov.w	r8, #0
 800708a:	f104 0919 	add.w	r9, r4, #25
 800708e:	e7f4      	b.n	800707a <_printf_float+0x43e>

08007090 <_printf_common>:
 8007090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007094:	4616      	mov	r6, r2
 8007096:	4698      	mov	r8, r3
 8007098:	688a      	ldr	r2, [r1, #8]
 800709a:	690b      	ldr	r3, [r1, #16]
 800709c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80070a0:	4293      	cmp	r3, r2
 80070a2:	bfb8      	it	lt
 80070a4:	4613      	movlt	r3, r2
 80070a6:	6033      	str	r3, [r6, #0]
 80070a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80070ac:	4607      	mov	r7, r0
 80070ae:	460c      	mov	r4, r1
 80070b0:	b10a      	cbz	r2, 80070b6 <_printf_common+0x26>
 80070b2:	3301      	adds	r3, #1
 80070b4:	6033      	str	r3, [r6, #0]
 80070b6:	6823      	ldr	r3, [r4, #0]
 80070b8:	0699      	lsls	r1, r3, #26
 80070ba:	bf42      	ittt	mi
 80070bc:	6833      	ldrmi	r3, [r6, #0]
 80070be:	3302      	addmi	r3, #2
 80070c0:	6033      	strmi	r3, [r6, #0]
 80070c2:	6825      	ldr	r5, [r4, #0]
 80070c4:	f015 0506 	ands.w	r5, r5, #6
 80070c8:	d106      	bne.n	80070d8 <_printf_common+0x48>
 80070ca:	f104 0a19 	add.w	sl, r4, #25
 80070ce:	68e3      	ldr	r3, [r4, #12]
 80070d0:	6832      	ldr	r2, [r6, #0]
 80070d2:	1a9b      	subs	r3, r3, r2
 80070d4:	42ab      	cmp	r3, r5
 80070d6:	dc26      	bgt.n	8007126 <_printf_common+0x96>
 80070d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80070dc:	6822      	ldr	r2, [r4, #0]
 80070de:	3b00      	subs	r3, #0
 80070e0:	bf18      	it	ne
 80070e2:	2301      	movne	r3, #1
 80070e4:	0692      	lsls	r2, r2, #26
 80070e6:	d42b      	bmi.n	8007140 <_printf_common+0xb0>
 80070e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80070ec:	4641      	mov	r1, r8
 80070ee:	4638      	mov	r0, r7
 80070f0:	47c8      	blx	r9
 80070f2:	3001      	adds	r0, #1
 80070f4:	d01e      	beq.n	8007134 <_printf_common+0xa4>
 80070f6:	6823      	ldr	r3, [r4, #0]
 80070f8:	6922      	ldr	r2, [r4, #16]
 80070fa:	f003 0306 	and.w	r3, r3, #6
 80070fe:	2b04      	cmp	r3, #4
 8007100:	bf02      	ittt	eq
 8007102:	68e5      	ldreq	r5, [r4, #12]
 8007104:	6833      	ldreq	r3, [r6, #0]
 8007106:	1aed      	subeq	r5, r5, r3
 8007108:	68a3      	ldr	r3, [r4, #8]
 800710a:	bf0c      	ite	eq
 800710c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007110:	2500      	movne	r5, #0
 8007112:	4293      	cmp	r3, r2
 8007114:	bfc4      	itt	gt
 8007116:	1a9b      	subgt	r3, r3, r2
 8007118:	18ed      	addgt	r5, r5, r3
 800711a:	2600      	movs	r6, #0
 800711c:	341a      	adds	r4, #26
 800711e:	42b5      	cmp	r5, r6
 8007120:	d11a      	bne.n	8007158 <_printf_common+0xc8>
 8007122:	2000      	movs	r0, #0
 8007124:	e008      	b.n	8007138 <_printf_common+0xa8>
 8007126:	2301      	movs	r3, #1
 8007128:	4652      	mov	r2, sl
 800712a:	4641      	mov	r1, r8
 800712c:	4638      	mov	r0, r7
 800712e:	47c8      	blx	r9
 8007130:	3001      	adds	r0, #1
 8007132:	d103      	bne.n	800713c <_printf_common+0xac>
 8007134:	f04f 30ff 	mov.w	r0, #4294967295
 8007138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800713c:	3501      	adds	r5, #1
 800713e:	e7c6      	b.n	80070ce <_printf_common+0x3e>
 8007140:	18e1      	adds	r1, r4, r3
 8007142:	1c5a      	adds	r2, r3, #1
 8007144:	2030      	movs	r0, #48	@ 0x30
 8007146:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800714a:	4422      	add	r2, r4
 800714c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007150:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007154:	3302      	adds	r3, #2
 8007156:	e7c7      	b.n	80070e8 <_printf_common+0x58>
 8007158:	2301      	movs	r3, #1
 800715a:	4622      	mov	r2, r4
 800715c:	4641      	mov	r1, r8
 800715e:	4638      	mov	r0, r7
 8007160:	47c8      	blx	r9
 8007162:	3001      	adds	r0, #1
 8007164:	d0e6      	beq.n	8007134 <_printf_common+0xa4>
 8007166:	3601      	adds	r6, #1
 8007168:	e7d9      	b.n	800711e <_printf_common+0x8e>
	...

0800716c <_printf_i>:
 800716c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007170:	7e0f      	ldrb	r7, [r1, #24]
 8007172:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007174:	2f78      	cmp	r7, #120	@ 0x78
 8007176:	4691      	mov	r9, r2
 8007178:	4680      	mov	r8, r0
 800717a:	460c      	mov	r4, r1
 800717c:	469a      	mov	sl, r3
 800717e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007182:	d807      	bhi.n	8007194 <_printf_i+0x28>
 8007184:	2f62      	cmp	r7, #98	@ 0x62
 8007186:	d80a      	bhi.n	800719e <_printf_i+0x32>
 8007188:	2f00      	cmp	r7, #0
 800718a:	f000 80d1 	beq.w	8007330 <_printf_i+0x1c4>
 800718e:	2f58      	cmp	r7, #88	@ 0x58
 8007190:	f000 80b8 	beq.w	8007304 <_printf_i+0x198>
 8007194:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007198:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800719c:	e03a      	b.n	8007214 <_printf_i+0xa8>
 800719e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80071a2:	2b15      	cmp	r3, #21
 80071a4:	d8f6      	bhi.n	8007194 <_printf_i+0x28>
 80071a6:	a101      	add	r1, pc, #4	@ (adr r1, 80071ac <_printf_i+0x40>)
 80071a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071ac:	08007205 	.word	0x08007205
 80071b0:	08007219 	.word	0x08007219
 80071b4:	08007195 	.word	0x08007195
 80071b8:	08007195 	.word	0x08007195
 80071bc:	08007195 	.word	0x08007195
 80071c0:	08007195 	.word	0x08007195
 80071c4:	08007219 	.word	0x08007219
 80071c8:	08007195 	.word	0x08007195
 80071cc:	08007195 	.word	0x08007195
 80071d0:	08007195 	.word	0x08007195
 80071d4:	08007195 	.word	0x08007195
 80071d8:	08007317 	.word	0x08007317
 80071dc:	08007243 	.word	0x08007243
 80071e0:	080072d1 	.word	0x080072d1
 80071e4:	08007195 	.word	0x08007195
 80071e8:	08007195 	.word	0x08007195
 80071ec:	08007339 	.word	0x08007339
 80071f0:	08007195 	.word	0x08007195
 80071f4:	08007243 	.word	0x08007243
 80071f8:	08007195 	.word	0x08007195
 80071fc:	08007195 	.word	0x08007195
 8007200:	080072d9 	.word	0x080072d9
 8007204:	6833      	ldr	r3, [r6, #0]
 8007206:	1d1a      	adds	r2, r3, #4
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	6032      	str	r2, [r6, #0]
 800720c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007210:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007214:	2301      	movs	r3, #1
 8007216:	e09c      	b.n	8007352 <_printf_i+0x1e6>
 8007218:	6833      	ldr	r3, [r6, #0]
 800721a:	6820      	ldr	r0, [r4, #0]
 800721c:	1d19      	adds	r1, r3, #4
 800721e:	6031      	str	r1, [r6, #0]
 8007220:	0606      	lsls	r6, r0, #24
 8007222:	d501      	bpl.n	8007228 <_printf_i+0xbc>
 8007224:	681d      	ldr	r5, [r3, #0]
 8007226:	e003      	b.n	8007230 <_printf_i+0xc4>
 8007228:	0645      	lsls	r5, r0, #25
 800722a:	d5fb      	bpl.n	8007224 <_printf_i+0xb8>
 800722c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007230:	2d00      	cmp	r5, #0
 8007232:	da03      	bge.n	800723c <_printf_i+0xd0>
 8007234:	232d      	movs	r3, #45	@ 0x2d
 8007236:	426d      	negs	r5, r5
 8007238:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800723c:	4858      	ldr	r0, [pc, #352]	@ (80073a0 <_printf_i+0x234>)
 800723e:	230a      	movs	r3, #10
 8007240:	e011      	b.n	8007266 <_printf_i+0xfa>
 8007242:	6821      	ldr	r1, [r4, #0]
 8007244:	6833      	ldr	r3, [r6, #0]
 8007246:	0608      	lsls	r0, r1, #24
 8007248:	f853 5b04 	ldr.w	r5, [r3], #4
 800724c:	d402      	bmi.n	8007254 <_printf_i+0xe8>
 800724e:	0649      	lsls	r1, r1, #25
 8007250:	bf48      	it	mi
 8007252:	b2ad      	uxthmi	r5, r5
 8007254:	2f6f      	cmp	r7, #111	@ 0x6f
 8007256:	4852      	ldr	r0, [pc, #328]	@ (80073a0 <_printf_i+0x234>)
 8007258:	6033      	str	r3, [r6, #0]
 800725a:	bf14      	ite	ne
 800725c:	230a      	movne	r3, #10
 800725e:	2308      	moveq	r3, #8
 8007260:	2100      	movs	r1, #0
 8007262:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007266:	6866      	ldr	r6, [r4, #4]
 8007268:	60a6      	str	r6, [r4, #8]
 800726a:	2e00      	cmp	r6, #0
 800726c:	db05      	blt.n	800727a <_printf_i+0x10e>
 800726e:	6821      	ldr	r1, [r4, #0]
 8007270:	432e      	orrs	r6, r5
 8007272:	f021 0104 	bic.w	r1, r1, #4
 8007276:	6021      	str	r1, [r4, #0]
 8007278:	d04b      	beq.n	8007312 <_printf_i+0x1a6>
 800727a:	4616      	mov	r6, r2
 800727c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007280:	fb03 5711 	mls	r7, r3, r1, r5
 8007284:	5dc7      	ldrb	r7, [r0, r7]
 8007286:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800728a:	462f      	mov	r7, r5
 800728c:	42bb      	cmp	r3, r7
 800728e:	460d      	mov	r5, r1
 8007290:	d9f4      	bls.n	800727c <_printf_i+0x110>
 8007292:	2b08      	cmp	r3, #8
 8007294:	d10b      	bne.n	80072ae <_printf_i+0x142>
 8007296:	6823      	ldr	r3, [r4, #0]
 8007298:	07df      	lsls	r7, r3, #31
 800729a:	d508      	bpl.n	80072ae <_printf_i+0x142>
 800729c:	6923      	ldr	r3, [r4, #16]
 800729e:	6861      	ldr	r1, [r4, #4]
 80072a0:	4299      	cmp	r1, r3
 80072a2:	bfde      	ittt	le
 80072a4:	2330      	movle	r3, #48	@ 0x30
 80072a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80072aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80072ae:	1b92      	subs	r2, r2, r6
 80072b0:	6122      	str	r2, [r4, #16]
 80072b2:	f8cd a000 	str.w	sl, [sp]
 80072b6:	464b      	mov	r3, r9
 80072b8:	aa03      	add	r2, sp, #12
 80072ba:	4621      	mov	r1, r4
 80072bc:	4640      	mov	r0, r8
 80072be:	f7ff fee7 	bl	8007090 <_printf_common>
 80072c2:	3001      	adds	r0, #1
 80072c4:	d14a      	bne.n	800735c <_printf_i+0x1f0>
 80072c6:	f04f 30ff 	mov.w	r0, #4294967295
 80072ca:	b004      	add	sp, #16
 80072cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072d0:	6823      	ldr	r3, [r4, #0]
 80072d2:	f043 0320 	orr.w	r3, r3, #32
 80072d6:	6023      	str	r3, [r4, #0]
 80072d8:	4832      	ldr	r0, [pc, #200]	@ (80073a4 <_printf_i+0x238>)
 80072da:	2778      	movs	r7, #120	@ 0x78
 80072dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80072e0:	6823      	ldr	r3, [r4, #0]
 80072e2:	6831      	ldr	r1, [r6, #0]
 80072e4:	061f      	lsls	r7, r3, #24
 80072e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80072ea:	d402      	bmi.n	80072f2 <_printf_i+0x186>
 80072ec:	065f      	lsls	r7, r3, #25
 80072ee:	bf48      	it	mi
 80072f0:	b2ad      	uxthmi	r5, r5
 80072f2:	6031      	str	r1, [r6, #0]
 80072f4:	07d9      	lsls	r1, r3, #31
 80072f6:	bf44      	itt	mi
 80072f8:	f043 0320 	orrmi.w	r3, r3, #32
 80072fc:	6023      	strmi	r3, [r4, #0]
 80072fe:	b11d      	cbz	r5, 8007308 <_printf_i+0x19c>
 8007300:	2310      	movs	r3, #16
 8007302:	e7ad      	b.n	8007260 <_printf_i+0xf4>
 8007304:	4826      	ldr	r0, [pc, #152]	@ (80073a0 <_printf_i+0x234>)
 8007306:	e7e9      	b.n	80072dc <_printf_i+0x170>
 8007308:	6823      	ldr	r3, [r4, #0]
 800730a:	f023 0320 	bic.w	r3, r3, #32
 800730e:	6023      	str	r3, [r4, #0]
 8007310:	e7f6      	b.n	8007300 <_printf_i+0x194>
 8007312:	4616      	mov	r6, r2
 8007314:	e7bd      	b.n	8007292 <_printf_i+0x126>
 8007316:	6833      	ldr	r3, [r6, #0]
 8007318:	6825      	ldr	r5, [r4, #0]
 800731a:	6961      	ldr	r1, [r4, #20]
 800731c:	1d18      	adds	r0, r3, #4
 800731e:	6030      	str	r0, [r6, #0]
 8007320:	062e      	lsls	r6, r5, #24
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	d501      	bpl.n	800732a <_printf_i+0x1be>
 8007326:	6019      	str	r1, [r3, #0]
 8007328:	e002      	b.n	8007330 <_printf_i+0x1c4>
 800732a:	0668      	lsls	r0, r5, #25
 800732c:	d5fb      	bpl.n	8007326 <_printf_i+0x1ba>
 800732e:	8019      	strh	r1, [r3, #0]
 8007330:	2300      	movs	r3, #0
 8007332:	6123      	str	r3, [r4, #16]
 8007334:	4616      	mov	r6, r2
 8007336:	e7bc      	b.n	80072b2 <_printf_i+0x146>
 8007338:	6833      	ldr	r3, [r6, #0]
 800733a:	1d1a      	adds	r2, r3, #4
 800733c:	6032      	str	r2, [r6, #0]
 800733e:	681e      	ldr	r6, [r3, #0]
 8007340:	6862      	ldr	r2, [r4, #4]
 8007342:	2100      	movs	r1, #0
 8007344:	4630      	mov	r0, r6
 8007346:	f7f8 ff4b 	bl	80001e0 <memchr>
 800734a:	b108      	cbz	r0, 8007350 <_printf_i+0x1e4>
 800734c:	1b80      	subs	r0, r0, r6
 800734e:	6060      	str	r0, [r4, #4]
 8007350:	6863      	ldr	r3, [r4, #4]
 8007352:	6123      	str	r3, [r4, #16]
 8007354:	2300      	movs	r3, #0
 8007356:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800735a:	e7aa      	b.n	80072b2 <_printf_i+0x146>
 800735c:	6923      	ldr	r3, [r4, #16]
 800735e:	4632      	mov	r2, r6
 8007360:	4649      	mov	r1, r9
 8007362:	4640      	mov	r0, r8
 8007364:	47d0      	blx	sl
 8007366:	3001      	adds	r0, #1
 8007368:	d0ad      	beq.n	80072c6 <_printf_i+0x15a>
 800736a:	6823      	ldr	r3, [r4, #0]
 800736c:	079b      	lsls	r3, r3, #30
 800736e:	d413      	bmi.n	8007398 <_printf_i+0x22c>
 8007370:	68e0      	ldr	r0, [r4, #12]
 8007372:	9b03      	ldr	r3, [sp, #12]
 8007374:	4298      	cmp	r0, r3
 8007376:	bfb8      	it	lt
 8007378:	4618      	movlt	r0, r3
 800737a:	e7a6      	b.n	80072ca <_printf_i+0x15e>
 800737c:	2301      	movs	r3, #1
 800737e:	4632      	mov	r2, r6
 8007380:	4649      	mov	r1, r9
 8007382:	4640      	mov	r0, r8
 8007384:	47d0      	blx	sl
 8007386:	3001      	adds	r0, #1
 8007388:	d09d      	beq.n	80072c6 <_printf_i+0x15a>
 800738a:	3501      	adds	r5, #1
 800738c:	68e3      	ldr	r3, [r4, #12]
 800738e:	9903      	ldr	r1, [sp, #12]
 8007390:	1a5b      	subs	r3, r3, r1
 8007392:	42ab      	cmp	r3, r5
 8007394:	dcf2      	bgt.n	800737c <_printf_i+0x210>
 8007396:	e7eb      	b.n	8007370 <_printf_i+0x204>
 8007398:	2500      	movs	r5, #0
 800739a:	f104 0619 	add.w	r6, r4, #25
 800739e:	e7f5      	b.n	800738c <_printf_i+0x220>
 80073a0:	0800b292 	.word	0x0800b292
 80073a4:	0800b2a3 	.word	0x0800b2a3

080073a8 <_scanf_float>:
 80073a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ac:	b087      	sub	sp, #28
 80073ae:	4691      	mov	r9, r2
 80073b0:	9303      	str	r3, [sp, #12]
 80073b2:	688b      	ldr	r3, [r1, #8]
 80073b4:	1e5a      	subs	r2, r3, #1
 80073b6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80073ba:	bf81      	itttt	hi
 80073bc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80073c0:	eb03 0b05 	addhi.w	fp, r3, r5
 80073c4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80073c8:	608b      	strhi	r3, [r1, #8]
 80073ca:	680b      	ldr	r3, [r1, #0]
 80073cc:	460a      	mov	r2, r1
 80073ce:	f04f 0500 	mov.w	r5, #0
 80073d2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80073d6:	f842 3b1c 	str.w	r3, [r2], #28
 80073da:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80073de:	4680      	mov	r8, r0
 80073e0:	460c      	mov	r4, r1
 80073e2:	bf98      	it	ls
 80073e4:	f04f 0b00 	movls.w	fp, #0
 80073e8:	9201      	str	r2, [sp, #4]
 80073ea:	4616      	mov	r6, r2
 80073ec:	46aa      	mov	sl, r5
 80073ee:	462f      	mov	r7, r5
 80073f0:	9502      	str	r5, [sp, #8]
 80073f2:	68a2      	ldr	r2, [r4, #8]
 80073f4:	b15a      	cbz	r2, 800740e <_scanf_float+0x66>
 80073f6:	f8d9 3000 	ldr.w	r3, [r9]
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	2b4e      	cmp	r3, #78	@ 0x4e
 80073fe:	d863      	bhi.n	80074c8 <_scanf_float+0x120>
 8007400:	2b40      	cmp	r3, #64	@ 0x40
 8007402:	d83b      	bhi.n	800747c <_scanf_float+0xd4>
 8007404:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007408:	b2c8      	uxtb	r0, r1
 800740a:	280e      	cmp	r0, #14
 800740c:	d939      	bls.n	8007482 <_scanf_float+0xda>
 800740e:	b11f      	cbz	r7, 8007418 <_scanf_float+0x70>
 8007410:	6823      	ldr	r3, [r4, #0]
 8007412:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007416:	6023      	str	r3, [r4, #0]
 8007418:	f10a 3aff 	add.w	sl, sl, #4294967295
 800741c:	f1ba 0f01 	cmp.w	sl, #1
 8007420:	f200 8114 	bhi.w	800764c <_scanf_float+0x2a4>
 8007424:	9b01      	ldr	r3, [sp, #4]
 8007426:	429e      	cmp	r6, r3
 8007428:	f200 8105 	bhi.w	8007636 <_scanf_float+0x28e>
 800742c:	2001      	movs	r0, #1
 800742e:	b007      	add	sp, #28
 8007430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007434:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007438:	2a0d      	cmp	r2, #13
 800743a:	d8e8      	bhi.n	800740e <_scanf_float+0x66>
 800743c:	a101      	add	r1, pc, #4	@ (adr r1, 8007444 <_scanf_float+0x9c>)
 800743e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007442:	bf00      	nop
 8007444:	0800758d 	.word	0x0800758d
 8007448:	0800740f 	.word	0x0800740f
 800744c:	0800740f 	.word	0x0800740f
 8007450:	0800740f 	.word	0x0800740f
 8007454:	080075e9 	.word	0x080075e9
 8007458:	080075c3 	.word	0x080075c3
 800745c:	0800740f 	.word	0x0800740f
 8007460:	0800740f 	.word	0x0800740f
 8007464:	0800759b 	.word	0x0800759b
 8007468:	0800740f 	.word	0x0800740f
 800746c:	0800740f 	.word	0x0800740f
 8007470:	0800740f 	.word	0x0800740f
 8007474:	0800740f 	.word	0x0800740f
 8007478:	08007557 	.word	0x08007557
 800747c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007480:	e7da      	b.n	8007438 <_scanf_float+0x90>
 8007482:	290e      	cmp	r1, #14
 8007484:	d8c3      	bhi.n	800740e <_scanf_float+0x66>
 8007486:	a001      	add	r0, pc, #4	@ (adr r0, 800748c <_scanf_float+0xe4>)
 8007488:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800748c:	08007547 	.word	0x08007547
 8007490:	0800740f 	.word	0x0800740f
 8007494:	08007547 	.word	0x08007547
 8007498:	080075d7 	.word	0x080075d7
 800749c:	0800740f 	.word	0x0800740f
 80074a0:	080074e9 	.word	0x080074e9
 80074a4:	0800752d 	.word	0x0800752d
 80074a8:	0800752d 	.word	0x0800752d
 80074ac:	0800752d 	.word	0x0800752d
 80074b0:	0800752d 	.word	0x0800752d
 80074b4:	0800752d 	.word	0x0800752d
 80074b8:	0800752d 	.word	0x0800752d
 80074bc:	0800752d 	.word	0x0800752d
 80074c0:	0800752d 	.word	0x0800752d
 80074c4:	0800752d 	.word	0x0800752d
 80074c8:	2b6e      	cmp	r3, #110	@ 0x6e
 80074ca:	d809      	bhi.n	80074e0 <_scanf_float+0x138>
 80074cc:	2b60      	cmp	r3, #96	@ 0x60
 80074ce:	d8b1      	bhi.n	8007434 <_scanf_float+0x8c>
 80074d0:	2b54      	cmp	r3, #84	@ 0x54
 80074d2:	d07b      	beq.n	80075cc <_scanf_float+0x224>
 80074d4:	2b59      	cmp	r3, #89	@ 0x59
 80074d6:	d19a      	bne.n	800740e <_scanf_float+0x66>
 80074d8:	2d07      	cmp	r5, #7
 80074da:	d198      	bne.n	800740e <_scanf_float+0x66>
 80074dc:	2508      	movs	r5, #8
 80074de:	e02f      	b.n	8007540 <_scanf_float+0x198>
 80074e0:	2b74      	cmp	r3, #116	@ 0x74
 80074e2:	d073      	beq.n	80075cc <_scanf_float+0x224>
 80074e4:	2b79      	cmp	r3, #121	@ 0x79
 80074e6:	e7f6      	b.n	80074d6 <_scanf_float+0x12e>
 80074e8:	6821      	ldr	r1, [r4, #0]
 80074ea:	05c8      	lsls	r0, r1, #23
 80074ec:	d51e      	bpl.n	800752c <_scanf_float+0x184>
 80074ee:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80074f2:	6021      	str	r1, [r4, #0]
 80074f4:	3701      	adds	r7, #1
 80074f6:	f1bb 0f00 	cmp.w	fp, #0
 80074fa:	d003      	beq.n	8007504 <_scanf_float+0x15c>
 80074fc:	3201      	adds	r2, #1
 80074fe:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007502:	60a2      	str	r2, [r4, #8]
 8007504:	68a3      	ldr	r3, [r4, #8]
 8007506:	3b01      	subs	r3, #1
 8007508:	60a3      	str	r3, [r4, #8]
 800750a:	6923      	ldr	r3, [r4, #16]
 800750c:	3301      	adds	r3, #1
 800750e:	6123      	str	r3, [r4, #16]
 8007510:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007514:	3b01      	subs	r3, #1
 8007516:	2b00      	cmp	r3, #0
 8007518:	f8c9 3004 	str.w	r3, [r9, #4]
 800751c:	f340 8082 	ble.w	8007624 <_scanf_float+0x27c>
 8007520:	f8d9 3000 	ldr.w	r3, [r9]
 8007524:	3301      	adds	r3, #1
 8007526:	f8c9 3000 	str.w	r3, [r9]
 800752a:	e762      	b.n	80073f2 <_scanf_float+0x4a>
 800752c:	eb1a 0105 	adds.w	r1, sl, r5
 8007530:	f47f af6d 	bne.w	800740e <_scanf_float+0x66>
 8007534:	6822      	ldr	r2, [r4, #0]
 8007536:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800753a:	6022      	str	r2, [r4, #0]
 800753c:	460d      	mov	r5, r1
 800753e:	468a      	mov	sl, r1
 8007540:	f806 3b01 	strb.w	r3, [r6], #1
 8007544:	e7de      	b.n	8007504 <_scanf_float+0x15c>
 8007546:	6822      	ldr	r2, [r4, #0]
 8007548:	0610      	lsls	r0, r2, #24
 800754a:	f57f af60 	bpl.w	800740e <_scanf_float+0x66>
 800754e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007552:	6022      	str	r2, [r4, #0]
 8007554:	e7f4      	b.n	8007540 <_scanf_float+0x198>
 8007556:	f1ba 0f00 	cmp.w	sl, #0
 800755a:	d10c      	bne.n	8007576 <_scanf_float+0x1ce>
 800755c:	b977      	cbnz	r7, 800757c <_scanf_float+0x1d4>
 800755e:	6822      	ldr	r2, [r4, #0]
 8007560:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007564:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007568:	d108      	bne.n	800757c <_scanf_float+0x1d4>
 800756a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800756e:	6022      	str	r2, [r4, #0]
 8007570:	f04f 0a01 	mov.w	sl, #1
 8007574:	e7e4      	b.n	8007540 <_scanf_float+0x198>
 8007576:	f1ba 0f02 	cmp.w	sl, #2
 800757a:	d050      	beq.n	800761e <_scanf_float+0x276>
 800757c:	2d01      	cmp	r5, #1
 800757e:	d002      	beq.n	8007586 <_scanf_float+0x1de>
 8007580:	2d04      	cmp	r5, #4
 8007582:	f47f af44 	bne.w	800740e <_scanf_float+0x66>
 8007586:	3501      	adds	r5, #1
 8007588:	b2ed      	uxtb	r5, r5
 800758a:	e7d9      	b.n	8007540 <_scanf_float+0x198>
 800758c:	f1ba 0f01 	cmp.w	sl, #1
 8007590:	f47f af3d 	bne.w	800740e <_scanf_float+0x66>
 8007594:	f04f 0a02 	mov.w	sl, #2
 8007598:	e7d2      	b.n	8007540 <_scanf_float+0x198>
 800759a:	b975      	cbnz	r5, 80075ba <_scanf_float+0x212>
 800759c:	2f00      	cmp	r7, #0
 800759e:	f47f af37 	bne.w	8007410 <_scanf_float+0x68>
 80075a2:	6822      	ldr	r2, [r4, #0]
 80075a4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80075a8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80075ac:	f040 8103 	bne.w	80077b6 <_scanf_float+0x40e>
 80075b0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80075b4:	6022      	str	r2, [r4, #0]
 80075b6:	2501      	movs	r5, #1
 80075b8:	e7c2      	b.n	8007540 <_scanf_float+0x198>
 80075ba:	2d03      	cmp	r5, #3
 80075bc:	d0e3      	beq.n	8007586 <_scanf_float+0x1de>
 80075be:	2d05      	cmp	r5, #5
 80075c0:	e7df      	b.n	8007582 <_scanf_float+0x1da>
 80075c2:	2d02      	cmp	r5, #2
 80075c4:	f47f af23 	bne.w	800740e <_scanf_float+0x66>
 80075c8:	2503      	movs	r5, #3
 80075ca:	e7b9      	b.n	8007540 <_scanf_float+0x198>
 80075cc:	2d06      	cmp	r5, #6
 80075ce:	f47f af1e 	bne.w	800740e <_scanf_float+0x66>
 80075d2:	2507      	movs	r5, #7
 80075d4:	e7b4      	b.n	8007540 <_scanf_float+0x198>
 80075d6:	6822      	ldr	r2, [r4, #0]
 80075d8:	0591      	lsls	r1, r2, #22
 80075da:	f57f af18 	bpl.w	800740e <_scanf_float+0x66>
 80075de:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80075e2:	6022      	str	r2, [r4, #0]
 80075e4:	9702      	str	r7, [sp, #8]
 80075e6:	e7ab      	b.n	8007540 <_scanf_float+0x198>
 80075e8:	6822      	ldr	r2, [r4, #0]
 80075ea:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80075ee:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80075f2:	d005      	beq.n	8007600 <_scanf_float+0x258>
 80075f4:	0550      	lsls	r0, r2, #21
 80075f6:	f57f af0a 	bpl.w	800740e <_scanf_float+0x66>
 80075fa:	2f00      	cmp	r7, #0
 80075fc:	f000 80db 	beq.w	80077b6 <_scanf_float+0x40e>
 8007600:	0591      	lsls	r1, r2, #22
 8007602:	bf58      	it	pl
 8007604:	9902      	ldrpl	r1, [sp, #8]
 8007606:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800760a:	bf58      	it	pl
 800760c:	1a79      	subpl	r1, r7, r1
 800760e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007612:	bf58      	it	pl
 8007614:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007618:	6022      	str	r2, [r4, #0]
 800761a:	2700      	movs	r7, #0
 800761c:	e790      	b.n	8007540 <_scanf_float+0x198>
 800761e:	f04f 0a03 	mov.w	sl, #3
 8007622:	e78d      	b.n	8007540 <_scanf_float+0x198>
 8007624:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007628:	4649      	mov	r1, r9
 800762a:	4640      	mov	r0, r8
 800762c:	4798      	blx	r3
 800762e:	2800      	cmp	r0, #0
 8007630:	f43f aedf 	beq.w	80073f2 <_scanf_float+0x4a>
 8007634:	e6eb      	b.n	800740e <_scanf_float+0x66>
 8007636:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800763a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800763e:	464a      	mov	r2, r9
 8007640:	4640      	mov	r0, r8
 8007642:	4798      	blx	r3
 8007644:	6923      	ldr	r3, [r4, #16]
 8007646:	3b01      	subs	r3, #1
 8007648:	6123      	str	r3, [r4, #16]
 800764a:	e6eb      	b.n	8007424 <_scanf_float+0x7c>
 800764c:	1e6b      	subs	r3, r5, #1
 800764e:	2b06      	cmp	r3, #6
 8007650:	d824      	bhi.n	800769c <_scanf_float+0x2f4>
 8007652:	2d02      	cmp	r5, #2
 8007654:	d836      	bhi.n	80076c4 <_scanf_float+0x31c>
 8007656:	9b01      	ldr	r3, [sp, #4]
 8007658:	429e      	cmp	r6, r3
 800765a:	f67f aee7 	bls.w	800742c <_scanf_float+0x84>
 800765e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007662:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007666:	464a      	mov	r2, r9
 8007668:	4640      	mov	r0, r8
 800766a:	4798      	blx	r3
 800766c:	6923      	ldr	r3, [r4, #16]
 800766e:	3b01      	subs	r3, #1
 8007670:	6123      	str	r3, [r4, #16]
 8007672:	e7f0      	b.n	8007656 <_scanf_float+0x2ae>
 8007674:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007678:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800767c:	464a      	mov	r2, r9
 800767e:	4640      	mov	r0, r8
 8007680:	4798      	blx	r3
 8007682:	6923      	ldr	r3, [r4, #16]
 8007684:	3b01      	subs	r3, #1
 8007686:	6123      	str	r3, [r4, #16]
 8007688:	f10a 3aff 	add.w	sl, sl, #4294967295
 800768c:	fa5f fa8a 	uxtb.w	sl, sl
 8007690:	f1ba 0f02 	cmp.w	sl, #2
 8007694:	d1ee      	bne.n	8007674 <_scanf_float+0x2cc>
 8007696:	3d03      	subs	r5, #3
 8007698:	b2ed      	uxtb	r5, r5
 800769a:	1b76      	subs	r6, r6, r5
 800769c:	6823      	ldr	r3, [r4, #0]
 800769e:	05da      	lsls	r2, r3, #23
 80076a0:	d530      	bpl.n	8007704 <_scanf_float+0x35c>
 80076a2:	055b      	lsls	r3, r3, #21
 80076a4:	d511      	bpl.n	80076ca <_scanf_float+0x322>
 80076a6:	9b01      	ldr	r3, [sp, #4]
 80076a8:	429e      	cmp	r6, r3
 80076aa:	f67f aebf 	bls.w	800742c <_scanf_float+0x84>
 80076ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076b6:	464a      	mov	r2, r9
 80076b8:	4640      	mov	r0, r8
 80076ba:	4798      	blx	r3
 80076bc:	6923      	ldr	r3, [r4, #16]
 80076be:	3b01      	subs	r3, #1
 80076c0:	6123      	str	r3, [r4, #16]
 80076c2:	e7f0      	b.n	80076a6 <_scanf_float+0x2fe>
 80076c4:	46aa      	mov	sl, r5
 80076c6:	46b3      	mov	fp, r6
 80076c8:	e7de      	b.n	8007688 <_scanf_float+0x2e0>
 80076ca:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80076ce:	6923      	ldr	r3, [r4, #16]
 80076d0:	2965      	cmp	r1, #101	@ 0x65
 80076d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80076d6:	f106 35ff 	add.w	r5, r6, #4294967295
 80076da:	6123      	str	r3, [r4, #16]
 80076dc:	d00c      	beq.n	80076f8 <_scanf_float+0x350>
 80076de:	2945      	cmp	r1, #69	@ 0x45
 80076e0:	d00a      	beq.n	80076f8 <_scanf_float+0x350>
 80076e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076e6:	464a      	mov	r2, r9
 80076e8:	4640      	mov	r0, r8
 80076ea:	4798      	blx	r3
 80076ec:	6923      	ldr	r3, [r4, #16]
 80076ee:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80076f2:	3b01      	subs	r3, #1
 80076f4:	1eb5      	subs	r5, r6, #2
 80076f6:	6123      	str	r3, [r4, #16]
 80076f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076fc:	464a      	mov	r2, r9
 80076fe:	4640      	mov	r0, r8
 8007700:	4798      	blx	r3
 8007702:	462e      	mov	r6, r5
 8007704:	6822      	ldr	r2, [r4, #0]
 8007706:	f012 0210 	ands.w	r2, r2, #16
 800770a:	d001      	beq.n	8007710 <_scanf_float+0x368>
 800770c:	2000      	movs	r0, #0
 800770e:	e68e      	b.n	800742e <_scanf_float+0x86>
 8007710:	7032      	strb	r2, [r6, #0]
 8007712:	6823      	ldr	r3, [r4, #0]
 8007714:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007718:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800771c:	d125      	bne.n	800776a <_scanf_float+0x3c2>
 800771e:	9b02      	ldr	r3, [sp, #8]
 8007720:	429f      	cmp	r7, r3
 8007722:	d00a      	beq.n	800773a <_scanf_float+0x392>
 8007724:	1bda      	subs	r2, r3, r7
 8007726:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800772a:	429e      	cmp	r6, r3
 800772c:	bf28      	it	cs
 800772e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007732:	4922      	ldr	r1, [pc, #136]	@ (80077bc <_scanf_float+0x414>)
 8007734:	4630      	mov	r0, r6
 8007736:	f000 f907 	bl	8007948 <siprintf>
 800773a:	9901      	ldr	r1, [sp, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	4640      	mov	r0, r8
 8007740:	f002 fbf2 	bl	8009f28 <_strtod_r>
 8007744:	9b03      	ldr	r3, [sp, #12]
 8007746:	6821      	ldr	r1, [r4, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f011 0f02 	tst.w	r1, #2
 800774e:	ec57 6b10 	vmov	r6, r7, d0
 8007752:	f103 0204 	add.w	r2, r3, #4
 8007756:	d015      	beq.n	8007784 <_scanf_float+0x3dc>
 8007758:	9903      	ldr	r1, [sp, #12]
 800775a:	600a      	str	r2, [r1, #0]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	e9c3 6700 	strd	r6, r7, [r3]
 8007762:	68e3      	ldr	r3, [r4, #12]
 8007764:	3301      	adds	r3, #1
 8007766:	60e3      	str	r3, [r4, #12]
 8007768:	e7d0      	b.n	800770c <_scanf_float+0x364>
 800776a:	9b04      	ldr	r3, [sp, #16]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d0e4      	beq.n	800773a <_scanf_float+0x392>
 8007770:	9905      	ldr	r1, [sp, #20]
 8007772:	230a      	movs	r3, #10
 8007774:	3101      	adds	r1, #1
 8007776:	4640      	mov	r0, r8
 8007778:	f002 fc56 	bl	800a028 <_strtol_r>
 800777c:	9b04      	ldr	r3, [sp, #16]
 800777e:	9e05      	ldr	r6, [sp, #20]
 8007780:	1ac2      	subs	r2, r0, r3
 8007782:	e7d0      	b.n	8007726 <_scanf_float+0x37e>
 8007784:	f011 0f04 	tst.w	r1, #4
 8007788:	9903      	ldr	r1, [sp, #12]
 800778a:	600a      	str	r2, [r1, #0]
 800778c:	d1e6      	bne.n	800775c <_scanf_float+0x3b4>
 800778e:	681d      	ldr	r5, [r3, #0]
 8007790:	4632      	mov	r2, r6
 8007792:	463b      	mov	r3, r7
 8007794:	4630      	mov	r0, r6
 8007796:	4639      	mov	r1, r7
 8007798:	f7f9 f9d0 	bl	8000b3c <__aeabi_dcmpun>
 800779c:	b128      	cbz	r0, 80077aa <_scanf_float+0x402>
 800779e:	4808      	ldr	r0, [pc, #32]	@ (80077c0 <_scanf_float+0x418>)
 80077a0:	f000 f9b8 	bl	8007b14 <nanf>
 80077a4:	ed85 0a00 	vstr	s0, [r5]
 80077a8:	e7db      	b.n	8007762 <_scanf_float+0x3ba>
 80077aa:	4630      	mov	r0, r6
 80077ac:	4639      	mov	r1, r7
 80077ae:	f7f9 fa23 	bl	8000bf8 <__aeabi_d2f>
 80077b2:	6028      	str	r0, [r5, #0]
 80077b4:	e7d5      	b.n	8007762 <_scanf_float+0x3ba>
 80077b6:	2700      	movs	r7, #0
 80077b8:	e62e      	b.n	8007418 <_scanf_float+0x70>
 80077ba:	bf00      	nop
 80077bc:	0800b2b4 	.word	0x0800b2b4
 80077c0:	0800b3f5 	.word	0x0800b3f5

080077c4 <std>:
 80077c4:	2300      	movs	r3, #0
 80077c6:	b510      	push	{r4, lr}
 80077c8:	4604      	mov	r4, r0
 80077ca:	e9c0 3300 	strd	r3, r3, [r0]
 80077ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077d2:	6083      	str	r3, [r0, #8]
 80077d4:	8181      	strh	r1, [r0, #12]
 80077d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80077d8:	81c2      	strh	r2, [r0, #14]
 80077da:	6183      	str	r3, [r0, #24]
 80077dc:	4619      	mov	r1, r3
 80077de:	2208      	movs	r2, #8
 80077e0:	305c      	adds	r0, #92	@ 0x5c
 80077e2:	f000 f916 	bl	8007a12 <memset>
 80077e6:	4b0d      	ldr	r3, [pc, #52]	@ (800781c <std+0x58>)
 80077e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80077ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007820 <std+0x5c>)
 80077ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80077ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007824 <std+0x60>)
 80077f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80077f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007828 <std+0x64>)
 80077f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80077f6:	4b0d      	ldr	r3, [pc, #52]	@ (800782c <std+0x68>)
 80077f8:	6224      	str	r4, [r4, #32]
 80077fa:	429c      	cmp	r4, r3
 80077fc:	d006      	beq.n	800780c <std+0x48>
 80077fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007802:	4294      	cmp	r4, r2
 8007804:	d002      	beq.n	800780c <std+0x48>
 8007806:	33d0      	adds	r3, #208	@ 0xd0
 8007808:	429c      	cmp	r4, r3
 800780a:	d105      	bne.n	8007818 <std+0x54>
 800780c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007814:	f000 b97a 	b.w	8007b0c <__retarget_lock_init_recursive>
 8007818:	bd10      	pop	{r4, pc}
 800781a:	bf00      	nop
 800781c:	0800798d 	.word	0x0800798d
 8007820:	080079af 	.word	0x080079af
 8007824:	080079e7 	.word	0x080079e7
 8007828:	08007a0b 	.word	0x08007a0b
 800782c:	200005c4 	.word	0x200005c4

08007830 <stdio_exit_handler>:
 8007830:	4a02      	ldr	r2, [pc, #8]	@ (800783c <stdio_exit_handler+0xc>)
 8007832:	4903      	ldr	r1, [pc, #12]	@ (8007840 <stdio_exit_handler+0x10>)
 8007834:	4803      	ldr	r0, [pc, #12]	@ (8007844 <stdio_exit_handler+0x14>)
 8007836:	f000 b869 	b.w	800790c <_fwalk_sglue>
 800783a:	bf00      	nop
 800783c:	20000018 	.word	0x20000018
 8007840:	0800a3e5 	.word	0x0800a3e5
 8007844:	20000028 	.word	0x20000028

08007848 <cleanup_stdio>:
 8007848:	6841      	ldr	r1, [r0, #4]
 800784a:	4b0c      	ldr	r3, [pc, #48]	@ (800787c <cleanup_stdio+0x34>)
 800784c:	4299      	cmp	r1, r3
 800784e:	b510      	push	{r4, lr}
 8007850:	4604      	mov	r4, r0
 8007852:	d001      	beq.n	8007858 <cleanup_stdio+0x10>
 8007854:	f002 fdc6 	bl	800a3e4 <_fflush_r>
 8007858:	68a1      	ldr	r1, [r4, #8]
 800785a:	4b09      	ldr	r3, [pc, #36]	@ (8007880 <cleanup_stdio+0x38>)
 800785c:	4299      	cmp	r1, r3
 800785e:	d002      	beq.n	8007866 <cleanup_stdio+0x1e>
 8007860:	4620      	mov	r0, r4
 8007862:	f002 fdbf 	bl	800a3e4 <_fflush_r>
 8007866:	68e1      	ldr	r1, [r4, #12]
 8007868:	4b06      	ldr	r3, [pc, #24]	@ (8007884 <cleanup_stdio+0x3c>)
 800786a:	4299      	cmp	r1, r3
 800786c:	d004      	beq.n	8007878 <cleanup_stdio+0x30>
 800786e:	4620      	mov	r0, r4
 8007870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007874:	f002 bdb6 	b.w	800a3e4 <_fflush_r>
 8007878:	bd10      	pop	{r4, pc}
 800787a:	bf00      	nop
 800787c:	200005c4 	.word	0x200005c4
 8007880:	2000062c 	.word	0x2000062c
 8007884:	20000694 	.word	0x20000694

08007888 <global_stdio_init.part.0>:
 8007888:	b510      	push	{r4, lr}
 800788a:	4b0b      	ldr	r3, [pc, #44]	@ (80078b8 <global_stdio_init.part.0+0x30>)
 800788c:	4c0b      	ldr	r4, [pc, #44]	@ (80078bc <global_stdio_init.part.0+0x34>)
 800788e:	4a0c      	ldr	r2, [pc, #48]	@ (80078c0 <global_stdio_init.part.0+0x38>)
 8007890:	601a      	str	r2, [r3, #0]
 8007892:	4620      	mov	r0, r4
 8007894:	2200      	movs	r2, #0
 8007896:	2104      	movs	r1, #4
 8007898:	f7ff ff94 	bl	80077c4 <std>
 800789c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80078a0:	2201      	movs	r2, #1
 80078a2:	2109      	movs	r1, #9
 80078a4:	f7ff ff8e 	bl	80077c4 <std>
 80078a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80078ac:	2202      	movs	r2, #2
 80078ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078b2:	2112      	movs	r1, #18
 80078b4:	f7ff bf86 	b.w	80077c4 <std>
 80078b8:	200006fc 	.word	0x200006fc
 80078bc:	200005c4 	.word	0x200005c4
 80078c0:	08007831 	.word	0x08007831

080078c4 <__sfp_lock_acquire>:
 80078c4:	4801      	ldr	r0, [pc, #4]	@ (80078cc <__sfp_lock_acquire+0x8>)
 80078c6:	f000 b922 	b.w	8007b0e <__retarget_lock_acquire_recursive>
 80078ca:	bf00      	nop
 80078cc:	20000705 	.word	0x20000705

080078d0 <__sfp_lock_release>:
 80078d0:	4801      	ldr	r0, [pc, #4]	@ (80078d8 <__sfp_lock_release+0x8>)
 80078d2:	f000 b91d 	b.w	8007b10 <__retarget_lock_release_recursive>
 80078d6:	bf00      	nop
 80078d8:	20000705 	.word	0x20000705

080078dc <__sinit>:
 80078dc:	b510      	push	{r4, lr}
 80078de:	4604      	mov	r4, r0
 80078e0:	f7ff fff0 	bl	80078c4 <__sfp_lock_acquire>
 80078e4:	6a23      	ldr	r3, [r4, #32]
 80078e6:	b11b      	cbz	r3, 80078f0 <__sinit+0x14>
 80078e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078ec:	f7ff bff0 	b.w	80078d0 <__sfp_lock_release>
 80078f0:	4b04      	ldr	r3, [pc, #16]	@ (8007904 <__sinit+0x28>)
 80078f2:	6223      	str	r3, [r4, #32]
 80078f4:	4b04      	ldr	r3, [pc, #16]	@ (8007908 <__sinit+0x2c>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d1f5      	bne.n	80078e8 <__sinit+0xc>
 80078fc:	f7ff ffc4 	bl	8007888 <global_stdio_init.part.0>
 8007900:	e7f2      	b.n	80078e8 <__sinit+0xc>
 8007902:	bf00      	nop
 8007904:	08007849 	.word	0x08007849
 8007908:	200006fc 	.word	0x200006fc

0800790c <_fwalk_sglue>:
 800790c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007910:	4607      	mov	r7, r0
 8007912:	4688      	mov	r8, r1
 8007914:	4614      	mov	r4, r2
 8007916:	2600      	movs	r6, #0
 8007918:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800791c:	f1b9 0901 	subs.w	r9, r9, #1
 8007920:	d505      	bpl.n	800792e <_fwalk_sglue+0x22>
 8007922:	6824      	ldr	r4, [r4, #0]
 8007924:	2c00      	cmp	r4, #0
 8007926:	d1f7      	bne.n	8007918 <_fwalk_sglue+0xc>
 8007928:	4630      	mov	r0, r6
 800792a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800792e:	89ab      	ldrh	r3, [r5, #12]
 8007930:	2b01      	cmp	r3, #1
 8007932:	d907      	bls.n	8007944 <_fwalk_sglue+0x38>
 8007934:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007938:	3301      	adds	r3, #1
 800793a:	d003      	beq.n	8007944 <_fwalk_sglue+0x38>
 800793c:	4629      	mov	r1, r5
 800793e:	4638      	mov	r0, r7
 8007940:	47c0      	blx	r8
 8007942:	4306      	orrs	r6, r0
 8007944:	3568      	adds	r5, #104	@ 0x68
 8007946:	e7e9      	b.n	800791c <_fwalk_sglue+0x10>

08007948 <siprintf>:
 8007948:	b40e      	push	{r1, r2, r3}
 800794a:	b510      	push	{r4, lr}
 800794c:	b09d      	sub	sp, #116	@ 0x74
 800794e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007950:	9002      	str	r0, [sp, #8]
 8007952:	9006      	str	r0, [sp, #24]
 8007954:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007958:	480a      	ldr	r0, [pc, #40]	@ (8007984 <siprintf+0x3c>)
 800795a:	9107      	str	r1, [sp, #28]
 800795c:	9104      	str	r1, [sp, #16]
 800795e:	490a      	ldr	r1, [pc, #40]	@ (8007988 <siprintf+0x40>)
 8007960:	f853 2b04 	ldr.w	r2, [r3], #4
 8007964:	9105      	str	r1, [sp, #20]
 8007966:	2400      	movs	r4, #0
 8007968:	a902      	add	r1, sp, #8
 800796a:	6800      	ldr	r0, [r0, #0]
 800796c:	9301      	str	r3, [sp, #4]
 800796e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007970:	f002 fbb8 	bl	800a0e4 <_svfiprintf_r>
 8007974:	9b02      	ldr	r3, [sp, #8]
 8007976:	701c      	strb	r4, [r3, #0]
 8007978:	b01d      	add	sp, #116	@ 0x74
 800797a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800797e:	b003      	add	sp, #12
 8007980:	4770      	bx	lr
 8007982:	bf00      	nop
 8007984:	20000024 	.word	0x20000024
 8007988:	ffff0208 	.word	0xffff0208

0800798c <__sread>:
 800798c:	b510      	push	{r4, lr}
 800798e:	460c      	mov	r4, r1
 8007990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007994:	f000 f86c 	bl	8007a70 <_read_r>
 8007998:	2800      	cmp	r0, #0
 800799a:	bfab      	itete	ge
 800799c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800799e:	89a3      	ldrhlt	r3, [r4, #12]
 80079a0:	181b      	addge	r3, r3, r0
 80079a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80079a6:	bfac      	ite	ge
 80079a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80079aa:	81a3      	strhlt	r3, [r4, #12]
 80079ac:	bd10      	pop	{r4, pc}

080079ae <__swrite>:
 80079ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079b2:	461f      	mov	r7, r3
 80079b4:	898b      	ldrh	r3, [r1, #12]
 80079b6:	05db      	lsls	r3, r3, #23
 80079b8:	4605      	mov	r5, r0
 80079ba:	460c      	mov	r4, r1
 80079bc:	4616      	mov	r6, r2
 80079be:	d505      	bpl.n	80079cc <__swrite+0x1e>
 80079c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079c4:	2302      	movs	r3, #2
 80079c6:	2200      	movs	r2, #0
 80079c8:	f000 f840 	bl	8007a4c <_lseek_r>
 80079cc:	89a3      	ldrh	r3, [r4, #12]
 80079ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079d6:	81a3      	strh	r3, [r4, #12]
 80079d8:	4632      	mov	r2, r6
 80079da:	463b      	mov	r3, r7
 80079dc:	4628      	mov	r0, r5
 80079de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079e2:	f000 b857 	b.w	8007a94 <_write_r>

080079e6 <__sseek>:
 80079e6:	b510      	push	{r4, lr}
 80079e8:	460c      	mov	r4, r1
 80079ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ee:	f000 f82d 	bl	8007a4c <_lseek_r>
 80079f2:	1c43      	adds	r3, r0, #1
 80079f4:	89a3      	ldrh	r3, [r4, #12]
 80079f6:	bf15      	itete	ne
 80079f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80079fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80079fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a02:	81a3      	strheq	r3, [r4, #12]
 8007a04:	bf18      	it	ne
 8007a06:	81a3      	strhne	r3, [r4, #12]
 8007a08:	bd10      	pop	{r4, pc}

08007a0a <__sclose>:
 8007a0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a0e:	f000 b80d 	b.w	8007a2c <_close_r>

08007a12 <memset>:
 8007a12:	4402      	add	r2, r0
 8007a14:	4603      	mov	r3, r0
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d100      	bne.n	8007a1c <memset+0xa>
 8007a1a:	4770      	bx	lr
 8007a1c:	f803 1b01 	strb.w	r1, [r3], #1
 8007a20:	e7f9      	b.n	8007a16 <memset+0x4>
	...

08007a24 <_localeconv_r>:
 8007a24:	4800      	ldr	r0, [pc, #0]	@ (8007a28 <_localeconv_r+0x4>)
 8007a26:	4770      	bx	lr
 8007a28:	20000164 	.word	0x20000164

08007a2c <_close_r>:
 8007a2c:	b538      	push	{r3, r4, r5, lr}
 8007a2e:	4d06      	ldr	r5, [pc, #24]	@ (8007a48 <_close_r+0x1c>)
 8007a30:	2300      	movs	r3, #0
 8007a32:	4604      	mov	r4, r0
 8007a34:	4608      	mov	r0, r1
 8007a36:	602b      	str	r3, [r5, #0]
 8007a38:	f7fa fe90 	bl	800275c <_close>
 8007a3c:	1c43      	adds	r3, r0, #1
 8007a3e:	d102      	bne.n	8007a46 <_close_r+0x1a>
 8007a40:	682b      	ldr	r3, [r5, #0]
 8007a42:	b103      	cbz	r3, 8007a46 <_close_r+0x1a>
 8007a44:	6023      	str	r3, [r4, #0]
 8007a46:	bd38      	pop	{r3, r4, r5, pc}
 8007a48:	20000700 	.word	0x20000700

08007a4c <_lseek_r>:
 8007a4c:	b538      	push	{r3, r4, r5, lr}
 8007a4e:	4d07      	ldr	r5, [pc, #28]	@ (8007a6c <_lseek_r+0x20>)
 8007a50:	4604      	mov	r4, r0
 8007a52:	4608      	mov	r0, r1
 8007a54:	4611      	mov	r1, r2
 8007a56:	2200      	movs	r2, #0
 8007a58:	602a      	str	r2, [r5, #0]
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	f7fa fea5 	bl	80027aa <_lseek>
 8007a60:	1c43      	adds	r3, r0, #1
 8007a62:	d102      	bne.n	8007a6a <_lseek_r+0x1e>
 8007a64:	682b      	ldr	r3, [r5, #0]
 8007a66:	b103      	cbz	r3, 8007a6a <_lseek_r+0x1e>
 8007a68:	6023      	str	r3, [r4, #0]
 8007a6a:	bd38      	pop	{r3, r4, r5, pc}
 8007a6c:	20000700 	.word	0x20000700

08007a70 <_read_r>:
 8007a70:	b538      	push	{r3, r4, r5, lr}
 8007a72:	4d07      	ldr	r5, [pc, #28]	@ (8007a90 <_read_r+0x20>)
 8007a74:	4604      	mov	r4, r0
 8007a76:	4608      	mov	r0, r1
 8007a78:	4611      	mov	r1, r2
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	602a      	str	r2, [r5, #0]
 8007a7e:	461a      	mov	r2, r3
 8007a80:	f7fa fe33 	bl	80026ea <_read>
 8007a84:	1c43      	adds	r3, r0, #1
 8007a86:	d102      	bne.n	8007a8e <_read_r+0x1e>
 8007a88:	682b      	ldr	r3, [r5, #0]
 8007a8a:	b103      	cbz	r3, 8007a8e <_read_r+0x1e>
 8007a8c:	6023      	str	r3, [r4, #0]
 8007a8e:	bd38      	pop	{r3, r4, r5, pc}
 8007a90:	20000700 	.word	0x20000700

08007a94 <_write_r>:
 8007a94:	b538      	push	{r3, r4, r5, lr}
 8007a96:	4d07      	ldr	r5, [pc, #28]	@ (8007ab4 <_write_r+0x20>)
 8007a98:	4604      	mov	r4, r0
 8007a9a:	4608      	mov	r0, r1
 8007a9c:	4611      	mov	r1, r2
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	602a      	str	r2, [r5, #0]
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	f7fa fe3e 	bl	8002724 <_write>
 8007aa8:	1c43      	adds	r3, r0, #1
 8007aaa:	d102      	bne.n	8007ab2 <_write_r+0x1e>
 8007aac:	682b      	ldr	r3, [r5, #0]
 8007aae:	b103      	cbz	r3, 8007ab2 <_write_r+0x1e>
 8007ab0:	6023      	str	r3, [r4, #0]
 8007ab2:	bd38      	pop	{r3, r4, r5, pc}
 8007ab4:	20000700 	.word	0x20000700

08007ab8 <__errno>:
 8007ab8:	4b01      	ldr	r3, [pc, #4]	@ (8007ac0 <__errno+0x8>)
 8007aba:	6818      	ldr	r0, [r3, #0]
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	20000024 	.word	0x20000024

08007ac4 <__libc_init_array>:
 8007ac4:	b570      	push	{r4, r5, r6, lr}
 8007ac6:	4d0d      	ldr	r5, [pc, #52]	@ (8007afc <__libc_init_array+0x38>)
 8007ac8:	4c0d      	ldr	r4, [pc, #52]	@ (8007b00 <__libc_init_array+0x3c>)
 8007aca:	1b64      	subs	r4, r4, r5
 8007acc:	10a4      	asrs	r4, r4, #2
 8007ace:	2600      	movs	r6, #0
 8007ad0:	42a6      	cmp	r6, r4
 8007ad2:	d109      	bne.n	8007ae8 <__libc_init_array+0x24>
 8007ad4:	4d0b      	ldr	r5, [pc, #44]	@ (8007b04 <__libc_init_array+0x40>)
 8007ad6:	4c0c      	ldr	r4, [pc, #48]	@ (8007b08 <__libc_init_array+0x44>)
 8007ad8:	f003 fb74 	bl	800b1c4 <_init>
 8007adc:	1b64      	subs	r4, r4, r5
 8007ade:	10a4      	asrs	r4, r4, #2
 8007ae0:	2600      	movs	r6, #0
 8007ae2:	42a6      	cmp	r6, r4
 8007ae4:	d105      	bne.n	8007af2 <__libc_init_array+0x2e>
 8007ae6:	bd70      	pop	{r4, r5, r6, pc}
 8007ae8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007aec:	4798      	blx	r3
 8007aee:	3601      	adds	r6, #1
 8007af0:	e7ee      	b.n	8007ad0 <__libc_init_array+0xc>
 8007af2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007af6:	4798      	blx	r3
 8007af8:	3601      	adds	r6, #1
 8007afa:	e7f2      	b.n	8007ae2 <__libc_init_array+0x1e>
 8007afc:	0800b6b4 	.word	0x0800b6b4
 8007b00:	0800b6b4 	.word	0x0800b6b4
 8007b04:	0800b6b4 	.word	0x0800b6b4
 8007b08:	0800b6b8 	.word	0x0800b6b8

08007b0c <__retarget_lock_init_recursive>:
 8007b0c:	4770      	bx	lr

08007b0e <__retarget_lock_acquire_recursive>:
 8007b0e:	4770      	bx	lr

08007b10 <__retarget_lock_release_recursive>:
 8007b10:	4770      	bx	lr
	...

08007b14 <nanf>:
 8007b14:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007b1c <nanf+0x8>
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	7fc00000 	.word	0x7fc00000

08007b20 <quorem>:
 8007b20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b24:	6903      	ldr	r3, [r0, #16]
 8007b26:	690c      	ldr	r4, [r1, #16]
 8007b28:	42a3      	cmp	r3, r4
 8007b2a:	4607      	mov	r7, r0
 8007b2c:	db7e      	blt.n	8007c2c <quorem+0x10c>
 8007b2e:	3c01      	subs	r4, #1
 8007b30:	f101 0814 	add.w	r8, r1, #20
 8007b34:	00a3      	lsls	r3, r4, #2
 8007b36:	f100 0514 	add.w	r5, r0, #20
 8007b3a:	9300      	str	r3, [sp, #0]
 8007b3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b40:	9301      	str	r3, [sp, #4]
 8007b42:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b52:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b56:	d32e      	bcc.n	8007bb6 <quorem+0x96>
 8007b58:	f04f 0a00 	mov.w	sl, #0
 8007b5c:	46c4      	mov	ip, r8
 8007b5e:	46ae      	mov	lr, r5
 8007b60:	46d3      	mov	fp, sl
 8007b62:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b66:	b298      	uxth	r0, r3
 8007b68:	fb06 a000 	mla	r0, r6, r0, sl
 8007b6c:	0c02      	lsrs	r2, r0, #16
 8007b6e:	0c1b      	lsrs	r3, r3, #16
 8007b70:	fb06 2303 	mla	r3, r6, r3, r2
 8007b74:	f8de 2000 	ldr.w	r2, [lr]
 8007b78:	b280      	uxth	r0, r0
 8007b7a:	b292      	uxth	r2, r2
 8007b7c:	1a12      	subs	r2, r2, r0
 8007b7e:	445a      	add	r2, fp
 8007b80:	f8de 0000 	ldr.w	r0, [lr]
 8007b84:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007b8e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007b92:	b292      	uxth	r2, r2
 8007b94:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007b98:	45e1      	cmp	r9, ip
 8007b9a:	f84e 2b04 	str.w	r2, [lr], #4
 8007b9e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007ba2:	d2de      	bcs.n	8007b62 <quorem+0x42>
 8007ba4:	9b00      	ldr	r3, [sp, #0]
 8007ba6:	58eb      	ldr	r3, [r5, r3]
 8007ba8:	b92b      	cbnz	r3, 8007bb6 <quorem+0x96>
 8007baa:	9b01      	ldr	r3, [sp, #4]
 8007bac:	3b04      	subs	r3, #4
 8007bae:	429d      	cmp	r5, r3
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	d32f      	bcc.n	8007c14 <quorem+0xf4>
 8007bb4:	613c      	str	r4, [r7, #16]
 8007bb6:	4638      	mov	r0, r7
 8007bb8:	f001 f9c6 	bl	8008f48 <__mcmp>
 8007bbc:	2800      	cmp	r0, #0
 8007bbe:	db25      	blt.n	8007c0c <quorem+0xec>
 8007bc0:	4629      	mov	r1, r5
 8007bc2:	2000      	movs	r0, #0
 8007bc4:	f858 2b04 	ldr.w	r2, [r8], #4
 8007bc8:	f8d1 c000 	ldr.w	ip, [r1]
 8007bcc:	fa1f fe82 	uxth.w	lr, r2
 8007bd0:	fa1f f38c 	uxth.w	r3, ip
 8007bd4:	eba3 030e 	sub.w	r3, r3, lr
 8007bd8:	4403      	add	r3, r0
 8007bda:	0c12      	lsrs	r2, r2, #16
 8007bdc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007be0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bea:	45c1      	cmp	r9, r8
 8007bec:	f841 3b04 	str.w	r3, [r1], #4
 8007bf0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007bf4:	d2e6      	bcs.n	8007bc4 <quorem+0xa4>
 8007bf6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007bfe:	b922      	cbnz	r2, 8007c0a <quorem+0xea>
 8007c00:	3b04      	subs	r3, #4
 8007c02:	429d      	cmp	r5, r3
 8007c04:	461a      	mov	r2, r3
 8007c06:	d30b      	bcc.n	8007c20 <quorem+0x100>
 8007c08:	613c      	str	r4, [r7, #16]
 8007c0a:	3601      	adds	r6, #1
 8007c0c:	4630      	mov	r0, r6
 8007c0e:	b003      	add	sp, #12
 8007c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c14:	6812      	ldr	r2, [r2, #0]
 8007c16:	3b04      	subs	r3, #4
 8007c18:	2a00      	cmp	r2, #0
 8007c1a:	d1cb      	bne.n	8007bb4 <quorem+0x94>
 8007c1c:	3c01      	subs	r4, #1
 8007c1e:	e7c6      	b.n	8007bae <quorem+0x8e>
 8007c20:	6812      	ldr	r2, [r2, #0]
 8007c22:	3b04      	subs	r3, #4
 8007c24:	2a00      	cmp	r2, #0
 8007c26:	d1ef      	bne.n	8007c08 <quorem+0xe8>
 8007c28:	3c01      	subs	r4, #1
 8007c2a:	e7ea      	b.n	8007c02 <quorem+0xe2>
 8007c2c:	2000      	movs	r0, #0
 8007c2e:	e7ee      	b.n	8007c0e <quorem+0xee>

08007c30 <_dtoa_r>:
 8007c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c34:	69c7      	ldr	r7, [r0, #28]
 8007c36:	b097      	sub	sp, #92	@ 0x5c
 8007c38:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007c3c:	ec55 4b10 	vmov	r4, r5, d0
 8007c40:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007c42:	9107      	str	r1, [sp, #28]
 8007c44:	4681      	mov	r9, r0
 8007c46:	920c      	str	r2, [sp, #48]	@ 0x30
 8007c48:	9311      	str	r3, [sp, #68]	@ 0x44
 8007c4a:	b97f      	cbnz	r7, 8007c6c <_dtoa_r+0x3c>
 8007c4c:	2010      	movs	r0, #16
 8007c4e:	f000 fe09 	bl	8008864 <malloc>
 8007c52:	4602      	mov	r2, r0
 8007c54:	f8c9 001c 	str.w	r0, [r9, #28]
 8007c58:	b920      	cbnz	r0, 8007c64 <_dtoa_r+0x34>
 8007c5a:	4ba9      	ldr	r3, [pc, #676]	@ (8007f00 <_dtoa_r+0x2d0>)
 8007c5c:	21ef      	movs	r1, #239	@ 0xef
 8007c5e:	48a9      	ldr	r0, [pc, #676]	@ (8007f04 <_dtoa_r+0x2d4>)
 8007c60:	f002 fc3a 	bl	800a4d8 <__assert_func>
 8007c64:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007c68:	6007      	str	r7, [r0, #0]
 8007c6a:	60c7      	str	r7, [r0, #12]
 8007c6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007c70:	6819      	ldr	r1, [r3, #0]
 8007c72:	b159      	cbz	r1, 8007c8c <_dtoa_r+0x5c>
 8007c74:	685a      	ldr	r2, [r3, #4]
 8007c76:	604a      	str	r2, [r1, #4]
 8007c78:	2301      	movs	r3, #1
 8007c7a:	4093      	lsls	r3, r2
 8007c7c:	608b      	str	r3, [r1, #8]
 8007c7e:	4648      	mov	r0, r9
 8007c80:	f000 fee6 	bl	8008a50 <_Bfree>
 8007c84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	601a      	str	r2, [r3, #0]
 8007c8c:	1e2b      	subs	r3, r5, #0
 8007c8e:	bfb9      	ittee	lt
 8007c90:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007c94:	9305      	strlt	r3, [sp, #20]
 8007c96:	2300      	movge	r3, #0
 8007c98:	6033      	strge	r3, [r6, #0]
 8007c9a:	9f05      	ldr	r7, [sp, #20]
 8007c9c:	4b9a      	ldr	r3, [pc, #616]	@ (8007f08 <_dtoa_r+0x2d8>)
 8007c9e:	bfbc      	itt	lt
 8007ca0:	2201      	movlt	r2, #1
 8007ca2:	6032      	strlt	r2, [r6, #0]
 8007ca4:	43bb      	bics	r3, r7
 8007ca6:	d112      	bne.n	8007cce <_dtoa_r+0x9e>
 8007ca8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007caa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007cae:	6013      	str	r3, [r2, #0]
 8007cb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007cb4:	4323      	orrs	r3, r4
 8007cb6:	f000 855a 	beq.w	800876e <_dtoa_r+0xb3e>
 8007cba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007cbc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007f1c <_dtoa_r+0x2ec>
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f000 855c 	beq.w	800877e <_dtoa_r+0xb4e>
 8007cc6:	f10a 0303 	add.w	r3, sl, #3
 8007cca:	f000 bd56 	b.w	800877a <_dtoa_r+0xb4a>
 8007cce:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	ec51 0b17 	vmov	r0, r1, d7
 8007cd8:	2300      	movs	r3, #0
 8007cda:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007cde:	f7f8 fefb 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ce2:	4680      	mov	r8, r0
 8007ce4:	b158      	cbz	r0, 8007cfe <_dtoa_r+0xce>
 8007ce6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007ce8:	2301      	movs	r3, #1
 8007cea:	6013      	str	r3, [r2, #0]
 8007cec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007cee:	b113      	cbz	r3, 8007cf6 <_dtoa_r+0xc6>
 8007cf0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007cf2:	4b86      	ldr	r3, [pc, #536]	@ (8007f0c <_dtoa_r+0x2dc>)
 8007cf4:	6013      	str	r3, [r2, #0]
 8007cf6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007f20 <_dtoa_r+0x2f0>
 8007cfa:	f000 bd40 	b.w	800877e <_dtoa_r+0xb4e>
 8007cfe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007d02:	aa14      	add	r2, sp, #80	@ 0x50
 8007d04:	a915      	add	r1, sp, #84	@ 0x54
 8007d06:	4648      	mov	r0, r9
 8007d08:	f001 fa3e 	bl	8009188 <__d2b>
 8007d0c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007d10:	9002      	str	r0, [sp, #8]
 8007d12:	2e00      	cmp	r6, #0
 8007d14:	d078      	beq.n	8007e08 <_dtoa_r+0x1d8>
 8007d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d18:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007d1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d24:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007d28:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007d2c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007d30:	4619      	mov	r1, r3
 8007d32:	2200      	movs	r2, #0
 8007d34:	4b76      	ldr	r3, [pc, #472]	@ (8007f10 <_dtoa_r+0x2e0>)
 8007d36:	f7f8 faaf 	bl	8000298 <__aeabi_dsub>
 8007d3a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007ee8 <_dtoa_r+0x2b8>)
 8007d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d40:	f7f8 fc62 	bl	8000608 <__aeabi_dmul>
 8007d44:	a36a      	add	r3, pc, #424	@ (adr r3, 8007ef0 <_dtoa_r+0x2c0>)
 8007d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d4a:	f7f8 faa7 	bl	800029c <__adddf3>
 8007d4e:	4604      	mov	r4, r0
 8007d50:	4630      	mov	r0, r6
 8007d52:	460d      	mov	r5, r1
 8007d54:	f7f8 fbee 	bl	8000534 <__aeabi_i2d>
 8007d58:	a367      	add	r3, pc, #412	@ (adr r3, 8007ef8 <_dtoa_r+0x2c8>)
 8007d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5e:	f7f8 fc53 	bl	8000608 <__aeabi_dmul>
 8007d62:	4602      	mov	r2, r0
 8007d64:	460b      	mov	r3, r1
 8007d66:	4620      	mov	r0, r4
 8007d68:	4629      	mov	r1, r5
 8007d6a:	f7f8 fa97 	bl	800029c <__adddf3>
 8007d6e:	4604      	mov	r4, r0
 8007d70:	460d      	mov	r5, r1
 8007d72:	f7f8 fef9 	bl	8000b68 <__aeabi_d2iz>
 8007d76:	2200      	movs	r2, #0
 8007d78:	4607      	mov	r7, r0
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	4629      	mov	r1, r5
 8007d80:	f7f8 feb4 	bl	8000aec <__aeabi_dcmplt>
 8007d84:	b140      	cbz	r0, 8007d98 <_dtoa_r+0x168>
 8007d86:	4638      	mov	r0, r7
 8007d88:	f7f8 fbd4 	bl	8000534 <__aeabi_i2d>
 8007d8c:	4622      	mov	r2, r4
 8007d8e:	462b      	mov	r3, r5
 8007d90:	f7f8 fea2 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d94:	b900      	cbnz	r0, 8007d98 <_dtoa_r+0x168>
 8007d96:	3f01      	subs	r7, #1
 8007d98:	2f16      	cmp	r7, #22
 8007d9a:	d852      	bhi.n	8007e42 <_dtoa_r+0x212>
 8007d9c:	4b5d      	ldr	r3, [pc, #372]	@ (8007f14 <_dtoa_r+0x2e4>)
 8007d9e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007daa:	f7f8 fe9f 	bl	8000aec <__aeabi_dcmplt>
 8007dae:	2800      	cmp	r0, #0
 8007db0:	d049      	beq.n	8007e46 <_dtoa_r+0x216>
 8007db2:	3f01      	subs	r7, #1
 8007db4:	2300      	movs	r3, #0
 8007db6:	9310      	str	r3, [sp, #64]	@ 0x40
 8007db8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007dba:	1b9b      	subs	r3, r3, r6
 8007dbc:	1e5a      	subs	r2, r3, #1
 8007dbe:	bf45      	ittet	mi
 8007dc0:	f1c3 0301 	rsbmi	r3, r3, #1
 8007dc4:	9300      	strmi	r3, [sp, #0]
 8007dc6:	2300      	movpl	r3, #0
 8007dc8:	2300      	movmi	r3, #0
 8007dca:	9206      	str	r2, [sp, #24]
 8007dcc:	bf54      	ite	pl
 8007dce:	9300      	strpl	r3, [sp, #0]
 8007dd0:	9306      	strmi	r3, [sp, #24]
 8007dd2:	2f00      	cmp	r7, #0
 8007dd4:	db39      	blt.n	8007e4a <_dtoa_r+0x21a>
 8007dd6:	9b06      	ldr	r3, [sp, #24]
 8007dd8:	970d      	str	r7, [sp, #52]	@ 0x34
 8007dda:	443b      	add	r3, r7
 8007ddc:	9306      	str	r3, [sp, #24]
 8007dde:	2300      	movs	r3, #0
 8007de0:	9308      	str	r3, [sp, #32]
 8007de2:	9b07      	ldr	r3, [sp, #28]
 8007de4:	2b09      	cmp	r3, #9
 8007de6:	d863      	bhi.n	8007eb0 <_dtoa_r+0x280>
 8007de8:	2b05      	cmp	r3, #5
 8007dea:	bfc4      	itt	gt
 8007dec:	3b04      	subgt	r3, #4
 8007dee:	9307      	strgt	r3, [sp, #28]
 8007df0:	9b07      	ldr	r3, [sp, #28]
 8007df2:	f1a3 0302 	sub.w	r3, r3, #2
 8007df6:	bfcc      	ite	gt
 8007df8:	2400      	movgt	r4, #0
 8007dfa:	2401      	movle	r4, #1
 8007dfc:	2b03      	cmp	r3, #3
 8007dfe:	d863      	bhi.n	8007ec8 <_dtoa_r+0x298>
 8007e00:	e8df f003 	tbb	[pc, r3]
 8007e04:	2b375452 	.word	0x2b375452
 8007e08:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007e0c:	441e      	add	r6, r3
 8007e0e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007e12:	2b20      	cmp	r3, #32
 8007e14:	bfc1      	itttt	gt
 8007e16:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007e1a:	409f      	lslgt	r7, r3
 8007e1c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007e20:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007e24:	bfd6      	itet	le
 8007e26:	f1c3 0320 	rsble	r3, r3, #32
 8007e2a:	ea47 0003 	orrgt.w	r0, r7, r3
 8007e2e:	fa04 f003 	lslle.w	r0, r4, r3
 8007e32:	f7f8 fb6f 	bl	8000514 <__aeabi_ui2d>
 8007e36:	2201      	movs	r2, #1
 8007e38:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007e3c:	3e01      	subs	r6, #1
 8007e3e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007e40:	e776      	b.n	8007d30 <_dtoa_r+0x100>
 8007e42:	2301      	movs	r3, #1
 8007e44:	e7b7      	b.n	8007db6 <_dtoa_r+0x186>
 8007e46:	9010      	str	r0, [sp, #64]	@ 0x40
 8007e48:	e7b6      	b.n	8007db8 <_dtoa_r+0x188>
 8007e4a:	9b00      	ldr	r3, [sp, #0]
 8007e4c:	1bdb      	subs	r3, r3, r7
 8007e4e:	9300      	str	r3, [sp, #0]
 8007e50:	427b      	negs	r3, r7
 8007e52:	9308      	str	r3, [sp, #32]
 8007e54:	2300      	movs	r3, #0
 8007e56:	930d      	str	r3, [sp, #52]	@ 0x34
 8007e58:	e7c3      	b.n	8007de2 <_dtoa_r+0x1b2>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e60:	eb07 0b03 	add.w	fp, r7, r3
 8007e64:	f10b 0301 	add.w	r3, fp, #1
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	9303      	str	r3, [sp, #12]
 8007e6c:	bfb8      	it	lt
 8007e6e:	2301      	movlt	r3, #1
 8007e70:	e006      	b.n	8007e80 <_dtoa_r+0x250>
 8007e72:	2301      	movs	r3, #1
 8007e74:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	dd28      	ble.n	8007ece <_dtoa_r+0x29e>
 8007e7c:	469b      	mov	fp, r3
 8007e7e:	9303      	str	r3, [sp, #12]
 8007e80:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007e84:	2100      	movs	r1, #0
 8007e86:	2204      	movs	r2, #4
 8007e88:	f102 0514 	add.w	r5, r2, #20
 8007e8c:	429d      	cmp	r5, r3
 8007e8e:	d926      	bls.n	8007ede <_dtoa_r+0x2ae>
 8007e90:	6041      	str	r1, [r0, #4]
 8007e92:	4648      	mov	r0, r9
 8007e94:	f000 fd9c 	bl	80089d0 <_Balloc>
 8007e98:	4682      	mov	sl, r0
 8007e9a:	2800      	cmp	r0, #0
 8007e9c:	d142      	bne.n	8007f24 <_dtoa_r+0x2f4>
 8007e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8007f18 <_dtoa_r+0x2e8>)
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	f240 11af 	movw	r1, #431	@ 0x1af
 8007ea6:	e6da      	b.n	8007c5e <_dtoa_r+0x2e>
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	e7e3      	b.n	8007e74 <_dtoa_r+0x244>
 8007eac:	2300      	movs	r3, #0
 8007eae:	e7d5      	b.n	8007e5c <_dtoa_r+0x22c>
 8007eb0:	2401      	movs	r4, #1
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	9307      	str	r3, [sp, #28]
 8007eb6:	9409      	str	r4, [sp, #36]	@ 0x24
 8007eb8:	f04f 3bff 	mov.w	fp, #4294967295
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f8cd b00c 	str.w	fp, [sp, #12]
 8007ec2:	2312      	movs	r3, #18
 8007ec4:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ec6:	e7db      	b.n	8007e80 <_dtoa_r+0x250>
 8007ec8:	2301      	movs	r3, #1
 8007eca:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ecc:	e7f4      	b.n	8007eb8 <_dtoa_r+0x288>
 8007ece:	f04f 0b01 	mov.w	fp, #1
 8007ed2:	f8cd b00c 	str.w	fp, [sp, #12]
 8007ed6:	465b      	mov	r3, fp
 8007ed8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007edc:	e7d0      	b.n	8007e80 <_dtoa_r+0x250>
 8007ede:	3101      	adds	r1, #1
 8007ee0:	0052      	lsls	r2, r2, #1
 8007ee2:	e7d1      	b.n	8007e88 <_dtoa_r+0x258>
 8007ee4:	f3af 8000 	nop.w
 8007ee8:	636f4361 	.word	0x636f4361
 8007eec:	3fd287a7 	.word	0x3fd287a7
 8007ef0:	8b60c8b3 	.word	0x8b60c8b3
 8007ef4:	3fc68a28 	.word	0x3fc68a28
 8007ef8:	509f79fb 	.word	0x509f79fb
 8007efc:	3fd34413 	.word	0x3fd34413
 8007f00:	0800b2c6 	.word	0x0800b2c6
 8007f04:	0800b2dd 	.word	0x0800b2dd
 8007f08:	7ff00000 	.word	0x7ff00000
 8007f0c:	0800b291 	.word	0x0800b291
 8007f10:	3ff80000 	.word	0x3ff80000
 8007f14:	0800b490 	.word	0x0800b490
 8007f18:	0800b335 	.word	0x0800b335
 8007f1c:	0800b2c2 	.word	0x0800b2c2
 8007f20:	0800b290 	.word	0x0800b290
 8007f24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f28:	6018      	str	r0, [r3, #0]
 8007f2a:	9b03      	ldr	r3, [sp, #12]
 8007f2c:	2b0e      	cmp	r3, #14
 8007f2e:	f200 80a1 	bhi.w	8008074 <_dtoa_r+0x444>
 8007f32:	2c00      	cmp	r4, #0
 8007f34:	f000 809e 	beq.w	8008074 <_dtoa_r+0x444>
 8007f38:	2f00      	cmp	r7, #0
 8007f3a:	dd33      	ble.n	8007fa4 <_dtoa_r+0x374>
 8007f3c:	4b9c      	ldr	r3, [pc, #624]	@ (80081b0 <_dtoa_r+0x580>)
 8007f3e:	f007 020f 	and.w	r2, r7, #15
 8007f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f46:	ed93 7b00 	vldr	d7, [r3]
 8007f4a:	05f8      	lsls	r0, r7, #23
 8007f4c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007f50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007f54:	d516      	bpl.n	8007f84 <_dtoa_r+0x354>
 8007f56:	4b97      	ldr	r3, [pc, #604]	@ (80081b4 <_dtoa_r+0x584>)
 8007f58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f60:	f7f8 fc7c 	bl	800085c <__aeabi_ddiv>
 8007f64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f68:	f004 040f 	and.w	r4, r4, #15
 8007f6c:	2603      	movs	r6, #3
 8007f6e:	4d91      	ldr	r5, [pc, #580]	@ (80081b4 <_dtoa_r+0x584>)
 8007f70:	b954      	cbnz	r4, 8007f88 <_dtoa_r+0x358>
 8007f72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007f76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f7a:	f7f8 fc6f 	bl	800085c <__aeabi_ddiv>
 8007f7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f82:	e028      	b.n	8007fd6 <_dtoa_r+0x3a6>
 8007f84:	2602      	movs	r6, #2
 8007f86:	e7f2      	b.n	8007f6e <_dtoa_r+0x33e>
 8007f88:	07e1      	lsls	r1, r4, #31
 8007f8a:	d508      	bpl.n	8007f9e <_dtoa_r+0x36e>
 8007f8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007f90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f94:	f7f8 fb38 	bl	8000608 <__aeabi_dmul>
 8007f98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f9c:	3601      	adds	r6, #1
 8007f9e:	1064      	asrs	r4, r4, #1
 8007fa0:	3508      	adds	r5, #8
 8007fa2:	e7e5      	b.n	8007f70 <_dtoa_r+0x340>
 8007fa4:	f000 80af 	beq.w	8008106 <_dtoa_r+0x4d6>
 8007fa8:	427c      	negs	r4, r7
 8007faa:	4b81      	ldr	r3, [pc, #516]	@ (80081b0 <_dtoa_r+0x580>)
 8007fac:	4d81      	ldr	r5, [pc, #516]	@ (80081b4 <_dtoa_r+0x584>)
 8007fae:	f004 020f 	and.w	r2, r4, #15
 8007fb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007fbe:	f7f8 fb23 	bl	8000608 <__aeabi_dmul>
 8007fc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fc6:	1124      	asrs	r4, r4, #4
 8007fc8:	2300      	movs	r3, #0
 8007fca:	2602      	movs	r6, #2
 8007fcc:	2c00      	cmp	r4, #0
 8007fce:	f040 808f 	bne.w	80080f0 <_dtoa_r+0x4c0>
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d1d3      	bne.n	8007f7e <_dtoa_r+0x34e>
 8007fd6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007fd8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f000 8094 	beq.w	800810a <_dtoa_r+0x4da>
 8007fe2:	4b75      	ldr	r3, [pc, #468]	@ (80081b8 <_dtoa_r+0x588>)
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	4629      	mov	r1, r5
 8007fea:	f7f8 fd7f 	bl	8000aec <__aeabi_dcmplt>
 8007fee:	2800      	cmp	r0, #0
 8007ff0:	f000 808b 	beq.w	800810a <_dtoa_r+0x4da>
 8007ff4:	9b03      	ldr	r3, [sp, #12]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	f000 8087 	beq.w	800810a <_dtoa_r+0x4da>
 8007ffc:	f1bb 0f00 	cmp.w	fp, #0
 8008000:	dd34      	ble.n	800806c <_dtoa_r+0x43c>
 8008002:	4620      	mov	r0, r4
 8008004:	4b6d      	ldr	r3, [pc, #436]	@ (80081bc <_dtoa_r+0x58c>)
 8008006:	2200      	movs	r2, #0
 8008008:	4629      	mov	r1, r5
 800800a:	f7f8 fafd 	bl	8000608 <__aeabi_dmul>
 800800e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008012:	f107 38ff 	add.w	r8, r7, #4294967295
 8008016:	3601      	adds	r6, #1
 8008018:	465c      	mov	r4, fp
 800801a:	4630      	mov	r0, r6
 800801c:	f7f8 fa8a 	bl	8000534 <__aeabi_i2d>
 8008020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008024:	f7f8 faf0 	bl	8000608 <__aeabi_dmul>
 8008028:	4b65      	ldr	r3, [pc, #404]	@ (80081c0 <_dtoa_r+0x590>)
 800802a:	2200      	movs	r2, #0
 800802c:	f7f8 f936 	bl	800029c <__adddf3>
 8008030:	4605      	mov	r5, r0
 8008032:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008036:	2c00      	cmp	r4, #0
 8008038:	d16a      	bne.n	8008110 <_dtoa_r+0x4e0>
 800803a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800803e:	4b61      	ldr	r3, [pc, #388]	@ (80081c4 <_dtoa_r+0x594>)
 8008040:	2200      	movs	r2, #0
 8008042:	f7f8 f929 	bl	8000298 <__aeabi_dsub>
 8008046:	4602      	mov	r2, r0
 8008048:	460b      	mov	r3, r1
 800804a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800804e:	462a      	mov	r2, r5
 8008050:	4633      	mov	r3, r6
 8008052:	f7f8 fd69 	bl	8000b28 <__aeabi_dcmpgt>
 8008056:	2800      	cmp	r0, #0
 8008058:	f040 8298 	bne.w	800858c <_dtoa_r+0x95c>
 800805c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008060:	462a      	mov	r2, r5
 8008062:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008066:	f7f8 fd41 	bl	8000aec <__aeabi_dcmplt>
 800806a:	bb38      	cbnz	r0, 80080bc <_dtoa_r+0x48c>
 800806c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008070:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008074:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008076:	2b00      	cmp	r3, #0
 8008078:	f2c0 8157 	blt.w	800832a <_dtoa_r+0x6fa>
 800807c:	2f0e      	cmp	r7, #14
 800807e:	f300 8154 	bgt.w	800832a <_dtoa_r+0x6fa>
 8008082:	4b4b      	ldr	r3, [pc, #300]	@ (80081b0 <_dtoa_r+0x580>)
 8008084:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008088:	ed93 7b00 	vldr	d7, [r3]
 800808c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800808e:	2b00      	cmp	r3, #0
 8008090:	ed8d 7b00 	vstr	d7, [sp]
 8008094:	f280 80e5 	bge.w	8008262 <_dtoa_r+0x632>
 8008098:	9b03      	ldr	r3, [sp, #12]
 800809a:	2b00      	cmp	r3, #0
 800809c:	f300 80e1 	bgt.w	8008262 <_dtoa_r+0x632>
 80080a0:	d10c      	bne.n	80080bc <_dtoa_r+0x48c>
 80080a2:	4b48      	ldr	r3, [pc, #288]	@ (80081c4 <_dtoa_r+0x594>)
 80080a4:	2200      	movs	r2, #0
 80080a6:	ec51 0b17 	vmov	r0, r1, d7
 80080aa:	f7f8 faad 	bl	8000608 <__aeabi_dmul>
 80080ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080b2:	f7f8 fd2f 	bl	8000b14 <__aeabi_dcmpge>
 80080b6:	2800      	cmp	r0, #0
 80080b8:	f000 8266 	beq.w	8008588 <_dtoa_r+0x958>
 80080bc:	2400      	movs	r4, #0
 80080be:	4625      	mov	r5, r4
 80080c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080c2:	4656      	mov	r6, sl
 80080c4:	ea6f 0803 	mvn.w	r8, r3
 80080c8:	2700      	movs	r7, #0
 80080ca:	4621      	mov	r1, r4
 80080cc:	4648      	mov	r0, r9
 80080ce:	f000 fcbf 	bl	8008a50 <_Bfree>
 80080d2:	2d00      	cmp	r5, #0
 80080d4:	f000 80bd 	beq.w	8008252 <_dtoa_r+0x622>
 80080d8:	b12f      	cbz	r7, 80080e6 <_dtoa_r+0x4b6>
 80080da:	42af      	cmp	r7, r5
 80080dc:	d003      	beq.n	80080e6 <_dtoa_r+0x4b6>
 80080de:	4639      	mov	r1, r7
 80080e0:	4648      	mov	r0, r9
 80080e2:	f000 fcb5 	bl	8008a50 <_Bfree>
 80080e6:	4629      	mov	r1, r5
 80080e8:	4648      	mov	r0, r9
 80080ea:	f000 fcb1 	bl	8008a50 <_Bfree>
 80080ee:	e0b0      	b.n	8008252 <_dtoa_r+0x622>
 80080f0:	07e2      	lsls	r2, r4, #31
 80080f2:	d505      	bpl.n	8008100 <_dtoa_r+0x4d0>
 80080f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80080f8:	f7f8 fa86 	bl	8000608 <__aeabi_dmul>
 80080fc:	3601      	adds	r6, #1
 80080fe:	2301      	movs	r3, #1
 8008100:	1064      	asrs	r4, r4, #1
 8008102:	3508      	adds	r5, #8
 8008104:	e762      	b.n	8007fcc <_dtoa_r+0x39c>
 8008106:	2602      	movs	r6, #2
 8008108:	e765      	b.n	8007fd6 <_dtoa_r+0x3a6>
 800810a:	9c03      	ldr	r4, [sp, #12]
 800810c:	46b8      	mov	r8, r7
 800810e:	e784      	b.n	800801a <_dtoa_r+0x3ea>
 8008110:	4b27      	ldr	r3, [pc, #156]	@ (80081b0 <_dtoa_r+0x580>)
 8008112:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008114:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008118:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800811c:	4454      	add	r4, sl
 800811e:	2900      	cmp	r1, #0
 8008120:	d054      	beq.n	80081cc <_dtoa_r+0x59c>
 8008122:	4929      	ldr	r1, [pc, #164]	@ (80081c8 <_dtoa_r+0x598>)
 8008124:	2000      	movs	r0, #0
 8008126:	f7f8 fb99 	bl	800085c <__aeabi_ddiv>
 800812a:	4633      	mov	r3, r6
 800812c:	462a      	mov	r2, r5
 800812e:	f7f8 f8b3 	bl	8000298 <__aeabi_dsub>
 8008132:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008136:	4656      	mov	r6, sl
 8008138:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800813c:	f7f8 fd14 	bl	8000b68 <__aeabi_d2iz>
 8008140:	4605      	mov	r5, r0
 8008142:	f7f8 f9f7 	bl	8000534 <__aeabi_i2d>
 8008146:	4602      	mov	r2, r0
 8008148:	460b      	mov	r3, r1
 800814a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800814e:	f7f8 f8a3 	bl	8000298 <__aeabi_dsub>
 8008152:	3530      	adds	r5, #48	@ 0x30
 8008154:	4602      	mov	r2, r0
 8008156:	460b      	mov	r3, r1
 8008158:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800815c:	f806 5b01 	strb.w	r5, [r6], #1
 8008160:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008164:	f7f8 fcc2 	bl	8000aec <__aeabi_dcmplt>
 8008168:	2800      	cmp	r0, #0
 800816a:	d172      	bne.n	8008252 <_dtoa_r+0x622>
 800816c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008170:	4911      	ldr	r1, [pc, #68]	@ (80081b8 <_dtoa_r+0x588>)
 8008172:	2000      	movs	r0, #0
 8008174:	f7f8 f890 	bl	8000298 <__aeabi_dsub>
 8008178:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800817c:	f7f8 fcb6 	bl	8000aec <__aeabi_dcmplt>
 8008180:	2800      	cmp	r0, #0
 8008182:	f040 80b4 	bne.w	80082ee <_dtoa_r+0x6be>
 8008186:	42a6      	cmp	r6, r4
 8008188:	f43f af70 	beq.w	800806c <_dtoa_r+0x43c>
 800818c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008190:	4b0a      	ldr	r3, [pc, #40]	@ (80081bc <_dtoa_r+0x58c>)
 8008192:	2200      	movs	r2, #0
 8008194:	f7f8 fa38 	bl	8000608 <__aeabi_dmul>
 8008198:	4b08      	ldr	r3, [pc, #32]	@ (80081bc <_dtoa_r+0x58c>)
 800819a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800819e:	2200      	movs	r2, #0
 80081a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081a4:	f7f8 fa30 	bl	8000608 <__aeabi_dmul>
 80081a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081ac:	e7c4      	b.n	8008138 <_dtoa_r+0x508>
 80081ae:	bf00      	nop
 80081b0:	0800b490 	.word	0x0800b490
 80081b4:	0800b468 	.word	0x0800b468
 80081b8:	3ff00000 	.word	0x3ff00000
 80081bc:	40240000 	.word	0x40240000
 80081c0:	401c0000 	.word	0x401c0000
 80081c4:	40140000 	.word	0x40140000
 80081c8:	3fe00000 	.word	0x3fe00000
 80081cc:	4631      	mov	r1, r6
 80081ce:	4628      	mov	r0, r5
 80081d0:	f7f8 fa1a 	bl	8000608 <__aeabi_dmul>
 80081d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80081d8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80081da:	4656      	mov	r6, sl
 80081dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081e0:	f7f8 fcc2 	bl	8000b68 <__aeabi_d2iz>
 80081e4:	4605      	mov	r5, r0
 80081e6:	f7f8 f9a5 	bl	8000534 <__aeabi_i2d>
 80081ea:	4602      	mov	r2, r0
 80081ec:	460b      	mov	r3, r1
 80081ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081f2:	f7f8 f851 	bl	8000298 <__aeabi_dsub>
 80081f6:	3530      	adds	r5, #48	@ 0x30
 80081f8:	f806 5b01 	strb.w	r5, [r6], #1
 80081fc:	4602      	mov	r2, r0
 80081fe:	460b      	mov	r3, r1
 8008200:	42a6      	cmp	r6, r4
 8008202:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008206:	f04f 0200 	mov.w	r2, #0
 800820a:	d124      	bne.n	8008256 <_dtoa_r+0x626>
 800820c:	4baf      	ldr	r3, [pc, #700]	@ (80084cc <_dtoa_r+0x89c>)
 800820e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008212:	f7f8 f843 	bl	800029c <__adddf3>
 8008216:	4602      	mov	r2, r0
 8008218:	460b      	mov	r3, r1
 800821a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800821e:	f7f8 fc83 	bl	8000b28 <__aeabi_dcmpgt>
 8008222:	2800      	cmp	r0, #0
 8008224:	d163      	bne.n	80082ee <_dtoa_r+0x6be>
 8008226:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800822a:	49a8      	ldr	r1, [pc, #672]	@ (80084cc <_dtoa_r+0x89c>)
 800822c:	2000      	movs	r0, #0
 800822e:	f7f8 f833 	bl	8000298 <__aeabi_dsub>
 8008232:	4602      	mov	r2, r0
 8008234:	460b      	mov	r3, r1
 8008236:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800823a:	f7f8 fc57 	bl	8000aec <__aeabi_dcmplt>
 800823e:	2800      	cmp	r0, #0
 8008240:	f43f af14 	beq.w	800806c <_dtoa_r+0x43c>
 8008244:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008246:	1e73      	subs	r3, r6, #1
 8008248:	9313      	str	r3, [sp, #76]	@ 0x4c
 800824a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800824e:	2b30      	cmp	r3, #48	@ 0x30
 8008250:	d0f8      	beq.n	8008244 <_dtoa_r+0x614>
 8008252:	4647      	mov	r7, r8
 8008254:	e03b      	b.n	80082ce <_dtoa_r+0x69e>
 8008256:	4b9e      	ldr	r3, [pc, #632]	@ (80084d0 <_dtoa_r+0x8a0>)
 8008258:	f7f8 f9d6 	bl	8000608 <__aeabi_dmul>
 800825c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008260:	e7bc      	b.n	80081dc <_dtoa_r+0x5ac>
 8008262:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008266:	4656      	mov	r6, sl
 8008268:	e9dd 2300 	ldrd	r2, r3, [sp]
 800826c:	4620      	mov	r0, r4
 800826e:	4629      	mov	r1, r5
 8008270:	f7f8 faf4 	bl	800085c <__aeabi_ddiv>
 8008274:	f7f8 fc78 	bl	8000b68 <__aeabi_d2iz>
 8008278:	4680      	mov	r8, r0
 800827a:	f7f8 f95b 	bl	8000534 <__aeabi_i2d>
 800827e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008282:	f7f8 f9c1 	bl	8000608 <__aeabi_dmul>
 8008286:	4602      	mov	r2, r0
 8008288:	460b      	mov	r3, r1
 800828a:	4620      	mov	r0, r4
 800828c:	4629      	mov	r1, r5
 800828e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008292:	f7f8 f801 	bl	8000298 <__aeabi_dsub>
 8008296:	f806 4b01 	strb.w	r4, [r6], #1
 800829a:	9d03      	ldr	r5, [sp, #12]
 800829c:	eba6 040a 	sub.w	r4, r6, sl
 80082a0:	42a5      	cmp	r5, r4
 80082a2:	4602      	mov	r2, r0
 80082a4:	460b      	mov	r3, r1
 80082a6:	d133      	bne.n	8008310 <_dtoa_r+0x6e0>
 80082a8:	f7f7 fff8 	bl	800029c <__adddf3>
 80082ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082b0:	4604      	mov	r4, r0
 80082b2:	460d      	mov	r5, r1
 80082b4:	f7f8 fc38 	bl	8000b28 <__aeabi_dcmpgt>
 80082b8:	b9c0      	cbnz	r0, 80082ec <_dtoa_r+0x6bc>
 80082ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082be:	4620      	mov	r0, r4
 80082c0:	4629      	mov	r1, r5
 80082c2:	f7f8 fc09 	bl	8000ad8 <__aeabi_dcmpeq>
 80082c6:	b110      	cbz	r0, 80082ce <_dtoa_r+0x69e>
 80082c8:	f018 0f01 	tst.w	r8, #1
 80082cc:	d10e      	bne.n	80082ec <_dtoa_r+0x6bc>
 80082ce:	9902      	ldr	r1, [sp, #8]
 80082d0:	4648      	mov	r0, r9
 80082d2:	f000 fbbd 	bl	8008a50 <_Bfree>
 80082d6:	2300      	movs	r3, #0
 80082d8:	7033      	strb	r3, [r6, #0]
 80082da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80082dc:	3701      	adds	r7, #1
 80082de:	601f      	str	r7, [r3, #0]
 80082e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	f000 824b 	beq.w	800877e <_dtoa_r+0xb4e>
 80082e8:	601e      	str	r6, [r3, #0]
 80082ea:	e248      	b.n	800877e <_dtoa_r+0xb4e>
 80082ec:	46b8      	mov	r8, r7
 80082ee:	4633      	mov	r3, r6
 80082f0:	461e      	mov	r6, r3
 80082f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082f6:	2a39      	cmp	r2, #57	@ 0x39
 80082f8:	d106      	bne.n	8008308 <_dtoa_r+0x6d8>
 80082fa:	459a      	cmp	sl, r3
 80082fc:	d1f8      	bne.n	80082f0 <_dtoa_r+0x6c0>
 80082fe:	2230      	movs	r2, #48	@ 0x30
 8008300:	f108 0801 	add.w	r8, r8, #1
 8008304:	f88a 2000 	strb.w	r2, [sl]
 8008308:	781a      	ldrb	r2, [r3, #0]
 800830a:	3201      	adds	r2, #1
 800830c:	701a      	strb	r2, [r3, #0]
 800830e:	e7a0      	b.n	8008252 <_dtoa_r+0x622>
 8008310:	4b6f      	ldr	r3, [pc, #444]	@ (80084d0 <_dtoa_r+0x8a0>)
 8008312:	2200      	movs	r2, #0
 8008314:	f7f8 f978 	bl	8000608 <__aeabi_dmul>
 8008318:	2200      	movs	r2, #0
 800831a:	2300      	movs	r3, #0
 800831c:	4604      	mov	r4, r0
 800831e:	460d      	mov	r5, r1
 8008320:	f7f8 fbda 	bl	8000ad8 <__aeabi_dcmpeq>
 8008324:	2800      	cmp	r0, #0
 8008326:	d09f      	beq.n	8008268 <_dtoa_r+0x638>
 8008328:	e7d1      	b.n	80082ce <_dtoa_r+0x69e>
 800832a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800832c:	2a00      	cmp	r2, #0
 800832e:	f000 80ea 	beq.w	8008506 <_dtoa_r+0x8d6>
 8008332:	9a07      	ldr	r2, [sp, #28]
 8008334:	2a01      	cmp	r2, #1
 8008336:	f300 80cd 	bgt.w	80084d4 <_dtoa_r+0x8a4>
 800833a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800833c:	2a00      	cmp	r2, #0
 800833e:	f000 80c1 	beq.w	80084c4 <_dtoa_r+0x894>
 8008342:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008346:	9c08      	ldr	r4, [sp, #32]
 8008348:	9e00      	ldr	r6, [sp, #0]
 800834a:	9a00      	ldr	r2, [sp, #0]
 800834c:	441a      	add	r2, r3
 800834e:	9200      	str	r2, [sp, #0]
 8008350:	9a06      	ldr	r2, [sp, #24]
 8008352:	2101      	movs	r1, #1
 8008354:	441a      	add	r2, r3
 8008356:	4648      	mov	r0, r9
 8008358:	9206      	str	r2, [sp, #24]
 800835a:	f000 fc77 	bl	8008c4c <__i2b>
 800835e:	4605      	mov	r5, r0
 8008360:	b166      	cbz	r6, 800837c <_dtoa_r+0x74c>
 8008362:	9b06      	ldr	r3, [sp, #24]
 8008364:	2b00      	cmp	r3, #0
 8008366:	dd09      	ble.n	800837c <_dtoa_r+0x74c>
 8008368:	42b3      	cmp	r3, r6
 800836a:	9a00      	ldr	r2, [sp, #0]
 800836c:	bfa8      	it	ge
 800836e:	4633      	movge	r3, r6
 8008370:	1ad2      	subs	r2, r2, r3
 8008372:	9200      	str	r2, [sp, #0]
 8008374:	9a06      	ldr	r2, [sp, #24]
 8008376:	1af6      	subs	r6, r6, r3
 8008378:	1ad3      	subs	r3, r2, r3
 800837a:	9306      	str	r3, [sp, #24]
 800837c:	9b08      	ldr	r3, [sp, #32]
 800837e:	b30b      	cbz	r3, 80083c4 <_dtoa_r+0x794>
 8008380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008382:	2b00      	cmp	r3, #0
 8008384:	f000 80c6 	beq.w	8008514 <_dtoa_r+0x8e4>
 8008388:	2c00      	cmp	r4, #0
 800838a:	f000 80c0 	beq.w	800850e <_dtoa_r+0x8de>
 800838e:	4629      	mov	r1, r5
 8008390:	4622      	mov	r2, r4
 8008392:	4648      	mov	r0, r9
 8008394:	f000 fd12 	bl	8008dbc <__pow5mult>
 8008398:	9a02      	ldr	r2, [sp, #8]
 800839a:	4601      	mov	r1, r0
 800839c:	4605      	mov	r5, r0
 800839e:	4648      	mov	r0, r9
 80083a0:	f000 fc6a 	bl	8008c78 <__multiply>
 80083a4:	9902      	ldr	r1, [sp, #8]
 80083a6:	4680      	mov	r8, r0
 80083a8:	4648      	mov	r0, r9
 80083aa:	f000 fb51 	bl	8008a50 <_Bfree>
 80083ae:	9b08      	ldr	r3, [sp, #32]
 80083b0:	1b1b      	subs	r3, r3, r4
 80083b2:	9308      	str	r3, [sp, #32]
 80083b4:	f000 80b1 	beq.w	800851a <_dtoa_r+0x8ea>
 80083b8:	9a08      	ldr	r2, [sp, #32]
 80083ba:	4641      	mov	r1, r8
 80083bc:	4648      	mov	r0, r9
 80083be:	f000 fcfd 	bl	8008dbc <__pow5mult>
 80083c2:	9002      	str	r0, [sp, #8]
 80083c4:	2101      	movs	r1, #1
 80083c6:	4648      	mov	r0, r9
 80083c8:	f000 fc40 	bl	8008c4c <__i2b>
 80083cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083ce:	4604      	mov	r4, r0
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	f000 81d8 	beq.w	8008786 <_dtoa_r+0xb56>
 80083d6:	461a      	mov	r2, r3
 80083d8:	4601      	mov	r1, r0
 80083da:	4648      	mov	r0, r9
 80083dc:	f000 fcee 	bl	8008dbc <__pow5mult>
 80083e0:	9b07      	ldr	r3, [sp, #28]
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	4604      	mov	r4, r0
 80083e6:	f300 809f 	bgt.w	8008528 <_dtoa_r+0x8f8>
 80083ea:	9b04      	ldr	r3, [sp, #16]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	f040 8097 	bne.w	8008520 <_dtoa_r+0x8f0>
 80083f2:	9b05      	ldr	r3, [sp, #20]
 80083f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f040 8093 	bne.w	8008524 <_dtoa_r+0x8f4>
 80083fe:	9b05      	ldr	r3, [sp, #20]
 8008400:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008404:	0d1b      	lsrs	r3, r3, #20
 8008406:	051b      	lsls	r3, r3, #20
 8008408:	b133      	cbz	r3, 8008418 <_dtoa_r+0x7e8>
 800840a:	9b00      	ldr	r3, [sp, #0]
 800840c:	3301      	adds	r3, #1
 800840e:	9300      	str	r3, [sp, #0]
 8008410:	9b06      	ldr	r3, [sp, #24]
 8008412:	3301      	adds	r3, #1
 8008414:	9306      	str	r3, [sp, #24]
 8008416:	2301      	movs	r3, #1
 8008418:	9308      	str	r3, [sp, #32]
 800841a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800841c:	2b00      	cmp	r3, #0
 800841e:	f000 81b8 	beq.w	8008792 <_dtoa_r+0xb62>
 8008422:	6923      	ldr	r3, [r4, #16]
 8008424:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008428:	6918      	ldr	r0, [r3, #16]
 800842a:	f000 fbc3 	bl	8008bb4 <__hi0bits>
 800842e:	f1c0 0020 	rsb	r0, r0, #32
 8008432:	9b06      	ldr	r3, [sp, #24]
 8008434:	4418      	add	r0, r3
 8008436:	f010 001f 	ands.w	r0, r0, #31
 800843a:	f000 8082 	beq.w	8008542 <_dtoa_r+0x912>
 800843e:	f1c0 0320 	rsb	r3, r0, #32
 8008442:	2b04      	cmp	r3, #4
 8008444:	dd73      	ble.n	800852e <_dtoa_r+0x8fe>
 8008446:	9b00      	ldr	r3, [sp, #0]
 8008448:	f1c0 001c 	rsb	r0, r0, #28
 800844c:	4403      	add	r3, r0
 800844e:	9300      	str	r3, [sp, #0]
 8008450:	9b06      	ldr	r3, [sp, #24]
 8008452:	4403      	add	r3, r0
 8008454:	4406      	add	r6, r0
 8008456:	9306      	str	r3, [sp, #24]
 8008458:	9b00      	ldr	r3, [sp, #0]
 800845a:	2b00      	cmp	r3, #0
 800845c:	dd05      	ble.n	800846a <_dtoa_r+0x83a>
 800845e:	9902      	ldr	r1, [sp, #8]
 8008460:	461a      	mov	r2, r3
 8008462:	4648      	mov	r0, r9
 8008464:	f000 fd04 	bl	8008e70 <__lshift>
 8008468:	9002      	str	r0, [sp, #8]
 800846a:	9b06      	ldr	r3, [sp, #24]
 800846c:	2b00      	cmp	r3, #0
 800846e:	dd05      	ble.n	800847c <_dtoa_r+0x84c>
 8008470:	4621      	mov	r1, r4
 8008472:	461a      	mov	r2, r3
 8008474:	4648      	mov	r0, r9
 8008476:	f000 fcfb 	bl	8008e70 <__lshift>
 800847a:	4604      	mov	r4, r0
 800847c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800847e:	2b00      	cmp	r3, #0
 8008480:	d061      	beq.n	8008546 <_dtoa_r+0x916>
 8008482:	9802      	ldr	r0, [sp, #8]
 8008484:	4621      	mov	r1, r4
 8008486:	f000 fd5f 	bl	8008f48 <__mcmp>
 800848a:	2800      	cmp	r0, #0
 800848c:	da5b      	bge.n	8008546 <_dtoa_r+0x916>
 800848e:	2300      	movs	r3, #0
 8008490:	9902      	ldr	r1, [sp, #8]
 8008492:	220a      	movs	r2, #10
 8008494:	4648      	mov	r0, r9
 8008496:	f000 fafd 	bl	8008a94 <__multadd>
 800849a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800849c:	9002      	str	r0, [sp, #8]
 800849e:	f107 38ff 	add.w	r8, r7, #4294967295
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f000 8177 	beq.w	8008796 <_dtoa_r+0xb66>
 80084a8:	4629      	mov	r1, r5
 80084aa:	2300      	movs	r3, #0
 80084ac:	220a      	movs	r2, #10
 80084ae:	4648      	mov	r0, r9
 80084b0:	f000 faf0 	bl	8008a94 <__multadd>
 80084b4:	f1bb 0f00 	cmp.w	fp, #0
 80084b8:	4605      	mov	r5, r0
 80084ba:	dc6f      	bgt.n	800859c <_dtoa_r+0x96c>
 80084bc:	9b07      	ldr	r3, [sp, #28]
 80084be:	2b02      	cmp	r3, #2
 80084c0:	dc49      	bgt.n	8008556 <_dtoa_r+0x926>
 80084c2:	e06b      	b.n	800859c <_dtoa_r+0x96c>
 80084c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80084c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80084ca:	e73c      	b.n	8008346 <_dtoa_r+0x716>
 80084cc:	3fe00000 	.word	0x3fe00000
 80084d0:	40240000 	.word	0x40240000
 80084d4:	9b03      	ldr	r3, [sp, #12]
 80084d6:	1e5c      	subs	r4, r3, #1
 80084d8:	9b08      	ldr	r3, [sp, #32]
 80084da:	42a3      	cmp	r3, r4
 80084dc:	db09      	blt.n	80084f2 <_dtoa_r+0x8c2>
 80084de:	1b1c      	subs	r4, r3, r4
 80084e0:	9b03      	ldr	r3, [sp, #12]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f6bf af30 	bge.w	8008348 <_dtoa_r+0x718>
 80084e8:	9b00      	ldr	r3, [sp, #0]
 80084ea:	9a03      	ldr	r2, [sp, #12]
 80084ec:	1a9e      	subs	r6, r3, r2
 80084ee:	2300      	movs	r3, #0
 80084f0:	e72b      	b.n	800834a <_dtoa_r+0x71a>
 80084f2:	9b08      	ldr	r3, [sp, #32]
 80084f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80084f6:	9408      	str	r4, [sp, #32]
 80084f8:	1ae3      	subs	r3, r4, r3
 80084fa:	441a      	add	r2, r3
 80084fc:	9e00      	ldr	r6, [sp, #0]
 80084fe:	9b03      	ldr	r3, [sp, #12]
 8008500:	920d      	str	r2, [sp, #52]	@ 0x34
 8008502:	2400      	movs	r4, #0
 8008504:	e721      	b.n	800834a <_dtoa_r+0x71a>
 8008506:	9c08      	ldr	r4, [sp, #32]
 8008508:	9e00      	ldr	r6, [sp, #0]
 800850a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800850c:	e728      	b.n	8008360 <_dtoa_r+0x730>
 800850e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008512:	e751      	b.n	80083b8 <_dtoa_r+0x788>
 8008514:	9a08      	ldr	r2, [sp, #32]
 8008516:	9902      	ldr	r1, [sp, #8]
 8008518:	e750      	b.n	80083bc <_dtoa_r+0x78c>
 800851a:	f8cd 8008 	str.w	r8, [sp, #8]
 800851e:	e751      	b.n	80083c4 <_dtoa_r+0x794>
 8008520:	2300      	movs	r3, #0
 8008522:	e779      	b.n	8008418 <_dtoa_r+0x7e8>
 8008524:	9b04      	ldr	r3, [sp, #16]
 8008526:	e777      	b.n	8008418 <_dtoa_r+0x7e8>
 8008528:	2300      	movs	r3, #0
 800852a:	9308      	str	r3, [sp, #32]
 800852c:	e779      	b.n	8008422 <_dtoa_r+0x7f2>
 800852e:	d093      	beq.n	8008458 <_dtoa_r+0x828>
 8008530:	9a00      	ldr	r2, [sp, #0]
 8008532:	331c      	adds	r3, #28
 8008534:	441a      	add	r2, r3
 8008536:	9200      	str	r2, [sp, #0]
 8008538:	9a06      	ldr	r2, [sp, #24]
 800853a:	441a      	add	r2, r3
 800853c:	441e      	add	r6, r3
 800853e:	9206      	str	r2, [sp, #24]
 8008540:	e78a      	b.n	8008458 <_dtoa_r+0x828>
 8008542:	4603      	mov	r3, r0
 8008544:	e7f4      	b.n	8008530 <_dtoa_r+0x900>
 8008546:	9b03      	ldr	r3, [sp, #12]
 8008548:	2b00      	cmp	r3, #0
 800854a:	46b8      	mov	r8, r7
 800854c:	dc20      	bgt.n	8008590 <_dtoa_r+0x960>
 800854e:	469b      	mov	fp, r3
 8008550:	9b07      	ldr	r3, [sp, #28]
 8008552:	2b02      	cmp	r3, #2
 8008554:	dd1e      	ble.n	8008594 <_dtoa_r+0x964>
 8008556:	f1bb 0f00 	cmp.w	fp, #0
 800855a:	f47f adb1 	bne.w	80080c0 <_dtoa_r+0x490>
 800855e:	4621      	mov	r1, r4
 8008560:	465b      	mov	r3, fp
 8008562:	2205      	movs	r2, #5
 8008564:	4648      	mov	r0, r9
 8008566:	f000 fa95 	bl	8008a94 <__multadd>
 800856a:	4601      	mov	r1, r0
 800856c:	4604      	mov	r4, r0
 800856e:	9802      	ldr	r0, [sp, #8]
 8008570:	f000 fcea 	bl	8008f48 <__mcmp>
 8008574:	2800      	cmp	r0, #0
 8008576:	f77f ada3 	ble.w	80080c0 <_dtoa_r+0x490>
 800857a:	4656      	mov	r6, sl
 800857c:	2331      	movs	r3, #49	@ 0x31
 800857e:	f806 3b01 	strb.w	r3, [r6], #1
 8008582:	f108 0801 	add.w	r8, r8, #1
 8008586:	e59f      	b.n	80080c8 <_dtoa_r+0x498>
 8008588:	9c03      	ldr	r4, [sp, #12]
 800858a:	46b8      	mov	r8, r7
 800858c:	4625      	mov	r5, r4
 800858e:	e7f4      	b.n	800857a <_dtoa_r+0x94a>
 8008590:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008596:	2b00      	cmp	r3, #0
 8008598:	f000 8101 	beq.w	800879e <_dtoa_r+0xb6e>
 800859c:	2e00      	cmp	r6, #0
 800859e:	dd05      	ble.n	80085ac <_dtoa_r+0x97c>
 80085a0:	4629      	mov	r1, r5
 80085a2:	4632      	mov	r2, r6
 80085a4:	4648      	mov	r0, r9
 80085a6:	f000 fc63 	bl	8008e70 <__lshift>
 80085aa:	4605      	mov	r5, r0
 80085ac:	9b08      	ldr	r3, [sp, #32]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d05c      	beq.n	800866c <_dtoa_r+0xa3c>
 80085b2:	6869      	ldr	r1, [r5, #4]
 80085b4:	4648      	mov	r0, r9
 80085b6:	f000 fa0b 	bl	80089d0 <_Balloc>
 80085ba:	4606      	mov	r6, r0
 80085bc:	b928      	cbnz	r0, 80085ca <_dtoa_r+0x99a>
 80085be:	4b82      	ldr	r3, [pc, #520]	@ (80087c8 <_dtoa_r+0xb98>)
 80085c0:	4602      	mov	r2, r0
 80085c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80085c6:	f7ff bb4a 	b.w	8007c5e <_dtoa_r+0x2e>
 80085ca:	692a      	ldr	r2, [r5, #16]
 80085cc:	3202      	adds	r2, #2
 80085ce:	0092      	lsls	r2, r2, #2
 80085d0:	f105 010c 	add.w	r1, r5, #12
 80085d4:	300c      	adds	r0, #12
 80085d6:	f001 ff69 	bl	800a4ac <memcpy>
 80085da:	2201      	movs	r2, #1
 80085dc:	4631      	mov	r1, r6
 80085de:	4648      	mov	r0, r9
 80085e0:	f000 fc46 	bl	8008e70 <__lshift>
 80085e4:	f10a 0301 	add.w	r3, sl, #1
 80085e8:	9300      	str	r3, [sp, #0]
 80085ea:	eb0a 030b 	add.w	r3, sl, fp
 80085ee:	9308      	str	r3, [sp, #32]
 80085f0:	9b04      	ldr	r3, [sp, #16]
 80085f2:	f003 0301 	and.w	r3, r3, #1
 80085f6:	462f      	mov	r7, r5
 80085f8:	9306      	str	r3, [sp, #24]
 80085fa:	4605      	mov	r5, r0
 80085fc:	9b00      	ldr	r3, [sp, #0]
 80085fe:	9802      	ldr	r0, [sp, #8]
 8008600:	4621      	mov	r1, r4
 8008602:	f103 3bff 	add.w	fp, r3, #4294967295
 8008606:	f7ff fa8b 	bl	8007b20 <quorem>
 800860a:	4603      	mov	r3, r0
 800860c:	3330      	adds	r3, #48	@ 0x30
 800860e:	9003      	str	r0, [sp, #12]
 8008610:	4639      	mov	r1, r7
 8008612:	9802      	ldr	r0, [sp, #8]
 8008614:	9309      	str	r3, [sp, #36]	@ 0x24
 8008616:	f000 fc97 	bl	8008f48 <__mcmp>
 800861a:	462a      	mov	r2, r5
 800861c:	9004      	str	r0, [sp, #16]
 800861e:	4621      	mov	r1, r4
 8008620:	4648      	mov	r0, r9
 8008622:	f000 fcad 	bl	8008f80 <__mdiff>
 8008626:	68c2      	ldr	r2, [r0, #12]
 8008628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800862a:	4606      	mov	r6, r0
 800862c:	bb02      	cbnz	r2, 8008670 <_dtoa_r+0xa40>
 800862e:	4601      	mov	r1, r0
 8008630:	9802      	ldr	r0, [sp, #8]
 8008632:	f000 fc89 	bl	8008f48 <__mcmp>
 8008636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008638:	4602      	mov	r2, r0
 800863a:	4631      	mov	r1, r6
 800863c:	4648      	mov	r0, r9
 800863e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008640:	9309      	str	r3, [sp, #36]	@ 0x24
 8008642:	f000 fa05 	bl	8008a50 <_Bfree>
 8008646:	9b07      	ldr	r3, [sp, #28]
 8008648:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800864a:	9e00      	ldr	r6, [sp, #0]
 800864c:	ea42 0103 	orr.w	r1, r2, r3
 8008650:	9b06      	ldr	r3, [sp, #24]
 8008652:	4319      	orrs	r1, r3
 8008654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008656:	d10d      	bne.n	8008674 <_dtoa_r+0xa44>
 8008658:	2b39      	cmp	r3, #57	@ 0x39
 800865a:	d027      	beq.n	80086ac <_dtoa_r+0xa7c>
 800865c:	9a04      	ldr	r2, [sp, #16]
 800865e:	2a00      	cmp	r2, #0
 8008660:	dd01      	ble.n	8008666 <_dtoa_r+0xa36>
 8008662:	9b03      	ldr	r3, [sp, #12]
 8008664:	3331      	adds	r3, #49	@ 0x31
 8008666:	f88b 3000 	strb.w	r3, [fp]
 800866a:	e52e      	b.n	80080ca <_dtoa_r+0x49a>
 800866c:	4628      	mov	r0, r5
 800866e:	e7b9      	b.n	80085e4 <_dtoa_r+0x9b4>
 8008670:	2201      	movs	r2, #1
 8008672:	e7e2      	b.n	800863a <_dtoa_r+0xa0a>
 8008674:	9904      	ldr	r1, [sp, #16]
 8008676:	2900      	cmp	r1, #0
 8008678:	db04      	blt.n	8008684 <_dtoa_r+0xa54>
 800867a:	9807      	ldr	r0, [sp, #28]
 800867c:	4301      	orrs	r1, r0
 800867e:	9806      	ldr	r0, [sp, #24]
 8008680:	4301      	orrs	r1, r0
 8008682:	d120      	bne.n	80086c6 <_dtoa_r+0xa96>
 8008684:	2a00      	cmp	r2, #0
 8008686:	ddee      	ble.n	8008666 <_dtoa_r+0xa36>
 8008688:	9902      	ldr	r1, [sp, #8]
 800868a:	9300      	str	r3, [sp, #0]
 800868c:	2201      	movs	r2, #1
 800868e:	4648      	mov	r0, r9
 8008690:	f000 fbee 	bl	8008e70 <__lshift>
 8008694:	4621      	mov	r1, r4
 8008696:	9002      	str	r0, [sp, #8]
 8008698:	f000 fc56 	bl	8008f48 <__mcmp>
 800869c:	2800      	cmp	r0, #0
 800869e:	9b00      	ldr	r3, [sp, #0]
 80086a0:	dc02      	bgt.n	80086a8 <_dtoa_r+0xa78>
 80086a2:	d1e0      	bne.n	8008666 <_dtoa_r+0xa36>
 80086a4:	07da      	lsls	r2, r3, #31
 80086a6:	d5de      	bpl.n	8008666 <_dtoa_r+0xa36>
 80086a8:	2b39      	cmp	r3, #57	@ 0x39
 80086aa:	d1da      	bne.n	8008662 <_dtoa_r+0xa32>
 80086ac:	2339      	movs	r3, #57	@ 0x39
 80086ae:	f88b 3000 	strb.w	r3, [fp]
 80086b2:	4633      	mov	r3, r6
 80086b4:	461e      	mov	r6, r3
 80086b6:	3b01      	subs	r3, #1
 80086b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80086bc:	2a39      	cmp	r2, #57	@ 0x39
 80086be:	d04e      	beq.n	800875e <_dtoa_r+0xb2e>
 80086c0:	3201      	adds	r2, #1
 80086c2:	701a      	strb	r2, [r3, #0]
 80086c4:	e501      	b.n	80080ca <_dtoa_r+0x49a>
 80086c6:	2a00      	cmp	r2, #0
 80086c8:	dd03      	ble.n	80086d2 <_dtoa_r+0xaa2>
 80086ca:	2b39      	cmp	r3, #57	@ 0x39
 80086cc:	d0ee      	beq.n	80086ac <_dtoa_r+0xa7c>
 80086ce:	3301      	adds	r3, #1
 80086d0:	e7c9      	b.n	8008666 <_dtoa_r+0xa36>
 80086d2:	9a00      	ldr	r2, [sp, #0]
 80086d4:	9908      	ldr	r1, [sp, #32]
 80086d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80086da:	428a      	cmp	r2, r1
 80086dc:	d028      	beq.n	8008730 <_dtoa_r+0xb00>
 80086de:	9902      	ldr	r1, [sp, #8]
 80086e0:	2300      	movs	r3, #0
 80086e2:	220a      	movs	r2, #10
 80086e4:	4648      	mov	r0, r9
 80086e6:	f000 f9d5 	bl	8008a94 <__multadd>
 80086ea:	42af      	cmp	r7, r5
 80086ec:	9002      	str	r0, [sp, #8]
 80086ee:	f04f 0300 	mov.w	r3, #0
 80086f2:	f04f 020a 	mov.w	r2, #10
 80086f6:	4639      	mov	r1, r7
 80086f8:	4648      	mov	r0, r9
 80086fa:	d107      	bne.n	800870c <_dtoa_r+0xadc>
 80086fc:	f000 f9ca 	bl	8008a94 <__multadd>
 8008700:	4607      	mov	r7, r0
 8008702:	4605      	mov	r5, r0
 8008704:	9b00      	ldr	r3, [sp, #0]
 8008706:	3301      	adds	r3, #1
 8008708:	9300      	str	r3, [sp, #0]
 800870a:	e777      	b.n	80085fc <_dtoa_r+0x9cc>
 800870c:	f000 f9c2 	bl	8008a94 <__multadd>
 8008710:	4629      	mov	r1, r5
 8008712:	4607      	mov	r7, r0
 8008714:	2300      	movs	r3, #0
 8008716:	220a      	movs	r2, #10
 8008718:	4648      	mov	r0, r9
 800871a:	f000 f9bb 	bl	8008a94 <__multadd>
 800871e:	4605      	mov	r5, r0
 8008720:	e7f0      	b.n	8008704 <_dtoa_r+0xad4>
 8008722:	f1bb 0f00 	cmp.w	fp, #0
 8008726:	bfcc      	ite	gt
 8008728:	465e      	movgt	r6, fp
 800872a:	2601      	movle	r6, #1
 800872c:	4456      	add	r6, sl
 800872e:	2700      	movs	r7, #0
 8008730:	9902      	ldr	r1, [sp, #8]
 8008732:	9300      	str	r3, [sp, #0]
 8008734:	2201      	movs	r2, #1
 8008736:	4648      	mov	r0, r9
 8008738:	f000 fb9a 	bl	8008e70 <__lshift>
 800873c:	4621      	mov	r1, r4
 800873e:	9002      	str	r0, [sp, #8]
 8008740:	f000 fc02 	bl	8008f48 <__mcmp>
 8008744:	2800      	cmp	r0, #0
 8008746:	dcb4      	bgt.n	80086b2 <_dtoa_r+0xa82>
 8008748:	d102      	bne.n	8008750 <_dtoa_r+0xb20>
 800874a:	9b00      	ldr	r3, [sp, #0]
 800874c:	07db      	lsls	r3, r3, #31
 800874e:	d4b0      	bmi.n	80086b2 <_dtoa_r+0xa82>
 8008750:	4633      	mov	r3, r6
 8008752:	461e      	mov	r6, r3
 8008754:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008758:	2a30      	cmp	r2, #48	@ 0x30
 800875a:	d0fa      	beq.n	8008752 <_dtoa_r+0xb22>
 800875c:	e4b5      	b.n	80080ca <_dtoa_r+0x49a>
 800875e:	459a      	cmp	sl, r3
 8008760:	d1a8      	bne.n	80086b4 <_dtoa_r+0xa84>
 8008762:	2331      	movs	r3, #49	@ 0x31
 8008764:	f108 0801 	add.w	r8, r8, #1
 8008768:	f88a 3000 	strb.w	r3, [sl]
 800876c:	e4ad      	b.n	80080ca <_dtoa_r+0x49a>
 800876e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008770:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80087cc <_dtoa_r+0xb9c>
 8008774:	b11b      	cbz	r3, 800877e <_dtoa_r+0xb4e>
 8008776:	f10a 0308 	add.w	r3, sl, #8
 800877a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800877c:	6013      	str	r3, [r2, #0]
 800877e:	4650      	mov	r0, sl
 8008780:	b017      	add	sp, #92	@ 0x5c
 8008782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008786:	9b07      	ldr	r3, [sp, #28]
 8008788:	2b01      	cmp	r3, #1
 800878a:	f77f ae2e 	ble.w	80083ea <_dtoa_r+0x7ba>
 800878e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008790:	9308      	str	r3, [sp, #32]
 8008792:	2001      	movs	r0, #1
 8008794:	e64d      	b.n	8008432 <_dtoa_r+0x802>
 8008796:	f1bb 0f00 	cmp.w	fp, #0
 800879a:	f77f aed9 	ble.w	8008550 <_dtoa_r+0x920>
 800879e:	4656      	mov	r6, sl
 80087a0:	9802      	ldr	r0, [sp, #8]
 80087a2:	4621      	mov	r1, r4
 80087a4:	f7ff f9bc 	bl	8007b20 <quorem>
 80087a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80087ac:	f806 3b01 	strb.w	r3, [r6], #1
 80087b0:	eba6 020a 	sub.w	r2, r6, sl
 80087b4:	4593      	cmp	fp, r2
 80087b6:	ddb4      	ble.n	8008722 <_dtoa_r+0xaf2>
 80087b8:	9902      	ldr	r1, [sp, #8]
 80087ba:	2300      	movs	r3, #0
 80087bc:	220a      	movs	r2, #10
 80087be:	4648      	mov	r0, r9
 80087c0:	f000 f968 	bl	8008a94 <__multadd>
 80087c4:	9002      	str	r0, [sp, #8]
 80087c6:	e7eb      	b.n	80087a0 <_dtoa_r+0xb70>
 80087c8:	0800b335 	.word	0x0800b335
 80087cc:	0800b2b9 	.word	0x0800b2b9

080087d0 <_free_r>:
 80087d0:	b538      	push	{r3, r4, r5, lr}
 80087d2:	4605      	mov	r5, r0
 80087d4:	2900      	cmp	r1, #0
 80087d6:	d041      	beq.n	800885c <_free_r+0x8c>
 80087d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087dc:	1f0c      	subs	r4, r1, #4
 80087de:	2b00      	cmp	r3, #0
 80087e0:	bfb8      	it	lt
 80087e2:	18e4      	addlt	r4, r4, r3
 80087e4:	f000 f8e8 	bl	80089b8 <__malloc_lock>
 80087e8:	4a1d      	ldr	r2, [pc, #116]	@ (8008860 <_free_r+0x90>)
 80087ea:	6813      	ldr	r3, [r2, #0]
 80087ec:	b933      	cbnz	r3, 80087fc <_free_r+0x2c>
 80087ee:	6063      	str	r3, [r4, #4]
 80087f0:	6014      	str	r4, [r2, #0]
 80087f2:	4628      	mov	r0, r5
 80087f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087f8:	f000 b8e4 	b.w	80089c4 <__malloc_unlock>
 80087fc:	42a3      	cmp	r3, r4
 80087fe:	d908      	bls.n	8008812 <_free_r+0x42>
 8008800:	6820      	ldr	r0, [r4, #0]
 8008802:	1821      	adds	r1, r4, r0
 8008804:	428b      	cmp	r3, r1
 8008806:	bf01      	itttt	eq
 8008808:	6819      	ldreq	r1, [r3, #0]
 800880a:	685b      	ldreq	r3, [r3, #4]
 800880c:	1809      	addeq	r1, r1, r0
 800880e:	6021      	streq	r1, [r4, #0]
 8008810:	e7ed      	b.n	80087ee <_free_r+0x1e>
 8008812:	461a      	mov	r2, r3
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	b10b      	cbz	r3, 800881c <_free_r+0x4c>
 8008818:	42a3      	cmp	r3, r4
 800881a:	d9fa      	bls.n	8008812 <_free_r+0x42>
 800881c:	6811      	ldr	r1, [r2, #0]
 800881e:	1850      	adds	r0, r2, r1
 8008820:	42a0      	cmp	r0, r4
 8008822:	d10b      	bne.n	800883c <_free_r+0x6c>
 8008824:	6820      	ldr	r0, [r4, #0]
 8008826:	4401      	add	r1, r0
 8008828:	1850      	adds	r0, r2, r1
 800882a:	4283      	cmp	r3, r0
 800882c:	6011      	str	r1, [r2, #0]
 800882e:	d1e0      	bne.n	80087f2 <_free_r+0x22>
 8008830:	6818      	ldr	r0, [r3, #0]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	6053      	str	r3, [r2, #4]
 8008836:	4408      	add	r0, r1
 8008838:	6010      	str	r0, [r2, #0]
 800883a:	e7da      	b.n	80087f2 <_free_r+0x22>
 800883c:	d902      	bls.n	8008844 <_free_r+0x74>
 800883e:	230c      	movs	r3, #12
 8008840:	602b      	str	r3, [r5, #0]
 8008842:	e7d6      	b.n	80087f2 <_free_r+0x22>
 8008844:	6820      	ldr	r0, [r4, #0]
 8008846:	1821      	adds	r1, r4, r0
 8008848:	428b      	cmp	r3, r1
 800884a:	bf04      	itt	eq
 800884c:	6819      	ldreq	r1, [r3, #0]
 800884e:	685b      	ldreq	r3, [r3, #4]
 8008850:	6063      	str	r3, [r4, #4]
 8008852:	bf04      	itt	eq
 8008854:	1809      	addeq	r1, r1, r0
 8008856:	6021      	streq	r1, [r4, #0]
 8008858:	6054      	str	r4, [r2, #4]
 800885a:	e7ca      	b.n	80087f2 <_free_r+0x22>
 800885c:	bd38      	pop	{r3, r4, r5, pc}
 800885e:	bf00      	nop
 8008860:	2000070c 	.word	0x2000070c

08008864 <malloc>:
 8008864:	4b02      	ldr	r3, [pc, #8]	@ (8008870 <malloc+0xc>)
 8008866:	4601      	mov	r1, r0
 8008868:	6818      	ldr	r0, [r3, #0]
 800886a:	f000 b825 	b.w	80088b8 <_malloc_r>
 800886e:	bf00      	nop
 8008870:	20000024 	.word	0x20000024

08008874 <sbrk_aligned>:
 8008874:	b570      	push	{r4, r5, r6, lr}
 8008876:	4e0f      	ldr	r6, [pc, #60]	@ (80088b4 <sbrk_aligned+0x40>)
 8008878:	460c      	mov	r4, r1
 800887a:	6831      	ldr	r1, [r6, #0]
 800887c:	4605      	mov	r5, r0
 800887e:	b911      	cbnz	r1, 8008886 <sbrk_aligned+0x12>
 8008880:	f001 fe04 	bl	800a48c <_sbrk_r>
 8008884:	6030      	str	r0, [r6, #0]
 8008886:	4621      	mov	r1, r4
 8008888:	4628      	mov	r0, r5
 800888a:	f001 fdff 	bl	800a48c <_sbrk_r>
 800888e:	1c43      	adds	r3, r0, #1
 8008890:	d103      	bne.n	800889a <sbrk_aligned+0x26>
 8008892:	f04f 34ff 	mov.w	r4, #4294967295
 8008896:	4620      	mov	r0, r4
 8008898:	bd70      	pop	{r4, r5, r6, pc}
 800889a:	1cc4      	adds	r4, r0, #3
 800889c:	f024 0403 	bic.w	r4, r4, #3
 80088a0:	42a0      	cmp	r0, r4
 80088a2:	d0f8      	beq.n	8008896 <sbrk_aligned+0x22>
 80088a4:	1a21      	subs	r1, r4, r0
 80088a6:	4628      	mov	r0, r5
 80088a8:	f001 fdf0 	bl	800a48c <_sbrk_r>
 80088ac:	3001      	adds	r0, #1
 80088ae:	d1f2      	bne.n	8008896 <sbrk_aligned+0x22>
 80088b0:	e7ef      	b.n	8008892 <sbrk_aligned+0x1e>
 80088b2:	bf00      	nop
 80088b4:	20000708 	.word	0x20000708

080088b8 <_malloc_r>:
 80088b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088bc:	1ccd      	adds	r5, r1, #3
 80088be:	f025 0503 	bic.w	r5, r5, #3
 80088c2:	3508      	adds	r5, #8
 80088c4:	2d0c      	cmp	r5, #12
 80088c6:	bf38      	it	cc
 80088c8:	250c      	movcc	r5, #12
 80088ca:	2d00      	cmp	r5, #0
 80088cc:	4606      	mov	r6, r0
 80088ce:	db01      	blt.n	80088d4 <_malloc_r+0x1c>
 80088d0:	42a9      	cmp	r1, r5
 80088d2:	d904      	bls.n	80088de <_malloc_r+0x26>
 80088d4:	230c      	movs	r3, #12
 80088d6:	6033      	str	r3, [r6, #0]
 80088d8:	2000      	movs	r0, #0
 80088da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80089b4 <_malloc_r+0xfc>
 80088e2:	f000 f869 	bl	80089b8 <__malloc_lock>
 80088e6:	f8d8 3000 	ldr.w	r3, [r8]
 80088ea:	461c      	mov	r4, r3
 80088ec:	bb44      	cbnz	r4, 8008940 <_malloc_r+0x88>
 80088ee:	4629      	mov	r1, r5
 80088f0:	4630      	mov	r0, r6
 80088f2:	f7ff ffbf 	bl	8008874 <sbrk_aligned>
 80088f6:	1c43      	adds	r3, r0, #1
 80088f8:	4604      	mov	r4, r0
 80088fa:	d158      	bne.n	80089ae <_malloc_r+0xf6>
 80088fc:	f8d8 4000 	ldr.w	r4, [r8]
 8008900:	4627      	mov	r7, r4
 8008902:	2f00      	cmp	r7, #0
 8008904:	d143      	bne.n	800898e <_malloc_r+0xd6>
 8008906:	2c00      	cmp	r4, #0
 8008908:	d04b      	beq.n	80089a2 <_malloc_r+0xea>
 800890a:	6823      	ldr	r3, [r4, #0]
 800890c:	4639      	mov	r1, r7
 800890e:	4630      	mov	r0, r6
 8008910:	eb04 0903 	add.w	r9, r4, r3
 8008914:	f001 fdba 	bl	800a48c <_sbrk_r>
 8008918:	4581      	cmp	r9, r0
 800891a:	d142      	bne.n	80089a2 <_malloc_r+0xea>
 800891c:	6821      	ldr	r1, [r4, #0]
 800891e:	1a6d      	subs	r5, r5, r1
 8008920:	4629      	mov	r1, r5
 8008922:	4630      	mov	r0, r6
 8008924:	f7ff ffa6 	bl	8008874 <sbrk_aligned>
 8008928:	3001      	adds	r0, #1
 800892a:	d03a      	beq.n	80089a2 <_malloc_r+0xea>
 800892c:	6823      	ldr	r3, [r4, #0]
 800892e:	442b      	add	r3, r5
 8008930:	6023      	str	r3, [r4, #0]
 8008932:	f8d8 3000 	ldr.w	r3, [r8]
 8008936:	685a      	ldr	r2, [r3, #4]
 8008938:	bb62      	cbnz	r2, 8008994 <_malloc_r+0xdc>
 800893a:	f8c8 7000 	str.w	r7, [r8]
 800893e:	e00f      	b.n	8008960 <_malloc_r+0xa8>
 8008940:	6822      	ldr	r2, [r4, #0]
 8008942:	1b52      	subs	r2, r2, r5
 8008944:	d420      	bmi.n	8008988 <_malloc_r+0xd0>
 8008946:	2a0b      	cmp	r2, #11
 8008948:	d917      	bls.n	800897a <_malloc_r+0xc2>
 800894a:	1961      	adds	r1, r4, r5
 800894c:	42a3      	cmp	r3, r4
 800894e:	6025      	str	r5, [r4, #0]
 8008950:	bf18      	it	ne
 8008952:	6059      	strne	r1, [r3, #4]
 8008954:	6863      	ldr	r3, [r4, #4]
 8008956:	bf08      	it	eq
 8008958:	f8c8 1000 	streq.w	r1, [r8]
 800895c:	5162      	str	r2, [r4, r5]
 800895e:	604b      	str	r3, [r1, #4]
 8008960:	4630      	mov	r0, r6
 8008962:	f000 f82f 	bl	80089c4 <__malloc_unlock>
 8008966:	f104 000b 	add.w	r0, r4, #11
 800896a:	1d23      	adds	r3, r4, #4
 800896c:	f020 0007 	bic.w	r0, r0, #7
 8008970:	1ac2      	subs	r2, r0, r3
 8008972:	bf1c      	itt	ne
 8008974:	1a1b      	subne	r3, r3, r0
 8008976:	50a3      	strne	r3, [r4, r2]
 8008978:	e7af      	b.n	80088da <_malloc_r+0x22>
 800897a:	6862      	ldr	r2, [r4, #4]
 800897c:	42a3      	cmp	r3, r4
 800897e:	bf0c      	ite	eq
 8008980:	f8c8 2000 	streq.w	r2, [r8]
 8008984:	605a      	strne	r2, [r3, #4]
 8008986:	e7eb      	b.n	8008960 <_malloc_r+0xa8>
 8008988:	4623      	mov	r3, r4
 800898a:	6864      	ldr	r4, [r4, #4]
 800898c:	e7ae      	b.n	80088ec <_malloc_r+0x34>
 800898e:	463c      	mov	r4, r7
 8008990:	687f      	ldr	r7, [r7, #4]
 8008992:	e7b6      	b.n	8008902 <_malloc_r+0x4a>
 8008994:	461a      	mov	r2, r3
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	42a3      	cmp	r3, r4
 800899a:	d1fb      	bne.n	8008994 <_malloc_r+0xdc>
 800899c:	2300      	movs	r3, #0
 800899e:	6053      	str	r3, [r2, #4]
 80089a0:	e7de      	b.n	8008960 <_malloc_r+0xa8>
 80089a2:	230c      	movs	r3, #12
 80089a4:	6033      	str	r3, [r6, #0]
 80089a6:	4630      	mov	r0, r6
 80089a8:	f000 f80c 	bl	80089c4 <__malloc_unlock>
 80089ac:	e794      	b.n	80088d8 <_malloc_r+0x20>
 80089ae:	6005      	str	r5, [r0, #0]
 80089b0:	e7d6      	b.n	8008960 <_malloc_r+0xa8>
 80089b2:	bf00      	nop
 80089b4:	2000070c 	.word	0x2000070c

080089b8 <__malloc_lock>:
 80089b8:	4801      	ldr	r0, [pc, #4]	@ (80089c0 <__malloc_lock+0x8>)
 80089ba:	f7ff b8a8 	b.w	8007b0e <__retarget_lock_acquire_recursive>
 80089be:	bf00      	nop
 80089c0:	20000704 	.word	0x20000704

080089c4 <__malloc_unlock>:
 80089c4:	4801      	ldr	r0, [pc, #4]	@ (80089cc <__malloc_unlock+0x8>)
 80089c6:	f7ff b8a3 	b.w	8007b10 <__retarget_lock_release_recursive>
 80089ca:	bf00      	nop
 80089cc:	20000704 	.word	0x20000704

080089d0 <_Balloc>:
 80089d0:	b570      	push	{r4, r5, r6, lr}
 80089d2:	69c6      	ldr	r6, [r0, #28]
 80089d4:	4604      	mov	r4, r0
 80089d6:	460d      	mov	r5, r1
 80089d8:	b976      	cbnz	r6, 80089f8 <_Balloc+0x28>
 80089da:	2010      	movs	r0, #16
 80089dc:	f7ff ff42 	bl	8008864 <malloc>
 80089e0:	4602      	mov	r2, r0
 80089e2:	61e0      	str	r0, [r4, #28]
 80089e4:	b920      	cbnz	r0, 80089f0 <_Balloc+0x20>
 80089e6:	4b18      	ldr	r3, [pc, #96]	@ (8008a48 <_Balloc+0x78>)
 80089e8:	4818      	ldr	r0, [pc, #96]	@ (8008a4c <_Balloc+0x7c>)
 80089ea:	216b      	movs	r1, #107	@ 0x6b
 80089ec:	f001 fd74 	bl	800a4d8 <__assert_func>
 80089f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089f4:	6006      	str	r6, [r0, #0]
 80089f6:	60c6      	str	r6, [r0, #12]
 80089f8:	69e6      	ldr	r6, [r4, #28]
 80089fa:	68f3      	ldr	r3, [r6, #12]
 80089fc:	b183      	cbz	r3, 8008a20 <_Balloc+0x50>
 80089fe:	69e3      	ldr	r3, [r4, #28]
 8008a00:	68db      	ldr	r3, [r3, #12]
 8008a02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a06:	b9b8      	cbnz	r0, 8008a38 <_Balloc+0x68>
 8008a08:	2101      	movs	r1, #1
 8008a0a:	fa01 f605 	lsl.w	r6, r1, r5
 8008a0e:	1d72      	adds	r2, r6, #5
 8008a10:	0092      	lsls	r2, r2, #2
 8008a12:	4620      	mov	r0, r4
 8008a14:	f001 fd7e 	bl	800a514 <_calloc_r>
 8008a18:	b160      	cbz	r0, 8008a34 <_Balloc+0x64>
 8008a1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a1e:	e00e      	b.n	8008a3e <_Balloc+0x6e>
 8008a20:	2221      	movs	r2, #33	@ 0x21
 8008a22:	2104      	movs	r1, #4
 8008a24:	4620      	mov	r0, r4
 8008a26:	f001 fd75 	bl	800a514 <_calloc_r>
 8008a2a:	69e3      	ldr	r3, [r4, #28]
 8008a2c:	60f0      	str	r0, [r6, #12]
 8008a2e:	68db      	ldr	r3, [r3, #12]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d1e4      	bne.n	80089fe <_Balloc+0x2e>
 8008a34:	2000      	movs	r0, #0
 8008a36:	bd70      	pop	{r4, r5, r6, pc}
 8008a38:	6802      	ldr	r2, [r0, #0]
 8008a3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a3e:	2300      	movs	r3, #0
 8008a40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a44:	e7f7      	b.n	8008a36 <_Balloc+0x66>
 8008a46:	bf00      	nop
 8008a48:	0800b2c6 	.word	0x0800b2c6
 8008a4c:	0800b346 	.word	0x0800b346

08008a50 <_Bfree>:
 8008a50:	b570      	push	{r4, r5, r6, lr}
 8008a52:	69c6      	ldr	r6, [r0, #28]
 8008a54:	4605      	mov	r5, r0
 8008a56:	460c      	mov	r4, r1
 8008a58:	b976      	cbnz	r6, 8008a78 <_Bfree+0x28>
 8008a5a:	2010      	movs	r0, #16
 8008a5c:	f7ff ff02 	bl	8008864 <malloc>
 8008a60:	4602      	mov	r2, r0
 8008a62:	61e8      	str	r0, [r5, #28]
 8008a64:	b920      	cbnz	r0, 8008a70 <_Bfree+0x20>
 8008a66:	4b09      	ldr	r3, [pc, #36]	@ (8008a8c <_Bfree+0x3c>)
 8008a68:	4809      	ldr	r0, [pc, #36]	@ (8008a90 <_Bfree+0x40>)
 8008a6a:	218f      	movs	r1, #143	@ 0x8f
 8008a6c:	f001 fd34 	bl	800a4d8 <__assert_func>
 8008a70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a74:	6006      	str	r6, [r0, #0]
 8008a76:	60c6      	str	r6, [r0, #12]
 8008a78:	b13c      	cbz	r4, 8008a8a <_Bfree+0x3a>
 8008a7a:	69eb      	ldr	r3, [r5, #28]
 8008a7c:	6862      	ldr	r2, [r4, #4]
 8008a7e:	68db      	ldr	r3, [r3, #12]
 8008a80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a84:	6021      	str	r1, [r4, #0]
 8008a86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008a8a:	bd70      	pop	{r4, r5, r6, pc}
 8008a8c:	0800b2c6 	.word	0x0800b2c6
 8008a90:	0800b346 	.word	0x0800b346

08008a94 <__multadd>:
 8008a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a98:	690d      	ldr	r5, [r1, #16]
 8008a9a:	4607      	mov	r7, r0
 8008a9c:	460c      	mov	r4, r1
 8008a9e:	461e      	mov	r6, r3
 8008aa0:	f101 0c14 	add.w	ip, r1, #20
 8008aa4:	2000      	movs	r0, #0
 8008aa6:	f8dc 3000 	ldr.w	r3, [ip]
 8008aaa:	b299      	uxth	r1, r3
 8008aac:	fb02 6101 	mla	r1, r2, r1, r6
 8008ab0:	0c1e      	lsrs	r6, r3, #16
 8008ab2:	0c0b      	lsrs	r3, r1, #16
 8008ab4:	fb02 3306 	mla	r3, r2, r6, r3
 8008ab8:	b289      	uxth	r1, r1
 8008aba:	3001      	adds	r0, #1
 8008abc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ac0:	4285      	cmp	r5, r0
 8008ac2:	f84c 1b04 	str.w	r1, [ip], #4
 8008ac6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008aca:	dcec      	bgt.n	8008aa6 <__multadd+0x12>
 8008acc:	b30e      	cbz	r6, 8008b12 <__multadd+0x7e>
 8008ace:	68a3      	ldr	r3, [r4, #8]
 8008ad0:	42ab      	cmp	r3, r5
 8008ad2:	dc19      	bgt.n	8008b08 <__multadd+0x74>
 8008ad4:	6861      	ldr	r1, [r4, #4]
 8008ad6:	4638      	mov	r0, r7
 8008ad8:	3101      	adds	r1, #1
 8008ada:	f7ff ff79 	bl	80089d0 <_Balloc>
 8008ade:	4680      	mov	r8, r0
 8008ae0:	b928      	cbnz	r0, 8008aee <__multadd+0x5a>
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8008b18 <__multadd+0x84>)
 8008ae6:	480d      	ldr	r0, [pc, #52]	@ (8008b1c <__multadd+0x88>)
 8008ae8:	21ba      	movs	r1, #186	@ 0xba
 8008aea:	f001 fcf5 	bl	800a4d8 <__assert_func>
 8008aee:	6922      	ldr	r2, [r4, #16]
 8008af0:	3202      	adds	r2, #2
 8008af2:	f104 010c 	add.w	r1, r4, #12
 8008af6:	0092      	lsls	r2, r2, #2
 8008af8:	300c      	adds	r0, #12
 8008afa:	f001 fcd7 	bl	800a4ac <memcpy>
 8008afe:	4621      	mov	r1, r4
 8008b00:	4638      	mov	r0, r7
 8008b02:	f7ff ffa5 	bl	8008a50 <_Bfree>
 8008b06:	4644      	mov	r4, r8
 8008b08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b0c:	3501      	adds	r5, #1
 8008b0e:	615e      	str	r6, [r3, #20]
 8008b10:	6125      	str	r5, [r4, #16]
 8008b12:	4620      	mov	r0, r4
 8008b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b18:	0800b335 	.word	0x0800b335
 8008b1c:	0800b346 	.word	0x0800b346

08008b20 <__s2b>:
 8008b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b24:	460c      	mov	r4, r1
 8008b26:	4615      	mov	r5, r2
 8008b28:	461f      	mov	r7, r3
 8008b2a:	2209      	movs	r2, #9
 8008b2c:	3308      	adds	r3, #8
 8008b2e:	4606      	mov	r6, r0
 8008b30:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b34:	2100      	movs	r1, #0
 8008b36:	2201      	movs	r2, #1
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	db09      	blt.n	8008b50 <__s2b+0x30>
 8008b3c:	4630      	mov	r0, r6
 8008b3e:	f7ff ff47 	bl	80089d0 <_Balloc>
 8008b42:	b940      	cbnz	r0, 8008b56 <__s2b+0x36>
 8008b44:	4602      	mov	r2, r0
 8008b46:	4b19      	ldr	r3, [pc, #100]	@ (8008bac <__s2b+0x8c>)
 8008b48:	4819      	ldr	r0, [pc, #100]	@ (8008bb0 <__s2b+0x90>)
 8008b4a:	21d3      	movs	r1, #211	@ 0xd3
 8008b4c:	f001 fcc4 	bl	800a4d8 <__assert_func>
 8008b50:	0052      	lsls	r2, r2, #1
 8008b52:	3101      	adds	r1, #1
 8008b54:	e7f0      	b.n	8008b38 <__s2b+0x18>
 8008b56:	9b08      	ldr	r3, [sp, #32]
 8008b58:	6143      	str	r3, [r0, #20]
 8008b5a:	2d09      	cmp	r5, #9
 8008b5c:	f04f 0301 	mov.w	r3, #1
 8008b60:	6103      	str	r3, [r0, #16]
 8008b62:	dd16      	ble.n	8008b92 <__s2b+0x72>
 8008b64:	f104 0909 	add.w	r9, r4, #9
 8008b68:	46c8      	mov	r8, r9
 8008b6a:	442c      	add	r4, r5
 8008b6c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008b70:	4601      	mov	r1, r0
 8008b72:	3b30      	subs	r3, #48	@ 0x30
 8008b74:	220a      	movs	r2, #10
 8008b76:	4630      	mov	r0, r6
 8008b78:	f7ff ff8c 	bl	8008a94 <__multadd>
 8008b7c:	45a0      	cmp	r8, r4
 8008b7e:	d1f5      	bne.n	8008b6c <__s2b+0x4c>
 8008b80:	f1a5 0408 	sub.w	r4, r5, #8
 8008b84:	444c      	add	r4, r9
 8008b86:	1b2d      	subs	r5, r5, r4
 8008b88:	1963      	adds	r3, r4, r5
 8008b8a:	42bb      	cmp	r3, r7
 8008b8c:	db04      	blt.n	8008b98 <__s2b+0x78>
 8008b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b92:	340a      	adds	r4, #10
 8008b94:	2509      	movs	r5, #9
 8008b96:	e7f6      	b.n	8008b86 <__s2b+0x66>
 8008b98:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008b9c:	4601      	mov	r1, r0
 8008b9e:	3b30      	subs	r3, #48	@ 0x30
 8008ba0:	220a      	movs	r2, #10
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	f7ff ff76 	bl	8008a94 <__multadd>
 8008ba8:	e7ee      	b.n	8008b88 <__s2b+0x68>
 8008baa:	bf00      	nop
 8008bac:	0800b335 	.word	0x0800b335
 8008bb0:	0800b346 	.word	0x0800b346

08008bb4 <__hi0bits>:
 8008bb4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008bb8:	4603      	mov	r3, r0
 8008bba:	bf36      	itet	cc
 8008bbc:	0403      	lslcc	r3, r0, #16
 8008bbe:	2000      	movcs	r0, #0
 8008bc0:	2010      	movcc	r0, #16
 8008bc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008bc6:	bf3c      	itt	cc
 8008bc8:	021b      	lslcc	r3, r3, #8
 8008bca:	3008      	addcc	r0, #8
 8008bcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bd0:	bf3c      	itt	cc
 8008bd2:	011b      	lslcc	r3, r3, #4
 8008bd4:	3004      	addcc	r0, #4
 8008bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bda:	bf3c      	itt	cc
 8008bdc:	009b      	lslcc	r3, r3, #2
 8008bde:	3002      	addcc	r0, #2
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	db05      	blt.n	8008bf0 <__hi0bits+0x3c>
 8008be4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008be8:	f100 0001 	add.w	r0, r0, #1
 8008bec:	bf08      	it	eq
 8008bee:	2020      	moveq	r0, #32
 8008bf0:	4770      	bx	lr

08008bf2 <__lo0bits>:
 8008bf2:	6803      	ldr	r3, [r0, #0]
 8008bf4:	4602      	mov	r2, r0
 8008bf6:	f013 0007 	ands.w	r0, r3, #7
 8008bfa:	d00b      	beq.n	8008c14 <__lo0bits+0x22>
 8008bfc:	07d9      	lsls	r1, r3, #31
 8008bfe:	d421      	bmi.n	8008c44 <__lo0bits+0x52>
 8008c00:	0798      	lsls	r0, r3, #30
 8008c02:	bf49      	itett	mi
 8008c04:	085b      	lsrmi	r3, r3, #1
 8008c06:	089b      	lsrpl	r3, r3, #2
 8008c08:	2001      	movmi	r0, #1
 8008c0a:	6013      	strmi	r3, [r2, #0]
 8008c0c:	bf5c      	itt	pl
 8008c0e:	6013      	strpl	r3, [r2, #0]
 8008c10:	2002      	movpl	r0, #2
 8008c12:	4770      	bx	lr
 8008c14:	b299      	uxth	r1, r3
 8008c16:	b909      	cbnz	r1, 8008c1c <__lo0bits+0x2a>
 8008c18:	0c1b      	lsrs	r3, r3, #16
 8008c1a:	2010      	movs	r0, #16
 8008c1c:	b2d9      	uxtb	r1, r3
 8008c1e:	b909      	cbnz	r1, 8008c24 <__lo0bits+0x32>
 8008c20:	3008      	adds	r0, #8
 8008c22:	0a1b      	lsrs	r3, r3, #8
 8008c24:	0719      	lsls	r1, r3, #28
 8008c26:	bf04      	itt	eq
 8008c28:	091b      	lsreq	r3, r3, #4
 8008c2a:	3004      	addeq	r0, #4
 8008c2c:	0799      	lsls	r1, r3, #30
 8008c2e:	bf04      	itt	eq
 8008c30:	089b      	lsreq	r3, r3, #2
 8008c32:	3002      	addeq	r0, #2
 8008c34:	07d9      	lsls	r1, r3, #31
 8008c36:	d403      	bmi.n	8008c40 <__lo0bits+0x4e>
 8008c38:	085b      	lsrs	r3, r3, #1
 8008c3a:	f100 0001 	add.w	r0, r0, #1
 8008c3e:	d003      	beq.n	8008c48 <__lo0bits+0x56>
 8008c40:	6013      	str	r3, [r2, #0]
 8008c42:	4770      	bx	lr
 8008c44:	2000      	movs	r0, #0
 8008c46:	4770      	bx	lr
 8008c48:	2020      	movs	r0, #32
 8008c4a:	4770      	bx	lr

08008c4c <__i2b>:
 8008c4c:	b510      	push	{r4, lr}
 8008c4e:	460c      	mov	r4, r1
 8008c50:	2101      	movs	r1, #1
 8008c52:	f7ff febd 	bl	80089d0 <_Balloc>
 8008c56:	4602      	mov	r2, r0
 8008c58:	b928      	cbnz	r0, 8008c66 <__i2b+0x1a>
 8008c5a:	4b05      	ldr	r3, [pc, #20]	@ (8008c70 <__i2b+0x24>)
 8008c5c:	4805      	ldr	r0, [pc, #20]	@ (8008c74 <__i2b+0x28>)
 8008c5e:	f240 1145 	movw	r1, #325	@ 0x145
 8008c62:	f001 fc39 	bl	800a4d8 <__assert_func>
 8008c66:	2301      	movs	r3, #1
 8008c68:	6144      	str	r4, [r0, #20]
 8008c6a:	6103      	str	r3, [r0, #16]
 8008c6c:	bd10      	pop	{r4, pc}
 8008c6e:	bf00      	nop
 8008c70:	0800b335 	.word	0x0800b335
 8008c74:	0800b346 	.word	0x0800b346

08008c78 <__multiply>:
 8008c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c7c:	4617      	mov	r7, r2
 8008c7e:	690a      	ldr	r2, [r1, #16]
 8008c80:	693b      	ldr	r3, [r7, #16]
 8008c82:	429a      	cmp	r2, r3
 8008c84:	bfa8      	it	ge
 8008c86:	463b      	movge	r3, r7
 8008c88:	4689      	mov	r9, r1
 8008c8a:	bfa4      	itt	ge
 8008c8c:	460f      	movge	r7, r1
 8008c8e:	4699      	movge	r9, r3
 8008c90:	693d      	ldr	r5, [r7, #16]
 8008c92:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	6879      	ldr	r1, [r7, #4]
 8008c9a:	eb05 060a 	add.w	r6, r5, sl
 8008c9e:	42b3      	cmp	r3, r6
 8008ca0:	b085      	sub	sp, #20
 8008ca2:	bfb8      	it	lt
 8008ca4:	3101      	addlt	r1, #1
 8008ca6:	f7ff fe93 	bl	80089d0 <_Balloc>
 8008caa:	b930      	cbnz	r0, 8008cba <__multiply+0x42>
 8008cac:	4602      	mov	r2, r0
 8008cae:	4b41      	ldr	r3, [pc, #260]	@ (8008db4 <__multiply+0x13c>)
 8008cb0:	4841      	ldr	r0, [pc, #260]	@ (8008db8 <__multiply+0x140>)
 8008cb2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008cb6:	f001 fc0f 	bl	800a4d8 <__assert_func>
 8008cba:	f100 0414 	add.w	r4, r0, #20
 8008cbe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008cc2:	4623      	mov	r3, r4
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	4573      	cmp	r3, lr
 8008cc8:	d320      	bcc.n	8008d0c <__multiply+0x94>
 8008cca:	f107 0814 	add.w	r8, r7, #20
 8008cce:	f109 0114 	add.w	r1, r9, #20
 8008cd2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008cd6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008cda:	9302      	str	r3, [sp, #8]
 8008cdc:	1beb      	subs	r3, r5, r7
 8008cde:	3b15      	subs	r3, #21
 8008ce0:	f023 0303 	bic.w	r3, r3, #3
 8008ce4:	3304      	adds	r3, #4
 8008ce6:	3715      	adds	r7, #21
 8008ce8:	42bd      	cmp	r5, r7
 8008cea:	bf38      	it	cc
 8008cec:	2304      	movcc	r3, #4
 8008cee:	9301      	str	r3, [sp, #4]
 8008cf0:	9b02      	ldr	r3, [sp, #8]
 8008cf2:	9103      	str	r1, [sp, #12]
 8008cf4:	428b      	cmp	r3, r1
 8008cf6:	d80c      	bhi.n	8008d12 <__multiply+0x9a>
 8008cf8:	2e00      	cmp	r6, #0
 8008cfa:	dd03      	ble.n	8008d04 <__multiply+0x8c>
 8008cfc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d055      	beq.n	8008db0 <__multiply+0x138>
 8008d04:	6106      	str	r6, [r0, #16]
 8008d06:	b005      	add	sp, #20
 8008d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d0c:	f843 2b04 	str.w	r2, [r3], #4
 8008d10:	e7d9      	b.n	8008cc6 <__multiply+0x4e>
 8008d12:	f8b1 a000 	ldrh.w	sl, [r1]
 8008d16:	f1ba 0f00 	cmp.w	sl, #0
 8008d1a:	d01f      	beq.n	8008d5c <__multiply+0xe4>
 8008d1c:	46c4      	mov	ip, r8
 8008d1e:	46a1      	mov	r9, r4
 8008d20:	2700      	movs	r7, #0
 8008d22:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008d26:	f8d9 3000 	ldr.w	r3, [r9]
 8008d2a:	fa1f fb82 	uxth.w	fp, r2
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	fb0a 330b 	mla	r3, sl, fp, r3
 8008d34:	443b      	add	r3, r7
 8008d36:	f8d9 7000 	ldr.w	r7, [r9]
 8008d3a:	0c12      	lsrs	r2, r2, #16
 8008d3c:	0c3f      	lsrs	r7, r7, #16
 8008d3e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008d42:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d4c:	4565      	cmp	r5, ip
 8008d4e:	f849 3b04 	str.w	r3, [r9], #4
 8008d52:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008d56:	d8e4      	bhi.n	8008d22 <__multiply+0xaa>
 8008d58:	9b01      	ldr	r3, [sp, #4]
 8008d5a:	50e7      	str	r7, [r4, r3]
 8008d5c:	9b03      	ldr	r3, [sp, #12]
 8008d5e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008d62:	3104      	adds	r1, #4
 8008d64:	f1b9 0f00 	cmp.w	r9, #0
 8008d68:	d020      	beq.n	8008dac <__multiply+0x134>
 8008d6a:	6823      	ldr	r3, [r4, #0]
 8008d6c:	4647      	mov	r7, r8
 8008d6e:	46a4      	mov	ip, r4
 8008d70:	f04f 0a00 	mov.w	sl, #0
 8008d74:	f8b7 b000 	ldrh.w	fp, [r7]
 8008d78:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008d7c:	fb09 220b 	mla	r2, r9, fp, r2
 8008d80:	4452      	add	r2, sl
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d88:	f84c 3b04 	str.w	r3, [ip], #4
 8008d8c:	f857 3b04 	ldr.w	r3, [r7], #4
 8008d90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d94:	f8bc 3000 	ldrh.w	r3, [ip]
 8008d98:	fb09 330a 	mla	r3, r9, sl, r3
 8008d9c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008da0:	42bd      	cmp	r5, r7
 8008da2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008da6:	d8e5      	bhi.n	8008d74 <__multiply+0xfc>
 8008da8:	9a01      	ldr	r2, [sp, #4]
 8008daa:	50a3      	str	r3, [r4, r2]
 8008dac:	3404      	adds	r4, #4
 8008dae:	e79f      	b.n	8008cf0 <__multiply+0x78>
 8008db0:	3e01      	subs	r6, #1
 8008db2:	e7a1      	b.n	8008cf8 <__multiply+0x80>
 8008db4:	0800b335 	.word	0x0800b335
 8008db8:	0800b346 	.word	0x0800b346

08008dbc <__pow5mult>:
 8008dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dc0:	4615      	mov	r5, r2
 8008dc2:	f012 0203 	ands.w	r2, r2, #3
 8008dc6:	4607      	mov	r7, r0
 8008dc8:	460e      	mov	r6, r1
 8008dca:	d007      	beq.n	8008ddc <__pow5mult+0x20>
 8008dcc:	4c25      	ldr	r4, [pc, #148]	@ (8008e64 <__pow5mult+0xa8>)
 8008dce:	3a01      	subs	r2, #1
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008dd6:	f7ff fe5d 	bl	8008a94 <__multadd>
 8008dda:	4606      	mov	r6, r0
 8008ddc:	10ad      	asrs	r5, r5, #2
 8008dde:	d03d      	beq.n	8008e5c <__pow5mult+0xa0>
 8008de0:	69fc      	ldr	r4, [r7, #28]
 8008de2:	b97c      	cbnz	r4, 8008e04 <__pow5mult+0x48>
 8008de4:	2010      	movs	r0, #16
 8008de6:	f7ff fd3d 	bl	8008864 <malloc>
 8008dea:	4602      	mov	r2, r0
 8008dec:	61f8      	str	r0, [r7, #28]
 8008dee:	b928      	cbnz	r0, 8008dfc <__pow5mult+0x40>
 8008df0:	4b1d      	ldr	r3, [pc, #116]	@ (8008e68 <__pow5mult+0xac>)
 8008df2:	481e      	ldr	r0, [pc, #120]	@ (8008e6c <__pow5mult+0xb0>)
 8008df4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008df8:	f001 fb6e 	bl	800a4d8 <__assert_func>
 8008dfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e00:	6004      	str	r4, [r0, #0]
 8008e02:	60c4      	str	r4, [r0, #12]
 8008e04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008e08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e0c:	b94c      	cbnz	r4, 8008e22 <__pow5mult+0x66>
 8008e0e:	f240 2171 	movw	r1, #625	@ 0x271
 8008e12:	4638      	mov	r0, r7
 8008e14:	f7ff ff1a 	bl	8008c4c <__i2b>
 8008e18:	2300      	movs	r3, #0
 8008e1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e1e:	4604      	mov	r4, r0
 8008e20:	6003      	str	r3, [r0, #0]
 8008e22:	f04f 0900 	mov.w	r9, #0
 8008e26:	07eb      	lsls	r3, r5, #31
 8008e28:	d50a      	bpl.n	8008e40 <__pow5mult+0x84>
 8008e2a:	4631      	mov	r1, r6
 8008e2c:	4622      	mov	r2, r4
 8008e2e:	4638      	mov	r0, r7
 8008e30:	f7ff ff22 	bl	8008c78 <__multiply>
 8008e34:	4631      	mov	r1, r6
 8008e36:	4680      	mov	r8, r0
 8008e38:	4638      	mov	r0, r7
 8008e3a:	f7ff fe09 	bl	8008a50 <_Bfree>
 8008e3e:	4646      	mov	r6, r8
 8008e40:	106d      	asrs	r5, r5, #1
 8008e42:	d00b      	beq.n	8008e5c <__pow5mult+0xa0>
 8008e44:	6820      	ldr	r0, [r4, #0]
 8008e46:	b938      	cbnz	r0, 8008e58 <__pow5mult+0x9c>
 8008e48:	4622      	mov	r2, r4
 8008e4a:	4621      	mov	r1, r4
 8008e4c:	4638      	mov	r0, r7
 8008e4e:	f7ff ff13 	bl	8008c78 <__multiply>
 8008e52:	6020      	str	r0, [r4, #0]
 8008e54:	f8c0 9000 	str.w	r9, [r0]
 8008e58:	4604      	mov	r4, r0
 8008e5a:	e7e4      	b.n	8008e26 <__pow5mult+0x6a>
 8008e5c:	4630      	mov	r0, r6
 8008e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e62:	bf00      	nop
 8008e64:	0800b458 	.word	0x0800b458
 8008e68:	0800b2c6 	.word	0x0800b2c6
 8008e6c:	0800b346 	.word	0x0800b346

08008e70 <__lshift>:
 8008e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e74:	460c      	mov	r4, r1
 8008e76:	6849      	ldr	r1, [r1, #4]
 8008e78:	6923      	ldr	r3, [r4, #16]
 8008e7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008e7e:	68a3      	ldr	r3, [r4, #8]
 8008e80:	4607      	mov	r7, r0
 8008e82:	4691      	mov	r9, r2
 8008e84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e88:	f108 0601 	add.w	r6, r8, #1
 8008e8c:	42b3      	cmp	r3, r6
 8008e8e:	db0b      	blt.n	8008ea8 <__lshift+0x38>
 8008e90:	4638      	mov	r0, r7
 8008e92:	f7ff fd9d 	bl	80089d0 <_Balloc>
 8008e96:	4605      	mov	r5, r0
 8008e98:	b948      	cbnz	r0, 8008eae <__lshift+0x3e>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	4b28      	ldr	r3, [pc, #160]	@ (8008f40 <__lshift+0xd0>)
 8008e9e:	4829      	ldr	r0, [pc, #164]	@ (8008f44 <__lshift+0xd4>)
 8008ea0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008ea4:	f001 fb18 	bl	800a4d8 <__assert_func>
 8008ea8:	3101      	adds	r1, #1
 8008eaa:	005b      	lsls	r3, r3, #1
 8008eac:	e7ee      	b.n	8008e8c <__lshift+0x1c>
 8008eae:	2300      	movs	r3, #0
 8008eb0:	f100 0114 	add.w	r1, r0, #20
 8008eb4:	f100 0210 	add.w	r2, r0, #16
 8008eb8:	4618      	mov	r0, r3
 8008eba:	4553      	cmp	r3, sl
 8008ebc:	db33      	blt.n	8008f26 <__lshift+0xb6>
 8008ebe:	6920      	ldr	r0, [r4, #16]
 8008ec0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ec4:	f104 0314 	add.w	r3, r4, #20
 8008ec8:	f019 091f 	ands.w	r9, r9, #31
 8008ecc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ed0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ed4:	d02b      	beq.n	8008f2e <__lshift+0xbe>
 8008ed6:	f1c9 0e20 	rsb	lr, r9, #32
 8008eda:	468a      	mov	sl, r1
 8008edc:	2200      	movs	r2, #0
 8008ede:	6818      	ldr	r0, [r3, #0]
 8008ee0:	fa00 f009 	lsl.w	r0, r0, r9
 8008ee4:	4310      	orrs	r0, r2
 8008ee6:	f84a 0b04 	str.w	r0, [sl], #4
 8008eea:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eee:	459c      	cmp	ip, r3
 8008ef0:	fa22 f20e 	lsr.w	r2, r2, lr
 8008ef4:	d8f3      	bhi.n	8008ede <__lshift+0x6e>
 8008ef6:	ebac 0304 	sub.w	r3, ip, r4
 8008efa:	3b15      	subs	r3, #21
 8008efc:	f023 0303 	bic.w	r3, r3, #3
 8008f00:	3304      	adds	r3, #4
 8008f02:	f104 0015 	add.w	r0, r4, #21
 8008f06:	4560      	cmp	r0, ip
 8008f08:	bf88      	it	hi
 8008f0a:	2304      	movhi	r3, #4
 8008f0c:	50ca      	str	r2, [r1, r3]
 8008f0e:	b10a      	cbz	r2, 8008f14 <__lshift+0xa4>
 8008f10:	f108 0602 	add.w	r6, r8, #2
 8008f14:	3e01      	subs	r6, #1
 8008f16:	4638      	mov	r0, r7
 8008f18:	612e      	str	r6, [r5, #16]
 8008f1a:	4621      	mov	r1, r4
 8008f1c:	f7ff fd98 	bl	8008a50 <_Bfree>
 8008f20:	4628      	mov	r0, r5
 8008f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f26:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	e7c5      	b.n	8008eba <__lshift+0x4a>
 8008f2e:	3904      	subs	r1, #4
 8008f30:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f34:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f38:	459c      	cmp	ip, r3
 8008f3a:	d8f9      	bhi.n	8008f30 <__lshift+0xc0>
 8008f3c:	e7ea      	b.n	8008f14 <__lshift+0xa4>
 8008f3e:	bf00      	nop
 8008f40:	0800b335 	.word	0x0800b335
 8008f44:	0800b346 	.word	0x0800b346

08008f48 <__mcmp>:
 8008f48:	690a      	ldr	r2, [r1, #16]
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	6900      	ldr	r0, [r0, #16]
 8008f4e:	1a80      	subs	r0, r0, r2
 8008f50:	b530      	push	{r4, r5, lr}
 8008f52:	d10e      	bne.n	8008f72 <__mcmp+0x2a>
 8008f54:	3314      	adds	r3, #20
 8008f56:	3114      	adds	r1, #20
 8008f58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008f5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008f60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008f64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008f68:	4295      	cmp	r5, r2
 8008f6a:	d003      	beq.n	8008f74 <__mcmp+0x2c>
 8008f6c:	d205      	bcs.n	8008f7a <__mcmp+0x32>
 8008f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f72:	bd30      	pop	{r4, r5, pc}
 8008f74:	42a3      	cmp	r3, r4
 8008f76:	d3f3      	bcc.n	8008f60 <__mcmp+0x18>
 8008f78:	e7fb      	b.n	8008f72 <__mcmp+0x2a>
 8008f7a:	2001      	movs	r0, #1
 8008f7c:	e7f9      	b.n	8008f72 <__mcmp+0x2a>
	...

08008f80 <__mdiff>:
 8008f80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f84:	4689      	mov	r9, r1
 8008f86:	4606      	mov	r6, r0
 8008f88:	4611      	mov	r1, r2
 8008f8a:	4648      	mov	r0, r9
 8008f8c:	4614      	mov	r4, r2
 8008f8e:	f7ff ffdb 	bl	8008f48 <__mcmp>
 8008f92:	1e05      	subs	r5, r0, #0
 8008f94:	d112      	bne.n	8008fbc <__mdiff+0x3c>
 8008f96:	4629      	mov	r1, r5
 8008f98:	4630      	mov	r0, r6
 8008f9a:	f7ff fd19 	bl	80089d0 <_Balloc>
 8008f9e:	4602      	mov	r2, r0
 8008fa0:	b928      	cbnz	r0, 8008fae <__mdiff+0x2e>
 8008fa2:	4b3f      	ldr	r3, [pc, #252]	@ (80090a0 <__mdiff+0x120>)
 8008fa4:	f240 2137 	movw	r1, #567	@ 0x237
 8008fa8:	483e      	ldr	r0, [pc, #248]	@ (80090a4 <__mdiff+0x124>)
 8008faa:	f001 fa95 	bl	800a4d8 <__assert_func>
 8008fae:	2301      	movs	r3, #1
 8008fb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008fb4:	4610      	mov	r0, r2
 8008fb6:	b003      	add	sp, #12
 8008fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fbc:	bfbc      	itt	lt
 8008fbe:	464b      	movlt	r3, r9
 8008fc0:	46a1      	movlt	r9, r4
 8008fc2:	4630      	mov	r0, r6
 8008fc4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008fc8:	bfba      	itte	lt
 8008fca:	461c      	movlt	r4, r3
 8008fcc:	2501      	movlt	r5, #1
 8008fce:	2500      	movge	r5, #0
 8008fd0:	f7ff fcfe 	bl	80089d0 <_Balloc>
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	b918      	cbnz	r0, 8008fe0 <__mdiff+0x60>
 8008fd8:	4b31      	ldr	r3, [pc, #196]	@ (80090a0 <__mdiff+0x120>)
 8008fda:	f240 2145 	movw	r1, #581	@ 0x245
 8008fde:	e7e3      	b.n	8008fa8 <__mdiff+0x28>
 8008fe0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008fe4:	6926      	ldr	r6, [r4, #16]
 8008fe6:	60c5      	str	r5, [r0, #12]
 8008fe8:	f109 0310 	add.w	r3, r9, #16
 8008fec:	f109 0514 	add.w	r5, r9, #20
 8008ff0:	f104 0e14 	add.w	lr, r4, #20
 8008ff4:	f100 0b14 	add.w	fp, r0, #20
 8008ff8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008ffc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009000:	9301      	str	r3, [sp, #4]
 8009002:	46d9      	mov	r9, fp
 8009004:	f04f 0c00 	mov.w	ip, #0
 8009008:	9b01      	ldr	r3, [sp, #4]
 800900a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800900e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009012:	9301      	str	r3, [sp, #4]
 8009014:	fa1f f38a 	uxth.w	r3, sl
 8009018:	4619      	mov	r1, r3
 800901a:	b283      	uxth	r3, r0
 800901c:	1acb      	subs	r3, r1, r3
 800901e:	0c00      	lsrs	r0, r0, #16
 8009020:	4463      	add	r3, ip
 8009022:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009026:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800902a:	b29b      	uxth	r3, r3
 800902c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009030:	4576      	cmp	r6, lr
 8009032:	f849 3b04 	str.w	r3, [r9], #4
 8009036:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800903a:	d8e5      	bhi.n	8009008 <__mdiff+0x88>
 800903c:	1b33      	subs	r3, r6, r4
 800903e:	3b15      	subs	r3, #21
 8009040:	f023 0303 	bic.w	r3, r3, #3
 8009044:	3415      	adds	r4, #21
 8009046:	3304      	adds	r3, #4
 8009048:	42a6      	cmp	r6, r4
 800904a:	bf38      	it	cc
 800904c:	2304      	movcc	r3, #4
 800904e:	441d      	add	r5, r3
 8009050:	445b      	add	r3, fp
 8009052:	461e      	mov	r6, r3
 8009054:	462c      	mov	r4, r5
 8009056:	4544      	cmp	r4, r8
 8009058:	d30e      	bcc.n	8009078 <__mdiff+0xf8>
 800905a:	f108 0103 	add.w	r1, r8, #3
 800905e:	1b49      	subs	r1, r1, r5
 8009060:	f021 0103 	bic.w	r1, r1, #3
 8009064:	3d03      	subs	r5, #3
 8009066:	45a8      	cmp	r8, r5
 8009068:	bf38      	it	cc
 800906a:	2100      	movcc	r1, #0
 800906c:	440b      	add	r3, r1
 800906e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009072:	b191      	cbz	r1, 800909a <__mdiff+0x11a>
 8009074:	6117      	str	r7, [r2, #16]
 8009076:	e79d      	b.n	8008fb4 <__mdiff+0x34>
 8009078:	f854 1b04 	ldr.w	r1, [r4], #4
 800907c:	46e6      	mov	lr, ip
 800907e:	0c08      	lsrs	r0, r1, #16
 8009080:	fa1c fc81 	uxtah	ip, ip, r1
 8009084:	4471      	add	r1, lr
 8009086:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800908a:	b289      	uxth	r1, r1
 800908c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009090:	f846 1b04 	str.w	r1, [r6], #4
 8009094:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009098:	e7dd      	b.n	8009056 <__mdiff+0xd6>
 800909a:	3f01      	subs	r7, #1
 800909c:	e7e7      	b.n	800906e <__mdiff+0xee>
 800909e:	bf00      	nop
 80090a0:	0800b335 	.word	0x0800b335
 80090a4:	0800b346 	.word	0x0800b346

080090a8 <__ulp>:
 80090a8:	b082      	sub	sp, #8
 80090aa:	ed8d 0b00 	vstr	d0, [sp]
 80090ae:	9a01      	ldr	r2, [sp, #4]
 80090b0:	4b0f      	ldr	r3, [pc, #60]	@ (80090f0 <__ulp+0x48>)
 80090b2:	4013      	ands	r3, r2
 80090b4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	dc08      	bgt.n	80090ce <__ulp+0x26>
 80090bc:	425b      	negs	r3, r3
 80090be:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80090c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80090c6:	da04      	bge.n	80090d2 <__ulp+0x2a>
 80090c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80090cc:	4113      	asrs	r3, r2
 80090ce:	2200      	movs	r2, #0
 80090d0:	e008      	b.n	80090e4 <__ulp+0x3c>
 80090d2:	f1a2 0314 	sub.w	r3, r2, #20
 80090d6:	2b1e      	cmp	r3, #30
 80090d8:	bfda      	itte	le
 80090da:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80090de:	40da      	lsrle	r2, r3
 80090e0:	2201      	movgt	r2, #1
 80090e2:	2300      	movs	r3, #0
 80090e4:	4619      	mov	r1, r3
 80090e6:	4610      	mov	r0, r2
 80090e8:	ec41 0b10 	vmov	d0, r0, r1
 80090ec:	b002      	add	sp, #8
 80090ee:	4770      	bx	lr
 80090f0:	7ff00000 	.word	0x7ff00000

080090f4 <__b2d>:
 80090f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090f8:	6906      	ldr	r6, [r0, #16]
 80090fa:	f100 0814 	add.w	r8, r0, #20
 80090fe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009102:	1f37      	subs	r7, r6, #4
 8009104:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009108:	4610      	mov	r0, r2
 800910a:	f7ff fd53 	bl	8008bb4 <__hi0bits>
 800910e:	f1c0 0320 	rsb	r3, r0, #32
 8009112:	280a      	cmp	r0, #10
 8009114:	600b      	str	r3, [r1, #0]
 8009116:	491b      	ldr	r1, [pc, #108]	@ (8009184 <__b2d+0x90>)
 8009118:	dc15      	bgt.n	8009146 <__b2d+0x52>
 800911a:	f1c0 0c0b 	rsb	ip, r0, #11
 800911e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009122:	45b8      	cmp	r8, r7
 8009124:	ea43 0501 	orr.w	r5, r3, r1
 8009128:	bf34      	ite	cc
 800912a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800912e:	2300      	movcs	r3, #0
 8009130:	3015      	adds	r0, #21
 8009132:	fa02 f000 	lsl.w	r0, r2, r0
 8009136:	fa23 f30c 	lsr.w	r3, r3, ip
 800913a:	4303      	orrs	r3, r0
 800913c:	461c      	mov	r4, r3
 800913e:	ec45 4b10 	vmov	d0, r4, r5
 8009142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009146:	45b8      	cmp	r8, r7
 8009148:	bf3a      	itte	cc
 800914a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800914e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009152:	2300      	movcs	r3, #0
 8009154:	380b      	subs	r0, #11
 8009156:	d012      	beq.n	800917e <__b2d+0x8a>
 8009158:	f1c0 0120 	rsb	r1, r0, #32
 800915c:	fa23 f401 	lsr.w	r4, r3, r1
 8009160:	4082      	lsls	r2, r0
 8009162:	4322      	orrs	r2, r4
 8009164:	4547      	cmp	r7, r8
 8009166:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800916a:	bf8c      	ite	hi
 800916c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009170:	2200      	movls	r2, #0
 8009172:	4083      	lsls	r3, r0
 8009174:	40ca      	lsrs	r2, r1
 8009176:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800917a:	4313      	orrs	r3, r2
 800917c:	e7de      	b.n	800913c <__b2d+0x48>
 800917e:	ea42 0501 	orr.w	r5, r2, r1
 8009182:	e7db      	b.n	800913c <__b2d+0x48>
 8009184:	3ff00000 	.word	0x3ff00000

08009188 <__d2b>:
 8009188:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800918c:	460f      	mov	r7, r1
 800918e:	2101      	movs	r1, #1
 8009190:	ec59 8b10 	vmov	r8, r9, d0
 8009194:	4616      	mov	r6, r2
 8009196:	f7ff fc1b 	bl	80089d0 <_Balloc>
 800919a:	4604      	mov	r4, r0
 800919c:	b930      	cbnz	r0, 80091ac <__d2b+0x24>
 800919e:	4602      	mov	r2, r0
 80091a0:	4b23      	ldr	r3, [pc, #140]	@ (8009230 <__d2b+0xa8>)
 80091a2:	4824      	ldr	r0, [pc, #144]	@ (8009234 <__d2b+0xac>)
 80091a4:	f240 310f 	movw	r1, #783	@ 0x30f
 80091a8:	f001 f996 	bl	800a4d8 <__assert_func>
 80091ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80091b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80091b4:	b10d      	cbz	r5, 80091ba <__d2b+0x32>
 80091b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80091ba:	9301      	str	r3, [sp, #4]
 80091bc:	f1b8 0300 	subs.w	r3, r8, #0
 80091c0:	d023      	beq.n	800920a <__d2b+0x82>
 80091c2:	4668      	mov	r0, sp
 80091c4:	9300      	str	r3, [sp, #0]
 80091c6:	f7ff fd14 	bl	8008bf2 <__lo0bits>
 80091ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 80091ce:	b1d0      	cbz	r0, 8009206 <__d2b+0x7e>
 80091d0:	f1c0 0320 	rsb	r3, r0, #32
 80091d4:	fa02 f303 	lsl.w	r3, r2, r3
 80091d8:	430b      	orrs	r3, r1
 80091da:	40c2      	lsrs	r2, r0
 80091dc:	6163      	str	r3, [r4, #20]
 80091de:	9201      	str	r2, [sp, #4]
 80091e0:	9b01      	ldr	r3, [sp, #4]
 80091e2:	61a3      	str	r3, [r4, #24]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	bf0c      	ite	eq
 80091e8:	2201      	moveq	r2, #1
 80091ea:	2202      	movne	r2, #2
 80091ec:	6122      	str	r2, [r4, #16]
 80091ee:	b1a5      	cbz	r5, 800921a <__d2b+0x92>
 80091f0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80091f4:	4405      	add	r5, r0
 80091f6:	603d      	str	r5, [r7, #0]
 80091f8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80091fc:	6030      	str	r0, [r6, #0]
 80091fe:	4620      	mov	r0, r4
 8009200:	b003      	add	sp, #12
 8009202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009206:	6161      	str	r1, [r4, #20]
 8009208:	e7ea      	b.n	80091e0 <__d2b+0x58>
 800920a:	a801      	add	r0, sp, #4
 800920c:	f7ff fcf1 	bl	8008bf2 <__lo0bits>
 8009210:	9b01      	ldr	r3, [sp, #4]
 8009212:	6163      	str	r3, [r4, #20]
 8009214:	3020      	adds	r0, #32
 8009216:	2201      	movs	r2, #1
 8009218:	e7e8      	b.n	80091ec <__d2b+0x64>
 800921a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800921e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009222:	6038      	str	r0, [r7, #0]
 8009224:	6918      	ldr	r0, [r3, #16]
 8009226:	f7ff fcc5 	bl	8008bb4 <__hi0bits>
 800922a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800922e:	e7e5      	b.n	80091fc <__d2b+0x74>
 8009230:	0800b335 	.word	0x0800b335
 8009234:	0800b346 	.word	0x0800b346

08009238 <__ratio>:
 8009238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800923c:	b085      	sub	sp, #20
 800923e:	e9cd 1000 	strd	r1, r0, [sp]
 8009242:	a902      	add	r1, sp, #8
 8009244:	f7ff ff56 	bl	80090f4 <__b2d>
 8009248:	9800      	ldr	r0, [sp, #0]
 800924a:	a903      	add	r1, sp, #12
 800924c:	ec55 4b10 	vmov	r4, r5, d0
 8009250:	f7ff ff50 	bl	80090f4 <__b2d>
 8009254:	9b01      	ldr	r3, [sp, #4]
 8009256:	6919      	ldr	r1, [r3, #16]
 8009258:	9b00      	ldr	r3, [sp, #0]
 800925a:	691b      	ldr	r3, [r3, #16]
 800925c:	1ac9      	subs	r1, r1, r3
 800925e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009262:	1a9b      	subs	r3, r3, r2
 8009264:	ec5b ab10 	vmov	sl, fp, d0
 8009268:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800926c:	2b00      	cmp	r3, #0
 800926e:	bfce      	itee	gt
 8009270:	462a      	movgt	r2, r5
 8009272:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009276:	465a      	movle	r2, fp
 8009278:	462f      	mov	r7, r5
 800927a:	46d9      	mov	r9, fp
 800927c:	bfcc      	ite	gt
 800927e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009282:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009286:	464b      	mov	r3, r9
 8009288:	4652      	mov	r2, sl
 800928a:	4620      	mov	r0, r4
 800928c:	4639      	mov	r1, r7
 800928e:	f7f7 fae5 	bl	800085c <__aeabi_ddiv>
 8009292:	ec41 0b10 	vmov	d0, r0, r1
 8009296:	b005      	add	sp, #20
 8009298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800929c <__copybits>:
 800929c:	3901      	subs	r1, #1
 800929e:	b570      	push	{r4, r5, r6, lr}
 80092a0:	1149      	asrs	r1, r1, #5
 80092a2:	6914      	ldr	r4, [r2, #16]
 80092a4:	3101      	adds	r1, #1
 80092a6:	f102 0314 	add.w	r3, r2, #20
 80092aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80092ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80092b2:	1f05      	subs	r5, r0, #4
 80092b4:	42a3      	cmp	r3, r4
 80092b6:	d30c      	bcc.n	80092d2 <__copybits+0x36>
 80092b8:	1aa3      	subs	r3, r4, r2
 80092ba:	3b11      	subs	r3, #17
 80092bc:	f023 0303 	bic.w	r3, r3, #3
 80092c0:	3211      	adds	r2, #17
 80092c2:	42a2      	cmp	r2, r4
 80092c4:	bf88      	it	hi
 80092c6:	2300      	movhi	r3, #0
 80092c8:	4418      	add	r0, r3
 80092ca:	2300      	movs	r3, #0
 80092cc:	4288      	cmp	r0, r1
 80092ce:	d305      	bcc.n	80092dc <__copybits+0x40>
 80092d0:	bd70      	pop	{r4, r5, r6, pc}
 80092d2:	f853 6b04 	ldr.w	r6, [r3], #4
 80092d6:	f845 6f04 	str.w	r6, [r5, #4]!
 80092da:	e7eb      	b.n	80092b4 <__copybits+0x18>
 80092dc:	f840 3b04 	str.w	r3, [r0], #4
 80092e0:	e7f4      	b.n	80092cc <__copybits+0x30>

080092e2 <__any_on>:
 80092e2:	f100 0214 	add.w	r2, r0, #20
 80092e6:	6900      	ldr	r0, [r0, #16]
 80092e8:	114b      	asrs	r3, r1, #5
 80092ea:	4298      	cmp	r0, r3
 80092ec:	b510      	push	{r4, lr}
 80092ee:	db11      	blt.n	8009314 <__any_on+0x32>
 80092f0:	dd0a      	ble.n	8009308 <__any_on+0x26>
 80092f2:	f011 011f 	ands.w	r1, r1, #31
 80092f6:	d007      	beq.n	8009308 <__any_on+0x26>
 80092f8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80092fc:	fa24 f001 	lsr.w	r0, r4, r1
 8009300:	fa00 f101 	lsl.w	r1, r0, r1
 8009304:	428c      	cmp	r4, r1
 8009306:	d10b      	bne.n	8009320 <__any_on+0x3e>
 8009308:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800930c:	4293      	cmp	r3, r2
 800930e:	d803      	bhi.n	8009318 <__any_on+0x36>
 8009310:	2000      	movs	r0, #0
 8009312:	bd10      	pop	{r4, pc}
 8009314:	4603      	mov	r3, r0
 8009316:	e7f7      	b.n	8009308 <__any_on+0x26>
 8009318:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800931c:	2900      	cmp	r1, #0
 800931e:	d0f5      	beq.n	800930c <__any_on+0x2a>
 8009320:	2001      	movs	r0, #1
 8009322:	e7f6      	b.n	8009312 <__any_on+0x30>

08009324 <sulp>:
 8009324:	b570      	push	{r4, r5, r6, lr}
 8009326:	4604      	mov	r4, r0
 8009328:	460d      	mov	r5, r1
 800932a:	ec45 4b10 	vmov	d0, r4, r5
 800932e:	4616      	mov	r6, r2
 8009330:	f7ff feba 	bl	80090a8 <__ulp>
 8009334:	ec51 0b10 	vmov	r0, r1, d0
 8009338:	b17e      	cbz	r6, 800935a <sulp+0x36>
 800933a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800933e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009342:	2b00      	cmp	r3, #0
 8009344:	dd09      	ble.n	800935a <sulp+0x36>
 8009346:	051b      	lsls	r3, r3, #20
 8009348:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800934c:	2400      	movs	r4, #0
 800934e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009352:	4622      	mov	r2, r4
 8009354:	462b      	mov	r3, r5
 8009356:	f7f7 f957 	bl	8000608 <__aeabi_dmul>
 800935a:	ec41 0b10 	vmov	d0, r0, r1
 800935e:	bd70      	pop	{r4, r5, r6, pc}

08009360 <_strtod_l>:
 8009360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009364:	b09f      	sub	sp, #124	@ 0x7c
 8009366:	460c      	mov	r4, r1
 8009368:	9217      	str	r2, [sp, #92]	@ 0x5c
 800936a:	2200      	movs	r2, #0
 800936c:	921a      	str	r2, [sp, #104]	@ 0x68
 800936e:	9005      	str	r0, [sp, #20]
 8009370:	f04f 0a00 	mov.w	sl, #0
 8009374:	f04f 0b00 	mov.w	fp, #0
 8009378:	460a      	mov	r2, r1
 800937a:	9219      	str	r2, [sp, #100]	@ 0x64
 800937c:	7811      	ldrb	r1, [r2, #0]
 800937e:	292b      	cmp	r1, #43	@ 0x2b
 8009380:	d04a      	beq.n	8009418 <_strtod_l+0xb8>
 8009382:	d838      	bhi.n	80093f6 <_strtod_l+0x96>
 8009384:	290d      	cmp	r1, #13
 8009386:	d832      	bhi.n	80093ee <_strtod_l+0x8e>
 8009388:	2908      	cmp	r1, #8
 800938a:	d832      	bhi.n	80093f2 <_strtod_l+0x92>
 800938c:	2900      	cmp	r1, #0
 800938e:	d03b      	beq.n	8009408 <_strtod_l+0xa8>
 8009390:	2200      	movs	r2, #0
 8009392:	920e      	str	r2, [sp, #56]	@ 0x38
 8009394:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009396:	782a      	ldrb	r2, [r5, #0]
 8009398:	2a30      	cmp	r2, #48	@ 0x30
 800939a:	f040 80b2 	bne.w	8009502 <_strtod_l+0x1a2>
 800939e:	786a      	ldrb	r2, [r5, #1]
 80093a0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80093a4:	2a58      	cmp	r2, #88	@ 0x58
 80093a6:	d16e      	bne.n	8009486 <_strtod_l+0x126>
 80093a8:	9302      	str	r3, [sp, #8]
 80093aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093ac:	9301      	str	r3, [sp, #4]
 80093ae:	ab1a      	add	r3, sp, #104	@ 0x68
 80093b0:	9300      	str	r3, [sp, #0]
 80093b2:	4a8f      	ldr	r2, [pc, #572]	@ (80095f0 <_strtod_l+0x290>)
 80093b4:	9805      	ldr	r0, [sp, #20]
 80093b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80093b8:	a919      	add	r1, sp, #100	@ 0x64
 80093ba:	f001 f927 	bl	800a60c <__gethex>
 80093be:	f010 060f 	ands.w	r6, r0, #15
 80093c2:	4604      	mov	r4, r0
 80093c4:	d005      	beq.n	80093d2 <_strtod_l+0x72>
 80093c6:	2e06      	cmp	r6, #6
 80093c8:	d128      	bne.n	800941c <_strtod_l+0xbc>
 80093ca:	3501      	adds	r5, #1
 80093cc:	2300      	movs	r3, #0
 80093ce:	9519      	str	r5, [sp, #100]	@ 0x64
 80093d0:	930e      	str	r3, [sp, #56]	@ 0x38
 80093d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	f040 858e 	bne.w	8009ef6 <_strtod_l+0xb96>
 80093da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093dc:	b1cb      	cbz	r3, 8009412 <_strtod_l+0xb2>
 80093de:	4652      	mov	r2, sl
 80093e0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80093e4:	ec43 2b10 	vmov	d0, r2, r3
 80093e8:	b01f      	add	sp, #124	@ 0x7c
 80093ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ee:	2920      	cmp	r1, #32
 80093f0:	d1ce      	bne.n	8009390 <_strtod_l+0x30>
 80093f2:	3201      	adds	r2, #1
 80093f4:	e7c1      	b.n	800937a <_strtod_l+0x1a>
 80093f6:	292d      	cmp	r1, #45	@ 0x2d
 80093f8:	d1ca      	bne.n	8009390 <_strtod_l+0x30>
 80093fa:	2101      	movs	r1, #1
 80093fc:	910e      	str	r1, [sp, #56]	@ 0x38
 80093fe:	1c51      	adds	r1, r2, #1
 8009400:	9119      	str	r1, [sp, #100]	@ 0x64
 8009402:	7852      	ldrb	r2, [r2, #1]
 8009404:	2a00      	cmp	r2, #0
 8009406:	d1c5      	bne.n	8009394 <_strtod_l+0x34>
 8009408:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800940a:	9419      	str	r4, [sp, #100]	@ 0x64
 800940c:	2b00      	cmp	r3, #0
 800940e:	f040 8570 	bne.w	8009ef2 <_strtod_l+0xb92>
 8009412:	4652      	mov	r2, sl
 8009414:	465b      	mov	r3, fp
 8009416:	e7e5      	b.n	80093e4 <_strtod_l+0x84>
 8009418:	2100      	movs	r1, #0
 800941a:	e7ef      	b.n	80093fc <_strtod_l+0x9c>
 800941c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800941e:	b13a      	cbz	r2, 8009430 <_strtod_l+0xd0>
 8009420:	2135      	movs	r1, #53	@ 0x35
 8009422:	a81c      	add	r0, sp, #112	@ 0x70
 8009424:	f7ff ff3a 	bl	800929c <__copybits>
 8009428:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800942a:	9805      	ldr	r0, [sp, #20]
 800942c:	f7ff fb10 	bl	8008a50 <_Bfree>
 8009430:	3e01      	subs	r6, #1
 8009432:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009434:	2e04      	cmp	r6, #4
 8009436:	d806      	bhi.n	8009446 <_strtod_l+0xe6>
 8009438:	e8df f006 	tbb	[pc, r6]
 800943c:	201d0314 	.word	0x201d0314
 8009440:	14          	.byte	0x14
 8009441:	00          	.byte	0x00
 8009442:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009446:	05e1      	lsls	r1, r4, #23
 8009448:	bf48      	it	mi
 800944a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800944e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009452:	0d1b      	lsrs	r3, r3, #20
 8009454:	051b      	lsls	r3, r3, #20
 8009456:	2b00      	cmp	r3, #0
 8009458:	d1bb      	bne.n	80093d2 <_strtod_l+0x72>
 800945a:	f7fe fb2d 	bl	8007ab8 <__errno>
 800945e:	2322      	movs	r3, #34	@ 0x22
 8009460:	6003      	str	r3, [r0, #0]
 8009462:	e7b6      	b.n	80093d2 <_strtod_l+0x72>
 8009464:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009468:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800946c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009470:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009474:	e7e7      	b.n	8009446 <_strtod_l+0xe6>
 8009476:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80095f8 <_strtod_l+0x298>
 800947a:	e7e4      	b.n	8009446 <_strtod_l+0xe6>
 800947c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009480:	f04f 3aff 	mov.w	sl, #4294967295
 8009484:	e7df      	b.n	8009446 <_strtod_l+0xe6>
 8009486:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009488:	1c5a      	adds	r2, r3, #1
 800948a:	9219      	str	r2, [sp, #100]	@ 0x64
 800948c:	785b      	ldrb	r3, [r3, #1]
 800948e:	2b30      	cmp	r3, #48	@ 0x30
 8009490:	d0f9      	beq.n	8009486 <_strtod_l+0x126>
 8009492:	2b00      	cmp	r3, #0
 8009494:	d09d      	beq.n	80093d2 <_strtod_l+0x72>
 8009496:	2301      	movs	r3, #1
 8009498:	2700      	movs	r7, #0
 800949a:	9308      	str	r3, [sp, #32]
 800949c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800949e:	930c      	str	r3, [sp, #48]	@ 0x30
 80094a0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80094a2:	46b9      	mov	r9, r7
 80094a4:	220a      	movs	r2, #10
 80094a6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80094a8:	7805      	ldrb	r5, [r0, #0]
 80094aa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80094ae:	b2d9      	uxtb	r1, r3
 80094b0:	2909      	cmp	r1, #9
 80094b2:	d928      	bls.n	8009506 <_strtod_l+0x1a6>
 80094b4:	494f      	ldr	r1, [pc, #316]	@ (80095f4 <_strtod_l+0x294>)
 80094b6:	2201      	movs	r2, #1
 80094b8:	f000 ffd6 	bl	800a468 <strncmp>
 80094bc:	2800      	cmp	r0, #0
 80094be:	d032      	beq.n	8009526 <_strtod_l+0x1c6>
 80094c0:	2000      	movs	r0, #0
 80094c2:	462a      	mov	r2, r5
 80094c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80094c6:	464d      	mov	r5, r9
 80094c8:	4603      	mov	r3, r0
 80094ca:	2a65      	cmp	r2, #101	@ 0x65
 80094cc:	d001      	beq.n	80094d2 <_strtod_l+0x172>
 80094ce:	2a45      	cmp	r2, #69	@ 0x45
 80094d0:	d114      	bne.n	80094fc <_strtod_l+0x19c>
 80094d2:	b91d      	cbnz	r5, 80094dc <_strtod_l+0x17c>
 80094d4:	9a08      	ldr	r2, [sp, #32]
 80094d6:	4302      	orrs	r2, r0
 80094d8:	d096      	beq.n	8009408 <_strtod_l+0xa8>
 80094da:	2500      	movs	r5, #0
 80094dc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80094de:	1c62      	adds	r2, r4, #1
 80094e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80094e2:	7862      	ldrb	r2, [r4, #1]
 80094e4:	2a2b      	cmp	r2, #43	@ 0x2b
 80094e6:	d07a      	beq.n	80095de <_strtod_l+0x27e>
 80094e8:	2a2d      	cmp	r2, #45	@ 0x2d
 80094ea:	d07e      	beq.n	80095ea <_strtod_l+0x28a>
 80094ec:	f04f 0c00 	mov.w	ip, #0
 80094f0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80094f4:	2909      	cmp	r1, #9
 80094f6:	f240 8085 	bls.w	8009604 <_strtod_l+0x2a4>
 80094fa:	9419      	str	r4, [sp, #100]	@ 0x64
 80094fc:	f04f 0800 	mov.w	r8, #0
 8009500:	e0a5      	b.n	800964e <_strtod_l+0x2ee>
 8009502:	2300      	movs	r3, #0
 8009504:	e7c8      	b.n	8009498 <_strtod_l+0x138>
 8009506:	f1b9 0f08 	cmp.w	r9, #8
 800950a:	bfd8      	it	le
 800950c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800950e:	f100 0001 	add.w	r0, r0, #1
 8009512:	bfda      	itte	le
 8009514:	fb02 3301 	mlale	r3, r2, r1, r3
 8009518:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800951a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800951e:	f109 0901 	add.w	r9, r9, #1
 8009522:	9019      	str	r0, [sp, #100]	@ 0x64
 8009524:	e7bf      	b.n	80094a6 <_strtod_l+0x146>
 8009526:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009528:	1c5a      	adds	r2, r3, #1
 800952a:	9219      	str	r2, [sp, #100]	@ 0x64
 800952c:	785a      	ldrb	r2, [r3, #1]
 800952e:	f1b9 0f00 	cmp.w	r9, #0
 8009532:	d03b      	beq.n	80095ac <_strtod_l+0x24c>
 8009534:	900a      	str	r0, [sp, #40]	@ 0x28
 8009536:	464d      	mov	r5, r9
 8009538:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800953c:	2b09      	cmp	r3, #9
 800953e:	d912      	bls.n	8009566 <_strtod_l+0x206>
 8009540:	2301      	movs	r3, #1
 8009542:	e7c2      	b.n	80094ca <_strtod_l+0x16a>
 8009544:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009546:	1c5a      	adds	r2, r3, #1
 8009548:	9219      	str	r2, [sp, #100]	@ 0x64
 800954a:	785a      	ldrb	r2, [r3, #1]
 800954c:	3001      	adds	r0, #1
 800954e:	2a30      	cmp	r2, #48	@ 0x30
 8009550:	d0f8      	beq.n	8009544 <_strtod_l+0x1e4>
 8009552:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009556:	2b08      	cmp	r3, #8
 8009558:	f200 84d2 	bhi.w	8009f00 <_strtod_l+0xba0>
 800955c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800955e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009560:	2000      	movs	r0, #0
 8009562:	930c      	str	r3, [sp, #48]	@ 0x30
 8009564:	4605      	mov	r5, r0
 8009566:	3a30      	subs	r2, #48	@ 0x30
 8009568:	f100 0301 	add.w	r3, r0, #1
 800956c:	d018      	beq.n	80095a0 <_strtod_l+0x240>
 800956e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009570:	4419      	add	r1, r3
 8009572:	910a      	str	r1, [sp, #40]	@ 0x28
 8009574:	462e      	mov	r6, r5
 8009576:	f04f 0e0a 	mov.w	lr, #10
 800957a:	1c71      	adds	r1, r6, #1
 800957c:	eba1 0c05 	sub.w	ip, r1, r5
 8009580:	4563      	cmp	r3, ip
 8009582:	dc15      	bgt.n	80095b0 <_strtod_l+0x250>
 8009584:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009588:	182b      	adds	r3, r5, r0
 800958a:	2b08      	cmp	r3, #8
 800958c:	f105 0501 	add.w	r5, r5, #1
 8009590:	4405      	add	r5, r0
 8009592:	dc1a      	bgt.n	80095ca <_strtod_l+0x26a>
 8009594:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009596:	230a      	movs	r3, #10
 8009598:	fb03 2301 	mla	r3, r3, r1, r2
 800959c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800959e:	2300      	movs	r3, #0
 80095a0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80095a2:	1c51      	adds	r1, r2, #1
 80095a4:	9119      	str	r1, [sp, #100]	@ 0x64
 80095a6:	7852      	ldrb	r2, [r2, #1]
 80095a8:	4618      	mov	r0, r3
 80095aa:	e7c5      	b.n	8009538 <_strtod_l+0x1d8>
 80095ac:	4648      	mov	r0, r9
 80095ae:	e7ce      	b.n	800954e <_strtod_l+0x1ee>
 80095b0:	2e08      	cmp	r6, #8
 80095b2:	dc05      	bgt.n	80095c0 <_strtod_l+0x260>
 80095b4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80095b6:	fb0e f606 	mul.w	r6, lr, r6
 80095ba:	960b      	str	r6, [sp, #44]	@ 0x2c
 80095bc:	460e      	mov	r6, r1
 80095be:	e7dc      	b.n	800957a <_strtod_l+0x21a>
 80095c0:	2910      	cmp	r1, #16
 80095c2:	bfd8      	it	le
 80095c4:	fb0e f707 	mulle.w	r7, lr, r7
 80095c8:	e7f8      	b.n	80095bc <_strtod_l+0x25c>
 80095ca:	2b0f      	cmp	r3, #15
 80095cc:	bfdc      	itt	le
 80095ce:	230a      	movle	r3, #10
 80095d0:	fb03 2707 	mlale	r7, r3, r7, r2
 80095d4:	e7e3      	b.n	800959e <_strtod_l+0x23e>
 80095d6:	2300      	movs	r3, #0
 80095d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80095da:	2301      	movs	r3, #1
 80095dc:	e77a      	b.n	80094d4 <_strtod_l+0x174>
 80095de:	f04f 0c00 	mov.w	ip, #0
 80095e2:	1ca2      	adds	r2, r4, #2
 80095e4:	9219      	str	r2, [sp, #100]	@ 0x64
 80095e6:	78a2      	ldrb	r2, [r4, #2]
 80095e8:	e782      	b.n	80094f0 <_strtod_l+0x190>
 80095ea:	f04f 0c01 	mov.w	ip, #1
 80095ee:	e7f8      	b.n	80095e2 <_strtod_l+0x282>
 80095f0:	0800b56c 	.word	0x0800b56c
 80095f4:	0800b39f 	.word	0x0800b39f
 80095f8:	7ff00000 	.word	0x7ff00000
 80095fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80095fe:	1c51      	adds	r1, r2, #1
 8009600:	9119      	str	r1, [sp, #100]	@ 0x64
 8009602:	7852      	ldrb	r2, [r2, #1]
 8009604:	2a30      	cmp	r2, #48	@ 0x30
 8009606:	d0f9      	beq.n	80095fc <_strtod_l+0x29c>
 8009608:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800960c:	2908      	cmp	r1, #8
 800960e:	f63f af75 	bhi.w	80094fc <_strtod_l+0x19c>
 8009612:	3a30      	subs	r2, #48	@ 0x30
 8009614:	9209      	str	r2, [sp, #36]	@ 0x24
 8009616:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009618:	920f      	str	r2, [sp, #60]	@ 0x3c
 800961a:	f04f 080a 	mov.w	r8, #10
 800961e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009620:	1c56      	adds	r6, r2, #1
 8009622:	9619      	str	r6, [sp, #100]	@ 0x64
 8009624:	7852      	ldrb	r2, [r2, #1]
 8009626:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800962a:	f1be 0f09 	cmp.w	lr, #9
 800962e:	d939      	bls.n	80096a4 <_strtod_l+0x344>
 8009630:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009632:	1a76      	subs	r6, r6, r1
 8009634:	2e08      	cmp	r6, #8
 8009636:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800963a:	dc03      	bgt.n	8009644 <_strtod_l+0x2e4>
 800963c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800963e:	4588      	cmp	r8, r1
 8009640:	bfa8      	it	ge
 8009642:	4688      	movge	r8, r1
 8009644:	f1bc 0f00 	cmp.w	ip, #0
 8009648:	d001      	beq.n	800964e <_strtod_l+0x2ee>
 800964a:	f1c8 0800 	rsb	r8, r8, #0
 800964e:	2d00      	cmp	r5, #0
 8009650:	d14e      	bne.n	80096f0 <_strtod_l+0x390>
 8009652:	9908      	ldr	r1, [sp, #32]
 8009654:	4308      	orrs	r0, r1
 8009656:	f47f aebc 	bne.w	80093d2 <_strtod_l+0x72>
 800965a:	2b00      	cmp	r3, #0
 800965c:	f47f aed4 	bne.w	8009408 <_strtod_l+0xa8>
 8009660:	2a69      	cmp	r2, #105	@ 0x69
 8009662:	d028      	beq.n	80096b6 <_strtod_l+0x356>
 8009664:	dc25      	bgt.n	80096b2 <_strtod_l+0x352>
 8009666:	2a49      	cmp	r2, #73	@ 0x49
 8009668:	d025      	beq.n	80096b6 <_strtod_l+0x356>
 800966a:	2a4e      	cmp	r2, #78	@ 0x4e
 800966c:	f47f aecc 	bne.w	8009408 <_strtod_l+0xa8>
 8009670:	499a      	ldr	r1, [pc, #616]	@ (80098dc <_strtod_l+0x57c>)
 8009672:	a819      	add	r0, sp, #100	@ 0x64
 8009674:	f001 f9ec 	bl	800aa50 <__match>
 8009678:	2800      	cmp	r0, #0
 800967a:	f43f aec5 	beq.w	8009408 <_strtod_l+0xa8>
 800967e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009680:	781b      	ldrb	r3, [r3, #0]
 8009682:	2b28      	cmp	r3, #40	@ 0x28
 8009684:	d12e      	bne.n	80096e4 <_strtod_l+0x384>
 8009686:	4996      	ldr	r1, [pc, #600]	@ (80098e0 <_strtod_l+0x580>)
 8009688:	aa1c      	add	r2, sp, #112	@ 0x70
 800968a:	a819      	add	r0, sp, #100	@ 0x64
 800968c:	f001 f9f4 	bl	800aa78 <__hexnan>
 8009690:	2805      	cmp	r0, #5
 8009692:	d127      	bne.n	80096e4 <_strtod_l+0x384>
 8009694:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009696:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800969a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800969e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80096a2:	e696      	b.n	80093d2 <_strtod_l+0x72>
 80096a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80096a6:	fb08 2101 	mla	r1, r8, r1, r2
 80096aa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80096ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80096b0:	e7b5      	b.n	800961e <_strtod_l+0x2be>
 80096b2:	2a6e      	cmp	r2, #110	@ 0x6e
 80096b4:	e7da      	b.n	800966c <_strtod_l+0x30c>
 80096b6:	498b      	ldr	r1, [pc, #556]	@ (80098e4 <_strtod_l+0x584>)
 80096b8:	a819      	add	r0, sp, #100	@ 0x64
 80096ba:	f001 f9c9 	bl	800aa50 <__match>
 80096be:	2800      	cmp	r0, #0
 80096c0:	f43f aea2 	beq.w	8009408 <_strtod_l+0xa8>
 80096c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096c6:	4988      	ldr	r1, [pc, #544]	@ (80098e8 <_strtod_l+0x588>)
 80096c8:	3b01      	subs	r3, #1
 80096ca:	a819      	add	r0, sp, #100	@ 0x64
 80096cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80096ce:	f001 f9bf 	bl	800aa50 <__match>
 80096d2:	b910      	cbnz	r0, 80096da <_strtod_l+0x37a>
 80096d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096d6:	3301      	adds	r3, #1
 80096d8:	9319      	str	r3, [sp, #100]	@ 0x64
 80096da:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80098f8 <_strtod_l+0x598>
 80096de:	f04f 0a00 	mov.w	sl, #0
 80096e2:	e676      	b.n	80093d2 <_strtod_l+0x72>
 80096e4:	4881      	ldr	r0, [pc, #516]	@ (80098ec <_strtod_l+0x58c>)
 80096e6:	f000 feef 	bl	800a4c8 <nan>
 80096ea:	ec5b ab10 	vmov	sl, fp, d0
 80096ee:	e670      	b.n	80093d2 <_strtod_l+0x72>
 80096f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096f2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80096f4:	eba8 0303 	sub.w	r3, r8, r3
 80096f8:	f1b9 0f00 	cmp.w	r9, #0
 80096fc:	bf08      	it	eq
 80096fe:	46a9      	moveq	r9, r5
 8009700:	2d10      	cmp	r5, #16
 8009702:	9309      	str	r3, [sp, #36]	@ 0x24
 8009704:	462c      	mov	r4, r5
 8009706:	bfa8      	it	ge
 8009708:	2410      	movge	r4, #16
 800970a:	f7f6 ff03 	bl	8000514 <__aeabi_ui2d>
 800970e:	2d09      	cmp	r5, #9
 8009710:	4682      	mov	sl, r0
 8009712:	468b      	mov	fp, r1
 8009714:	dc13      	bgt.n	800973e <_strtod_l+0x3de>
 8009716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009718:	2b00      	cmp	r3, #0
 800971a:	f43f ae5a 	beq.w	80093d2 <_strtod_l+0x72>
 800971e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009720:	dd78      	ble.n	8009814 <_strtod_l+0x4b4>
 8009722:	2b16      	cmp	r3, #22
 8009724:	dc5f      	bgt.n	80097e6 <_strtod_l+0x486>
 8009726:	4972      	ldr	r1, [pc, #456]	@ (80098f0 <_strtod_l+0x590>)
 8009728:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800972c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009730:	4652      	mov	r2, sl
 8009732:	465b      	mov	r3, fp
 8009734:	f7f6 ff68 	bl	8000608 <__aeabi_dmul>
 8009738:	4682      	mov	sl, r0
 800973a:	468b      	mov	fp, r1
 800973c:	e649      	b.n	80093d2 <_strtod_l+0x72>
 800973e:	4b6c      	ldr	r3, [pc, #432]	@ (80098f0 <_strtod_l+0x590>)
 8009740:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009744:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009748:	f7f6 ff5e 	bl	8000608 <__aeabi_dmul>
 800974c:	4682      	mov	sl, r0
 800974e:	4638      	mov	r0, r7
 8009750:	468b      	mov	fp, r1
 8009752:	f7f6 fedf 	bl	8000514 <__aeabi_ui2d>
 8009756:	4602      	mov	r2, r0
 8009758:	460b      	mov	r3, r1
 800975a:	4650      	mov	r0, sl
 800975c:	4659      	mov	r1, fp
 800975e:	f7f6 fd9d 	bl	800029c <__adddf3>
 8009762:	2d0f      	cmp	r5, #15
 8009764:	4682      	mov	sl, r0
 8009766:	468b      	mov	fp, r1
 8009768:	ddd5      	ble.n	8009716 <_strtod_l+0x3b6>
 800976a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800976c:	1b2c      	subs	r4, r5, r4
 800976e:	441c      	add	r4, r3
 8009770:	2c00      	cmp	r4, #0
 8009772:	f340 8093 	ble.w	800989c <_strtod_l+0x53c>
 8009776:	f014 030f 	ands.w	r3, r4, #15
 800977a:	d00a      	beq.n	8009792 <_strtod_l+0x432>
 800977c:	495c      	ldr	r1, [pc, #368]	@ (80098f0 <_strtod_l+0x590>)
 800977e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009782:	4652      	mov	r2, sl
 8009784:	465b      	mov	r3, fp
 8009786:	e9d1 0100 	ldrd	r0, r1, [r1]
 800978a:	f7f6 ff3d 	bl	8000608 <__aeabi_dmul>
 800978e:	4682      	mov	sl, r0
 8009790:	468b      	mov	fp, r1
 8009792:	f034 040f 	bics.w	r4, r4, #15
 8009796:	d073      	beq.n	8009880 <_strtod_l+0x520>
 8009798:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800979c:	dd49      	ble.n	8009832 <_strtod_l+0x4d2>
 800979e:	2400      	movs	r4, #0
 80097a0:	46a0      	mov	r8, r4
 80097a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80097a4:	46a1      	mov	r9, r4
 80097a6:	9a05      	ldr	r2, [sp, #20]
 80097a8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80098f8 <_strtod_l+0x598>
 80097ac:	2322      	movs	r3, #34	@ 0x22
 80097ae:	6013      	str	r3, [r2, #0]
 80097b0:	f04f 0a00 	mov.w	sl, #0
 80097b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	f43f ae0b 	beq.w	80093d2 <_strtod_l+0x72>
 80097bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80097be:	9805      	ldr	r0, [sp, #20]
 80097c0:	f7ff f946 	bl	8008a50 <_Bfree>
 80097c4:	9805      	ldr	r0, [sp, #20]
 80097c6:	4649      	mov	r1, r9
 80097c8:	f7ff f942 	bl	8008a50 <_Bfree>
 80097cc:	9805      	ldr	r0, [sp, #20]
 80097ce:	4641      	mov	r1, r8
 80097d0:	f7ff f93e 	bl	8008a50 <_Bfree>
 80097d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80097d6:	9805      	ldr	r0, [sp, #20]
 80097d8:	f7ff f93a 	bl	8008a50 <_Bfree>
 80097dc:	9805      	ldr	r0, [sp, #20]
 80097de:	4621      	mov	r1, r4
 80097e0:	f7ff f936 	bl	8008a50 <_Bfree>
 80097e4:	e5f5      	b.n	80093d2 <_strtod_l+0x72>
 80097e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80097ec:	4293      	cmp	r3, r2
 80097ee:	dbbc      	blt.n	800976a <_strtod_l+0x40a>
 80097f0:	4c3f      	ldr	r4, [pc, #252]	@ (80098f0 <_strtod_l+0x590>)
 80097f2:	f1c5 050f 	rsb	r5, r5, #15
 80097f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80097fa:	4652      	mov	r2, sl
 80097fc:	465b      	mov	r3, fp
 80097fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009802:	f7f6 ff01 	bl	8000608 <__aeabi_dmul>
 8009806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009808:	1b5d      	subs	r5, r3, r5
 800980a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800980e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009812:	e78f      	b.n	8009734 <_strtod_l+0x3d4>
 8009814:	3316      	adds	r3, #22
 8009816:	dba8      	blt.n	800976a <_strtod_l+0x40a>
 8009818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800981a:	eba3 0808 	sub.w	r8, r3, r8
 800981e:	4b34      	ldr	r3, [pc, #208]	@ (80098f0 <_strtod_l+0x590>)
 8009820:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009824:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009828:	4650      	mov	r0, sl
 800982a:	4659      	mov	r1, fp
 800982c:	f7f7 f816 	bl	800085c <__aeabi_ddiv>
 8009830:	e782      	b.n	8009738 <_strtod_l+0x3d8>
 8009832:	2300      	movs	r3, #0
 8009834:	4f2f      	ldr	r7, [pc, #188]	@ (80098f4 <_strtod_l+0x594>)
 8009836:	1124      	asrs	r4, r4, #4
 8009838:	4650      	mov	r0, sl
 800983a:	4659      	mov	r1, fp
 800983c:	461e      	mov	r6, r3
 800983e:	2c01      	cmp	r4, #1
 8009840:	dc21      	bgt.n	8009886 <_strtod_l+0x526>
 8009842:	b10b      	cbz	r3, 8009848 <_strtod_l+0x4e8>
 8009844:	4682      	mov	sl, r0
 8009846:	468b      	mov	fp, r1
 8009848:	492a      	ldr	r1, [pc, #168]	@ (80098f4 <_strtod_l+0x594>)
 800984a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800984e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009852:	4652      	mov	r2, sl
 8009854:	465b      	mov	r3, fp
 8009856:	e9d1 0100 	ldrd	r0, r1, [r1]
 800985a:	f7f6 fed5 	bl	8000608 <__aeabi_dmul>
 800985e:	4b26      	ldr	r3, [pc, #152]	@ (80098f8 <_strtod_l+0x598>)
 8009860:	460a      	mov	r2, r1
 8009862:	400b      	ands	r3, r1
 8009864:	4925      	ldr	r1, [pc, #148]	@ (80098fc <_strtod_l+0x59c>)
 8009866:	428b      	cmp	r3, r1
 8009868:	4682      	mov	sl, r0
 800986a:	d898      	bhi.n	800979e <_strtod_l+0x43e>
 800986c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009870:	428b      	cmp	r3, r1
 8009872:	bf86      	itte	hi
 8009874:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009900 <_strtod_l+0x5a0>
 8009878:	f04f 3aff 	movhi.w	sl, #4294967295
 800987c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009880:	2300      	movs	r3, #0
 8009882:	9308      	str	r3, [sp, #32]
 8009884:	e076      	b.n	8009974 <_strtod_l+0x614>
 8009886:	07e2      	lsls	r2, r4, #31
 8009888:	d504      	bpl.n	8009894 <_strtod_l+0x534>
 800988a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800988e:	f7f6 febb 	bl	8000608 <__aeabi_dmul>
 8009892:	2301      	movs	r3, #1
 8009894:	3601      	adds	r6, #1
 8009896:	1064      	asrs	r4, r4, #1
 8009898:	3708      	adds	r7, #8
 800989a:	e7d0      	b.n	800983e <_strtod_l+0x4de>
 800989c:	d0f0      	beq.n	8009880 <_strtod_l+0x520>
 800989e:	4264      	negs	r4, r4
 80098a0:	f014 020f 	ands.w	r2, r4, #15
 80098a4:	d00a      	beq.n	80098bc <_strtod_l+0x55c>
 80098a6:	4b12      	ldr	r3, [pc, #72]	@ (80098f0 <_strtod_l+0x590>)
 80098a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098ac:	4650      	mov	r0, sl
 80098ae:	4659      	mov	r1, fp
 80098b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b4:	f7f6 ffd2 	bl	800085c <__aeabi_ddiv>
 80098b8:	4682      	mov	sl, r0
 80098ba:	468b      	mov	fp, r1
 80098bc:	1124      	asrs	r4, r4, #4
 80098be:	d0df      	beq.n	8009880 <_strtod_l+0x520>
 80098c0:	2c1f      	cmp	r4, #31
 80098c2:	dd1f      	ble.n	8009904 <_strtod_l+0x5a4>
 80098c4:	2400      	movs	r4, #0
 80098c6:	46a0      	mov	r8, r4
 80098c8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80098ca:	46a1      	mov	r9, r4
 80098cc:	9a05      	ldr	r2, [sp, #20]
 80098ce:	2322      	movs	r3, #34	@ 0x22
 80098d0:	f04f 0a00 	mov.w	sl, #0
 80098d4:	f04f 0b00 	mov.w	fp, #0
 80098d8:	6013      	str	r3, [r2, #0]
 80098da:	e76b      	b.n	80097b4 <_strtod_l+0x454>
 80098dc:	0800b28d 	.word	0x0800b28d
 80098e0:	0800b558 	.word	0x0800b558
 80098e4:	0800b285 	.word	0x0800b285
 80098e8:	0800b2bc 	.word	0x0800b2bc
 80098ec:	0800b3f5 	.word	0x0800b3f5
 80098f0:	0800b490 	.word	0x0800b490
 80098f4:	0800b468 	.word	0x0800b468
 80098f8:	7ff00000 	.word	0x7ff00000
 80098fc:	7ca00000 	.word	0x7ca00000
 8009900:	7fefffff 	.word	0x7fefffff
 8009904:	f014 0310 	ands.w	r3, r4, #16
 8009908:	bf18      	it	ne
 800990a:	236a      	movne	r3, #106	@ 0x6a
 800990c:	4ea9      	ldr	r6, [pc, #676]	@ (8009bb4 <_strtod_l+0x854>)
 800990e:	9308      	str	r3, [sp, #32]
 8009910:	4650      	mov	r0, sl
 8009912:	4659      	mov	r1, fp
 8009914:	2300      	movs	r3, #0
 8009916:	07e7      	lsls	r7, r4, #31
 8009918:	d504      	bpl.n	8009924 <_strtod_l+0x5c4>
 800991a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800991e:	f7f6 fe73 	bl	8000608 <__aeabi_dmul>
 8009922:	2301      	movs	r3, #1
 8009924:	1064      	asrs	r4, r4, #1
 8009926:	f106 0608 	add.w	r6, r6, #8
 800992a:	d1f4      	bne.n	8009916 <_strtod_l+0x5b6>
 800992c:	b10b      	cbz	r3, 8009932 <_strtod_l+0x5d2>
 800992e:	4682      	mov	sl, r0
 8009930:	468b      	mov	fp, r1
 8009932:	9b08      	ldr	r3, [sp, #32]
 8009934:	b1b3      	cbz	r3, 8009964 <_strtod_l+0x604>
 8009936:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800993a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800993e:	2b00      	cmp	r3, #0
 8009940:	4659      	mov	r1, fp
 8009942:	dd0f      	ble.n	8009964 <_strtod_l+0x604>
 8009944:	2b1f      	cmp	r3, #31
 8009946:	dd56      	ble.n	80099f6 <_strtod_l+0x696>
 8009948:	2b34      	cmp	r3, #52	@ 0x34
 800994a:	bfde      	ittt	le
 800994c:	f04f 33ff 	movle.w	r3, #4294967295
 8009950:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009954:	4093      	lslle	r3, r2
 8009956:	f04f 0a00 	mov.w	sl, #0
 800995a:	bfcc      	ite	gt
 800995c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009960:	ea03 0b01 	andle.w	fp, r3, r1
 8009964:	2200      	movs	r2, #0
 8009966:	2300      	movs	r3, #0
 8009968:	4650      	mov	r0, sl
 800996a:	4659      	mov	r1, fp
 800996c:	f7f7 f8b4 	bl	8000ad8 <__aeabi_dcmpeq>
 8009970:	2800      	cmp	r0, #0
 8009972:	d1a7      	bne.n	80098c4 <_strtod_l+0x564>
 8009974:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009976:	9300      	str	r3, [sp, #0]
 8009978:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800997a:	9805      	ldr	r0, [sp, #20]
 800997c:	462b      	mov	r3, r5
 800997e:	464a      	mov	r2, r9
 8009980:	f7ff f8ce 	bl	8008b20 <__s2b>
 8009984:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009986:	2800      	cmp	r0, #0
 8009988:	f43f af09 	beq.w	800979e <_strtod_l+0x43e>
 800998c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800998e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009990:	2a00      	cmp	r2, #0
 8009992:	eba3 0308 	sub.w	r3, r3, r8
 8009996:	bfa8      	it	ge
 8009998:	2300      	movge	r3, #0
 800999a:	9312      	str	r3, [sp, #72]	@ 0x48
 800999c:	2400      	movs	r4, #0
 800999e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80099a2:	9316      	str	r3, [sp, #88]	@ 0x58
 80099a4:	46a0      	mov	r8, r4
 80099a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099a8:	9805      	ldr	r0, [sp, #20]
 80099aa:	6859      	ldr	r1, [r3, #4]
 80099ac:	f7ff f810 	bl	80089d0 <_Balloc>
 80099b0:	4681      	mov	r9, r0
 80099b2:	2800      	cmp	r0, #0
 80099b4:	f43f aef7 	beq.w	80097a6 <_strtod_l+0x446>
 80099b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099ba:	691a      	ldr	r2, [r3, #16]
 80099bc:	3202      	adds	r2, #2
 80099be:	f103 010c 	add.w	r1, r3, #12
 80099c2:	0092      	lsls	r2, r2, #2
 80099c4:	300c      	adds	r0, #12
 80099c6:	f000 fd71 	bl	800a4ac <memcpy>
 80099ca:	ec4b ab10 	vmov	d0, sl, fp
 80099ce:	9805      	ldr	r0, [sp, #20]
 80099d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80099d2:	a91b      	add	r1, sp, #108	@ 0x6c
 80099d4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80099d8:	f7ff fbd6 	bl	8009188 <__d2b>
 80099dc:	901a      	str	r0, [sp, #104]	@ 0x68
 80099de:	2800      	cmp	r0, #0
 80099e0:	f43f aee1 	beq.w	80097a6 <_strtod_l+0x446>
 80099e4:	9805      	ldr	r0, [sp, #20]
 80099e6:	2101      	movs	r1, #1
 80099e8:	f7ff f930 	bl	8008c4c <__i2b>
 80099ec:	4680      	mov	r8, r0
 80099ee:	b948      	cbnz	r0, 8009a04 <_strtod_l+0x6a4>
 80099f0:	f04f 0800 	mov.w	r8, #0
 80099f4:	e6d7      	b.n	80097a6 <_strtod_l+0x446>
 80099f6:	f04f 32ff 	mov.w	r2, #4294967295
 80099fa:	fa02 f303 	lsl.w	r3, r2, r3
 80099fe:	ea03 0a0a 	and.w	sl, r3, sl
 8009a02:	e7af      	b.n	8009964 <_strtod_l+0x604>
 8009a04:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009a06:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009a08:	2d00      	cmp	r5, #0
 8009a0a:	bfab      	itete	ge
 8009a0c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009a0e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009a10:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009a12:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009a14:	bfac      	ite	ge
 8009a16:	18ef      	addge	r7, r5, r3
 8009a18:	1b5e      	sublt	r6, r3, r5
 8009a1a:	9b08      	ldr	r3, [sp, #32]
 8009a1c:	1aed      	subs	r5, r5, r3
 8009a1e:	4415      	add	r5, r2
 8009a20:	4b65      	ldr	r3, [pc, #404]	@ (8009bb8 <_strtod_l+0x858>)
 8009a22:	3d01      	subs	r5, #1
 8009a24:	429d      	cmp	r5, r3
 8009a26:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009a2a:	da50      	bge.n	8009ace <_strtod_l+0x76e>
 8009a2c:	1b5b      	subs	r3, r3, r5
 8009a2e:	2b1f      	cmp	r3, #31
 8009a30:	eba2 0203 	sub.w	r2, r2, r3
 8009a34:	f04f 0101 	mov.w	r1, #1
 8009a38:	dc3d      	bgt.n	8009ab6 <_strtod_l+0x756>
 8009a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8009a3e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009a40:	2300      	movs	r3, #0
 8009a42:	9310      	str	r3, [sp, #64]	@ 0x40
 8009a44:	18bd      	adds	r5, r7, r2
 8009a46:	9b08      	ldr	r3, [sp, #32]
 8009a48:	42af      	cmp	r7, r5
 8009a4a:	4416      	add	r6, r2
 8009a4c:	441e      	add	r6, r3
 8009a4e:	463b      	mov	r3, r7
 8009a50:	bfa8      	it	ge
 8009a52:	462b      	movge	r3, r5
 8009a54:	42b3      	cmp	r3, r6
 8009a56:	bfa8      	it	ge
 8009a58:	4633      	movge	r3, r6
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	bfc2      	ittt	gt
 8009a5e:	1aed      	subgt	r5, r5, r3
 8009a60:	1af6      	subgt	r6, r6, r3
 8009a62:	1aff      	subgt	r7, r7, r3
 8009a64:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	dd16      	ble.n	8009a98 <_strtod_l+0x738>
 8009a6a:	4641      	mov	r1, r8
 8009a6c:	9805      	ldr	r0, [sp, #20]
 8009a6e:	461a      	mov	r2, r3
 8009a70:	f7ff f9a4 	bl	8008dbc <__pow5mult>
 8009a74:	4680      	mov	r8, r0
 8009a76:	2800      	cmp	r0, #0
 8009a78:	d0ba      	beq.n	80099f0 <_strtod_l+0x690>
 8009a7a:	4601      	mov	r1, r0
 8009a7c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009a7e:	9805      	ldr	r0, [sp, #20]
 8009a80:	f7ff f8fa 	bl	8008c78 <__multiply>
 8009a84:	900a      	str	r0, [sp, #40]	@ 0x28
 8009a86:	2800      	cmp	r0, #0
 8009a88:	f43f ae8d 	beq.w	80097a6 <_strtod_l+0x446>
 8009a8c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009a8e:	9805      	ldr	r0, [sp, #20]
 8009a90:	f7fe ffde 	bl	8008a50 <_Bfree>
 8009a94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a96:	931a      	str	r3, [sp, #104]	@ 0x68
 8009a98:	2d00      	cmp	r5, #0
 8009a9a:	dc1d      	bgt.n	8009ad8 <_strtod_l+0x778>
 8009a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	dd23      	ble.n	8009aea <_strtod_l+0x78a>
 8009aa2:	4649      	mov	r1, r9
 8009aa4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009aa6:	9805      	ldr	r0, [sp, #20]
 8009aa8:	f7ff f988 	bl	8008dbc <__pow5mult>
 8009aac:	4681      	mov	r9, r0
 8009aae:	b9e0      	cbnz	r0, 8009aea <_strtod_l+0x78a>
 8009ab0:	f04f 0900 	mov.w	r9, #0
 8009ab4:	e677      	b.n	80097a6 <_strtod_l+0x446>
 8009ab6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009aba:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009abe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009ac2:	35e2      	adds	r5, #226	@ 0xe2
 8009ac4:	fa01 f305 	lsl.w	r3, r1, r5
 8009ac8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009aca:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009acc:	e7ba      	b.n	8009a44 <_strtod_l+0x6e4>
 8009ace:	2300      	movs	r3, #0
 8009ad0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009ad6:	e7b5      	b.n	8009a44 <_strtod_l+0x6e4>
 8009ad8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ada:	9805      	ldr	r0, [sp, #20]
 8009adc:	462a      	mov	r2, r5
 8009ade:	f7ff f9c7 	bl	8008e70 <__lshift>
 8009ae2:	901a      	str	r0, [sp, #104]	@ 0x68
 8009ae4:	2800      	cmp	r0, #0
 8009ae6:	d1d9      	bne.n	8009a9c <_strtod_l+0x73c>
 8009ae8:	e65d      	b.n	80097a6 <_strtod_l+0x446>
 8009aea:	2e00      	cmp	r6, #0
 8009aec:	dd07      	ble.n	8009afe <_strtod_l+0x79e>
 8009aee:	4649      	mov	r1, r9
 8009af0:	9805      	ldr	r0, [sp, #20]
 8009af2:	4632      	mov	r2, r6
 8009af4:	f7ff f9bc 	bl	8008e70 <__lshift>
 8009af8:	4681      	mov	r9, r0
 8009afa:	2800      	cmp	r0, #0
 8009afc:	d0d8      	beq.n	8009ab0 <_strtod_l+0x750>
 8009afe:	2f00      	cmp	r7, #0
 8009b00:	dd08      	ble.n	8009b14 <_strtod_l+0x7b4>
 8009b02:	4641      	mov	r1, r8
 8009b04:	9805      	ldr	r0, [sp, #20]
 8009b06:	463a      	mov	r2, r7
 8009b08:	f7ff f9b2 	bl	8008e70 <__lshift>
 8009b0c:	4680      	mov	r8, r0
 8009b0e:	2800      	cmp	r0, #0
 8009b10:	f43f ae49 	beq.w	80097a6 <_strtod_l+0x446>
 8009b14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b16:	9805      	ldr	r0, [sp, #20]
 8009b18:	464a      	mov	r2, r9
 8009b1a:	f7ff fa31 	bl	8008f80 <__mdiff>
 8009b1e:	4604      	mov	r4, r0
 8009b20:	2800      	cmp	r0, #0
 8009b22:	f43f ae40 	beq.w	80097a6 <_strtod_l+0x446>
 8009b26:	68c3      	ldr	r3, [r0, #12]
 8009b28:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	60c3      	str	r3, [r0, #12]
 8009b2e:	4641      	mov	r1, r8
 8009b30:	f7ff fa0a 	bl	8008f48 <__mcmp>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	da45      	bge.n	8009bc4 <_strtod_l+0x864>
 8009b38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b3a:	ea53 030a 	orrs.w	r3, r3, sl
 8009b3e:	d16b      	bne.n	8009c18 <_strtod_l+0x8b8>
 8009b40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d167      	bne.n	8009c18 <_strtod_l+0x8b8>
 8009b48:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b4c:	0d1b      	lsrs	r3, r3, #20
 8009b4e:	051b      	lsls	r3, r3, #20
 8009b50:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009b54:	d960      	bls.n	8009c18 <_strtod_l+0x8b8>
 8009b56:	6963      	ldr	r3, [r4, #20]
 8009b58:	b913      	cbnz	r3, 8009b60 <_strtod_l+0x800>
 8009b5a:	6923      	ldr	r3, [r4, #16]
 8009b5c:	2b01      	cmp	r3, #1
 8009b5e:	dd5b      	ble.n	8009c18 <_strtod_l+0x8b8>
 8009b60:	4621      	mov	r1, r4
 8009b62:	2201      	movs	r2, #1
 8009b64:	9805      	ldr	r0, [sp, #20]
 8009b66:	f7ff f983 	bl	8008e70 <__lshift>
 8009b6a:	4641      	mov	r1, r8
 8009b6c:	4604      	mov	r4, r0
 8009b6e:	f7ff f9eb 	bl	8008f48 <__mcmp>
 8009b72:	2800      	cmp	r0, #0
 8009b74:	dd50      	ble.n	8009c18 <_strtod_l+0x8b8>
 8009b76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b7a:	9a08      	ldr	r2, [sp, #32]
 8009b7c:	0d1b      	lsrs	r3, r3, #20
 8009b7e:	051b      	lsls	r3, r3, #20
 8009b80:	2a00      	cmp	r2, #0
 8009b82:	d06a      	beq.n	8009c5a <_strtod_l+0x8fa>
 8009b84:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009b88:	d867      	bhi.n	8009c5a <_strtod_l+0x8fa>
 8009b8a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009b8e:	f67f ae9d 	bls.w	80098cc <_strtod_l+0x56c>
 8009b92:	4b0a      	ldr	r3, [pc, #40]	@ (8009bbc <_strtod_l+0x85c>)
 8009b94:	4650      	mov	r0, sl
 8009b96:	4659      	mov	r1, fp
 8009b98:	2200      	movs	r2, #0
 8009b9a:	f7f6 fd35 	bl	8000608 <__aeabi_dmul>
 8009b9e:	4b08      	ldr	r3, [pc, #32]	@ (8009bc0 <_strtod_l+0x860>)
 8009ba0:	400b      	ands	r3, r1
 8009ba2:	4682      	mov	sl, r0
 8009ba4:	468b      	mov	fp, r1
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	f47f ae08 	bne.w	80097bc <_strtod_l+0x45c>
 8009bac:	9a05      	ldr	r2, [sp, #20]
 8009bae:	2322      	movs	r3, #34	@ 0x22
 8009bb0:	6013      	str	r3, [r2, #0]
 8009bb2:	e603      	b.n	80097bc <_strtod_l+0x45c>
 8009bb4:	0800b580 	.word	0x0800b580
 8009bb8:	fffffc02 	.word	0xfffffc02
 8009bbc:	39500000 	.word	0x39500000
 8009bc0:	7ff00000 	.word	0x7ff00000
 8009bc4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009bc8:	d165      	bne.n	8009c96 <_strtod_l+0x936>
 8009bca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009bcc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009bd0:	b35a      	cbz	r2, 8009c2a <_strtod_l+0x8ca>
 8009bd2:	4a9f      	ldr	r2, [pc, #636]	@ (8009e50 <_strtod_l+0xaf0>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d12b      	bne.n	8009c30 <_strtod_l+0x8d0>
 8009bd8:	9b08      	ldr	r3, [sp, #32]
 8009bda:	4651      	mov	r1, sl
 8009bdc:	b303      	cbz	r3, 8009c20 <_strtod_l+0x8c0>
 8009bde:	4b9d      	ldr	r3, [pc, #628]	@ (8009e54 <_strtod_l+0xaf4>)
 8009be0:	465a      	mov	r2, fp
 8009be2:	4013      	ands	r3, r2
 8009be4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009be8:	f04f 32ff 	mov.w	r2, #4294967295
 8009bec:	d81b      	bhi.n	8009c26 <_strtod_l+0x8c6>
 8009bee:	0d1b      	lsrs	r3, r3, #20
 8009bf0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8009bf8:	4299      	cmp	r1, r3
 8009bfa:	d119      	bne.n	8009c30 <_strtod_l+0x8d0>
 8009bfc:	4b96      	ldr	r3, [pc, #600]	@ (8009e58 <_strtod_l+0xaf8>)
 8009bfe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c00:	429a      	cmp	r2, r3
 8009c02:	d102      	bne.n	8009c0a <_strtod_l+0x8aa>
 8009c04:	3101      	adds	r1, #1
 8009c06:	f43f adce 	beq.w	80097a6 <_strtod_l+0x446>
 8009c0a:	4b92      	ldr	r3, [pc, #584]	@ (8009e54 <_strtod_l+0xaf4>)
 8009c0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c0e:	401a      	ands	r2, r3
 8009c10:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009c14:	f04f 0a00 	mov.w	sl, #0
 8009c18:	9b08      	ldr	r3, [sp, #32]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d1b9      	bne.n	8009b92 <_strtod_l+0x832>
 8009c1e:	e5cd      	b.n	80097bc <_strtod_l+0x45c>
 8009c20:	f04f 33ff 	mov.w	r3, #4294967295
 8009c24:	e7e8      	b.n	8009bf8 <_strtod_l+0x898>
 8009c26:	4613      	mov	r3, r2
 8009c28:	e7e6      	b.n	8009bf8 <_strtod_l+0x898>
 8009c2a:	ea53 030a 	orrs.w	r3, r3, sl
 8009c2e:	d0a2      	beq.n	8009b76 <_strtod_l+0x816>
 8009c30:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c32:	b1db      	cbz	r3, 8009c6c <_strtod_l+0x90c>
 8009c34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c36:	4213      	tst	r3, r2
 8009c38:	d0ee      	beq.n	8009c18 <_strtod_l+0x8b8>
 8009c3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c3c:	9a08      	ldr	r2, [sp, #32]
 8009c3e:	4650      	mov	r0, sl
 8009c40:	4659      	mov	r1, fp
 8009c42:	b1bb      	cbz	r3, 8009c74 <_strtod_l+0x914>
 8009c44:	f7ff fb6e 	bl	8009324 <sulp>
 8009c48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c4c:	ec53 2b10 	vmov	r2, r3, d0
 8009c50:	f7f6 fb24 	bl	800029c <__adddf3>
 8009c54:	4682      	mov	sl, r0
 8009c56:	468b      	mov	fp, r1
 8009c58:	e7de      	b.n	8009c18 <_strtod_l+0x8b8>
 8009c5a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009c5e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009c62:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009c66:	f04f 3aff 	mov.w	sl, #4294967295
 8009c6a:	e7d5      	b.n	8009c18 <_strtod_l+0x8b8>
 8009c6c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c6e:	ea13 0f0a 	tst.w	r3, sl
 8009c72:	e7e1      	b.n	8009c38 <_strtod_l+0x8d8>
 8009c74:	f7ff fb56 	bl	8009324 <sulp>
 8009c78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c7c:	ec53 2b10 	vmov	r2, r3, d0
 8009c80:	f7f6 fb0a 	bl	8000298 <__aeabi_dsub>
 8009c84:	2200      	movs	r2, #0
 8009c86:	2300      	movs	r3, #0
 8009c88:	4682      	mov	sl, r0
 8009c8a:	468b      	mov	fp, r1
 8009c8c:	f7f6 ff24 	bl	8000ad8 <__aeabi_dcmpeq>
 8009c90:	2800      	cmp	r0, #0
 8009c92:	d0c1      	beq.n	8009c18 <_strtod_l+0x8b8>
 8009c94:	e61a      	b.n	80098cc <_strtod_l+0x56c>
 8009c96:	4641      	mov	r1, r8
 8009c98:	4620      	mov	r0, r4
 8009c9a:	f7ff facd 	bl	8009238 <__ratio>
 8009c9e:	ec57 6b10 	vmov	r6, r7, d0
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009ca8:	4630      	mov	r0, r6
 8009caa:	4639      	mov	r1, r7
 8009cac:	f7f6 ff28 	bl	8000b00 <__aeabi_dcmple>
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	d06f      	beq.n	8009d94 <_strtod_l+0xa34>
 8009cb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d17a      	bne.n	8009db0 <_strtod_l+0xa50>
 8009cba:	f1ba 0f00 	cmp.w	sl, #0
 8009cbe:	d158      	bne.n	8009d72 <_strtod_l+0xa12>
 8009cc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cc2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d15a      	bne.n	8009d80 <_strtod_l+0xa20>
 8009cca:	4b64      	ldr	r3, [pc, #400]	@ (8009e5c <_strtod_l+0xafc>)
 8009ccc:	2200      	movs	r2, #0
 8009cce:	4630      	mov	r0, r6
 8009cd0:	4639      	mov	r1, r7
 8009cd2:	f7f6 ff0b 	bl	8000aec <__aeabi_dcmplt>
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	d159      	bne.n	8009d8e <_strtod_l+0xa2e>
 8009cda:	4630      	mov	r0, r6
 8009cdc:	4639      	mov	r1, r7
 8009cde:	4b60      	ldr	r3, [pc, #384]	@ (8009e60 <_strtod_l+0xb00>)
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f7f6 fc91 	bl	8000608 <__aeabi_dmul>
 8009ce6:	4606      	mov	r6, r0
 8009ce8:	460f      	mov	r7, r1
 8009cea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009cee:	9606      	str	r6, [sp, #24]
 8009cf0:	9307      	str	r3, [sp, #28]
 8009cf2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009cf6:	4d57      	ldr	r5, [pc, #348]	@ (8009e54 <_strtod_l+0xaf4>)
 8009cf8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009cfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cfe:	401d      	ands	r5, r3
 8009d00:	4b58      	ldr	r3, [pc, #352]	@ (8009e64 <_strtod_l+0xb04>)
 8009d02:	429d      	cmp	r5, r3
 8009d04:	f040 80b2 	bne.w	8009e6c <_strtod_l+0xb0c>
 8009d08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d0a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009d0e:	ec4b ab10 	vmov	d0, sl, fp
 8009d12:	f7ff f9c9 	bl	80090a8 <__ulp>
 8009d16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d1a:	ec51 0b10 	vmov	r0, r1, d0
 8009d1e:	f7f6 fc73 	bl	8000608 <__aeabi_dmul>
 8009d22:	4652      	mov	r2, sl
 8009d24:	465b      	mov	r3, fp
 8009d26:	f7f6 fab9 	bl	800029c <__adddf3>
 8009d2a:	460b      	mov	r3, r1
 8009d2c:	4949      	ldr	r1, [pc, #292]	@ (8009e54 <_strtod_l+0xaf4>)
 8009d2e:	4a4e      	ldr	r2, [pc, #312]	@ (8009e68 <_strtod_l+0xb08>)
 8009d30:	4019      	ands	r1, r3
 8009d32:	4291      	cmp	r1, r2
 8009d34:	4682      	mov	sl, r0
 8009d36:	d942      	bls.n	8009dbe <_strtod_l+0xa5e>
 8009d38:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009d3a:	4b47      	ldr	r3, [pc, #284]	@ (8009e58 <_strtod_l+0xaf8>)
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d103      	bne.n	8009d48 <_strtod_l+0x9e8>
 8009d40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d42:	3301      	adds	r3, #1
 8009d44:	f43f ad2f 	beq.w	80097a6 <_strtod_l+0x446>
 8009d48:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009e58 <_strtod_l+0xaf8>
 8009d4c:	f04f 3aff 	mov.w	sl, #4294967295
 8009d50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009d52:	9805      	ldr	r0, [sp, #20]
 8009d54:	f7fe fe7c 	bl	8008a50 <_Bfree>
 8009d58:	9805      	ldr	r0, [sp, #20]
 8009d5a:	4649      	mov	r1, r9
 8009d5c:	f7fe fe78 	bl	8008a50 <_Bfree>
 8009d60:	9805      	ldr	r0, [sp, #20]
 8009d62:	4641      	mov	r1, r8
 8009d64:	f7fe fe74 	bl	8008a50 <_Bfree>
 8009d68:	9805      	ldr	r0, [sp, #20]
 8009d6a:	4621      	mov	r1, r4
 8009d6c:	f7fe fe70 	bl	8008a50 <_Bfree>
 8009d70:	e619      	b.n	80099a6 <_strtod_l+0x646>
 8009d72:	f1ba 0f01 	cmp.w	sl, #1
 8009d76:	d103      	bne.n	8009d80 <_strtod_l+0xa20>
 8009d78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	f43f ada6 	beq.w	80098cc <_strtod_l+0x56c>
 8009d80:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009e30 <_strtod_l+0xad0>
 8009d84:	4f35      	ldr	r7, [pc, #212]	@ (8009e5c <_strtod_l+0xafc>)
 8009d86:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009d8a:	2600      	movs	r6, #0
 8009d8c:	e7b1      	b.n	8009cf2 <_strtod_l+0x992>
 8009d8e:	4f34      	ldr	r7, [pc, #208]	@ (8009e60 <_strtod_l+0xb00>)
 8009d90:	2600      	movs	r6, #0
 8009d92:	e7aa      	b.n	8009cea <_strtod_l+0x98a>
 8009d94:	4b32      	ldr	r3, [pc, #200]	@ (8009e60 <_strtod_l+0xb00>)
 8009d96:	4630      	mov	r0, r6
 8009d98:	4639      	mov	r1, r7
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f7f6 fc34 	bl	8000608 <__aeabi_dmul>
 8009da0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009da2:	4606      	mov	r6, r0
 8009da4:	460f      	mov	r7, r1
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d09f      	beq.n	8009cea <_strtod_l+0x98a>
 8009daa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009dae:	e7a0      	b.n	8009cf2 <_strtod_l+0x992>
 8009db0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009e38 <_strtod_l+0xad8>
 8009db4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009db8:	ec57 6b17 	vmov	r6, r7, d7
 8009dbc:	e799      	b.n	8009cf2 <_strtod_l+0x992>
 8009dbe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009dc2:	9b08      	ldr	r3, [sp, #32]
 8009dc4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d1c1      	bne.n	8009d50 <_strtod_l+0x9f0>
 8009dcc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009dd0:	0d1b      	lsrs	r3, r3, #20
 8009dd2:	051b      	lsls	r3, r3, #20
 8009dd4:	429d      	cmp	r5, r3
 8009dd6:	d1bb      	bne.n	8009d50 <_strtod_l+0x9f0>
 8009dd8:	4630      	mov	r0, r6
 8009dda:	4639      	mov	r1, r7
 8009ddc:	f7f6 ff74 	bl	8000cc8 <__aeabi_d2lz>
 8009de0:	f7f6 fbe4 	bl	80005ac <__aeabi_l2d>
 8009de4:	4602      	mov	r2, r0
 8009de6:	460b      	mov	r3, r1
 8009de8:	4630      	mov	r0, r6
 8009dea:	4639      	mov	r1, r7
 8009dec:	f7f6 fa54 	bl	8000298 <__aeabi_dsub>
 8009df0:	460b      	mov	r3, r1
 8009df2:	4602      	mov	r2, r0
 8009df4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009df8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009dfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009dfe:	ea46 060a 	orr.w	r6, r6, sl
 8009e02:	431e      	orrs	r6, r3
 8009e04:	d06f      	beq.n	8009ee6 <_strtod_l+0xb86>
 8009e06:	a30e      	add	r3, pc, #56	@ (adr r3, 8009e40 <_strtod_l+0xae0>)
 8009e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0c:	f7f6 fe6e 	bl	8000aec <__aeabi_dcmplt>
 8009e10:	2800      	cmp	r0, #0
 8009e12:	f47f acd3 	bne.w	80097bc <_strtod_l+0x45c>
 8009e16:	a30c      	add	r3, pc, #48	@ (adr r3, 8009e48 <_strtod_l+0xae8>)
 8009e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e20:	f7f6 fe82 	bl	8000b28 <__aeabi_dcmpgt>
 8009e24:	2800      	cmp	r0, #0
 8009e26:	d093      	beq.n	8009d50 <_strtod_l+0x9f0>
 8009e28:	e4c8      	b.n	80097bc <_strtod_l+0x45c>
 8009e2a:	bf00      	nop
 8009e2c:	f3af 8000 	nop.w
 8009e30:	00000000 	.word	0x00000000
 8009e34:	bff00000 	.word	0xbff00000
 8009e38:	00000000 	.word	0x00000000
 8009e3c:	3ff00000 	.word	0x3ff00000
 8009e40:	94a03595 	.word	0x94a03595
 8009e44:	3fdfffff 	.word	0x3fdfffff
 8009e48:	35afe535 	.word	0x35afe535
 8009e4c:	3fe00000 	.word	0x3fe00000
 8009e50:	000fffff 	.word	0x000fffff
 8009e54:	7ff00000 	.word	0x7ff00000
 8009e58:	7fefffff 	.word	0x7fefffff
 8009e5c:	3ff00000 	.word	0x3ff00000
 8009e60:	3fe00000 	.word	0x3fe00000
 8009e64:	7fe00000 	.word	0x7fe00000
 8009e68:	7c9fffff 	.word	0x7c9fffff
 8009e6c:	9b08      	ldr	r3, [sp, #32]
 8009e6e:	b323      	cbz	r3, 8009eba <_strtod_l+0xb5a>
 8009e70:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009e74:	d821      	bhi.n	8009eba <_strtod_l+0xb5a>
 8009e76:	a328      	add	r3, pc, #160	@ (adr r3, 8009f18 <_strtod_l+0xbb8>)
 8009e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7c:	4630      	mov	r0, r6
 8009e7e:	4639      	mov	r1, r7
 8009e80:	f7f6 fe3e 	bl	8000b00 <__aeabi_dcmple>
 8009e84:	b1a0      	cbz	r0, 8009eb0 <_strtod_l+0xb50>
 8009e86:	4639      	mov	r1, r7
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f7f6 fe95 	bl	8000bb8 <__aeabi_d2uiz>
 8009e8e:	2801      	cmp	r0, #1
 8009e90:	bf38      	it	cc
 8009e92:	2001      	movcc	r0, #1
 8009e94:	f7f6 fb3e 	bl	8000514 <__aeabi_ui2d>
 8009e98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e9a:	4606      	mov	r6, r0
 8009e9c:	460f      	mov	r7, r1
 8009e9e:	b9fb      	cbnz	r3, 8009ee0 <_strtod_l+0xb80>
 8009ea0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ea4:	9014      	str	r0, [sp, #80]	@ 0x50
 8009ea6:	9315      	str	r3, [sp, #84]	@ 0x54
 8009ea8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009eac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009eb0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009eb2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009eb6:	1b5b      	subs	r3, r3, r5
 8009eb8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009eba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009ebe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009ec2:	f7ff f8f1 	bl	80090a8 <__ulp>
 8009ec6:	4650      	mov	r0, sl
 8009ec8:	ec53 2b10 	vmov	r2, r3, d0
 8009ecc:	4659      	mov	r1, fp
 8009ece:	f7f6 fb9b 	bl	8000608 <__aeabi_dmul>
 8009ed2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009ed6:	f7f6 f9e1 	bl	800029c <__adddf3>
 8009eda:	4682      	mov	sl, r0
 8009edc:	468b      	mov	fp, r1
 8009ede:	e770      	b.n	8009dc2 <_strtod_l+0xa62>
 8009ee0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009ee4:	e7e0      	b.n	8009ea8 <_strtod_l+0xb48>
 8009ee6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009f20 <_strtod_l+0xbc0>)
 8009ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eec:	f7f6 fdfe 	bl	8000aec <__aeabi_dcmplt>
 8009ef0:	e798      	b.n	8009e24 <_strtod_l+0xac4>
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	930e      	str	r3, [sp, #56]	@ 0x38
 8009ef6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009ef8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009efa:	6013      	str	r3, [r2, #0]
 8009efc:	f7ff ba6d 	b.w	80093da <_strtod_l+0x7a>
 8009f00:	2a65      	cmp	r2, #101	@ 0x65
 8009f02:	f43f ab68 	beq.w	80095d6 <_strtod_l+0x276>
 8009f06:	2a45      	cmp	r2, #69	@ 0x45
 8009f08:	f43f ab65 	beq.w	80095d6 <_strtod_l+0x276>
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	f7ff bba0 	b.w	8009652 <_strtod_l+0x2f2>
 8009f12:	bf00      	nop
 8009f14:	f3af 8000 	nop.w
 8009f18:	ffc00000 	.word	0xffc00000
 8009f1c:	41dfffff 	.word	0x41dfffff
 8009f20:	94a03595 	.word	0x94a03595
 8009f24:	3fcfffff 	.word	0x3fcfffff

08009f28 <_strtod_r>:
 8009f28:	4b01      	ldr	r3, [pc, #4]	@ (8009f30 <_strtod_r+0x8>)
 8009f2a:	f7ff ba19 	b.w	8009360 <_strtod_l>
 8009f2e:	bf00      	nop
 8009f30:	20000074 	.word	0x20000074

08009f34 <_strtol_l.isra.0>:
 8009f34:	2b24      	cmp	r3, #36	@ 0x24
 8009f36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f3a:	4686      	mov	lr, r0
 8009f3c:	4690      	mov	r8, r2
 8009f3e:	d801      	bhi.n	8009f44 <_strtol_l.isra.0+0x10>
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d106      	bne.n	8009f52 <_strtol_l.isra.0+0x1e>
 8009f44:	f7fd fdb8 	bl	8007ab8 <__errno>
 8009f48:	2316      	movs	r3, #22
 8009f4a:	6003      	str	r3, [r0, #0]
 8009f4c:	2000      	movs	r0, #0
 8009f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f52:	4834      	ldr	r0, [pc, #208]	@ (800a024 <_strtol_l.isra.0+0xf0>)
 8009f54:	460d      	mov	r5, r1
 8009f56:	462a      	mov	r2, r5
 8009f58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f5c:	5d06      	ldrb	r6, [r0, r4]
 8009f5e:	f016 0608 	ands.w	r6, r6, #8
 8009f62:	d1f8      	bne.n	8009f56 <_strtol_l.isra.0+0x22>
 8009f64:	2c2d      	cmp	r4, #45	@ 0x2d
 8009f66:	d110      	bne.n	8009f8a <_strtol_l.isra.0+0x56>
 8009f68:	782c      	ldrb	r4, [r5, #0]
 8009f6a:	2601      	movs	r6, #1
 8009f6c:	1c95      	adds	r5, r2, #2
 8009f6e:	f033 0210 	bics.w	r2, r3, #16
 8009f72:	d115      	bne.n	8009fa0 <_strtol_l.isra.0+0x6c>
 8009f74:	2c30      	cmp	r4, #48	@ 0x30
 8009f76:	d10d      	bne.n	8009f94 <_strtol_l.isra.0+0x60>
 8009f78:	782a      	ldrb	r2, [r5, #0]
 8009f7a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009f7e:	2a58      	cmp	r2, #88	@ 0x58
 8009f80:	d108      	bne.n	8009f94 <_strtol_l.isra.0+0x60>
 8009f82:	786c      	ldrb	r4, [r5, #1]
 8009f84:	3502      	adds	r5, #2
 8009f86:	2310      	movs	r3, #16
 8009f88:	e00a      	b.n	8009fa0 <_strtol_l.isra.0+0x6c>
 8009f8a:	2c2b      	cmp	r4, #43	@ 0x2b
 8009f8c:	bf04      	itt	eq
 8009f8e:	782c      	ldrbeq	r4, [r5, #0]
 8009f90:	1c95      	addeq	r5, r2, #2
 8009f92:	e7ec      	b.n	8009f6e <_strtol_l.isra.0+0x3a>
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d1f6      	bne.n	8009f86 <_strtol_l.isra.0+0x52>
 8009f98:	2c30      	cmp	r4, #48	@ 0x30
 8009f9a:	bf14      	ite	ne
 8009f9c:	230a      	movne	r3, #10
 8009f9e:	2308      	moveq	r3, #8
 8009fa0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009fa4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009fa8:	2200      	movs	r2, #0
 8009faa:	fbbc f9f3 	udiv	r9, ip, r3
 8009fae:	4610      	mov	r0, r2
 8009fb0:	fb03 ca19 	mls	sl, r3, r9, ip
 8009fb4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009fb8:	2f09      	cmp	r7, #9
 8009fba:	d80f      	bhi.n	8009fdc <_strtol_l.isra.0+0xa8>
 8009fbc:	463c      	mov	r4, r7
 8009fbe:	42a3      	cmp	r3, r4
 8009fc0:	dd1b      	ble.n	8009ffa <_strtol_l.isra.0+0xc6>
 8009fc2:	1c57      	adds	r7, r2, #1
 8009fc4:	d007      	beq.n	8009fd6 <_strtol_l.isra.0+0xa2>
 8009fc6:	4581      	cmp	r9, r0
 8009fc8:	d314      	bcc.n	8009ff4 <_strtol_l.isra.0+0xc0>
 8009fca:	d101      	bne.n	8009fd0 <_strtol_l.isra.0+0x9c>
 8009fcc:	45a2      	cmp	sl, r4
 8009fce:	db11      	blt.n	8009ff4 <_strtol_l.isra.0+0xc0>
 8009fd0:	fb00 4003 	mla	r0, r0, r3, r4
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fda:	e7eb      	b.n	8009fb4 <_strtol_l.isra.0+0x80>
 8009fdc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009fe0:	2f19      	cmp	r7, #25
 8009fe2:	d801      	bhi.n	8009fe8 <_strtol_l.isra.0+0xb4>
 8009fe4:	3c37      	subs	r4, #55	@ 0x37
 8009fe6:	e7ea      	b.n	8009fbe <_strtol_l.isra.0+0x8a>
 8009fe8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009fec:	2f19      	cmp	r7, #25
 8009fee:	d804      	bhi.n	8009ffa <_strtol_l.isra.0+0xc6>
 8009ff0:	3c57      	subs	r4, #87	@ 0x57
 8009ff2:	e7e4      	b.n	8009fbe <_strtol_l.isra.0+0x8a>
 8009ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ff8:	e7ed      	b.n	8009fd6 <_strtol_l.isra.0+0xa2>
 8009ffa:	1c53      	adds	r3, r2, #1
 8009ffc:	d108      	bne.n	800a010 <_strtol_l.isra.0+0xdc>
 8009ffe:	2322      	movs	r3, #34	@ 0x22
 800a000:	f8ce 3000 	str.w	r3, [lr]
 800a004:	4660      	mov	r0, ip
 800a006:	f1b8 0f00 	cmp.w	r8, #0
 800a00a:	d0a0      	beq.n	8009f4e <_strtol_l.isra.0+0x1a>
 800a00c:	1e69      	subs	r1, r5, #1
 800a00e:	e006      	b.n	800a01e <_strtol_l.isra.0+0xea>
 800a010:	b106      	cbz	r6, 800a014 <_strtol_l.isra.0+0xe0>
 800a012:	4240      	negs	r0, r0
 800a014:	f1b8 0f00 	cmp.w	r8, #0
 800a018:	d099      	beq.n	8009f4e <_strtol_l.isra.0+0x1a>
 800a01a:	2a00      	cmp	r2, #0
 800a01c:	d1f6      	bne.n	800a00c <_strtol_l.isra.0+0xd8>
 800a01e:	f8c8 1000 	str.w	r1, [r8]
 800a022:	e794      	b.n	8009f4e <_strtol_l.isra.0+0x1a>
 800a024:	0800b5a9 	.word	0x0800b5a9

0800a028 <_strtol_r>:
 800a028:	f7ff bf84 	b.w	8009f34 <_strtol_l.isra.0>

0800a02c <__ssputs_r>:
 800a02c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a030:	688e      	ldr	r6, [r1, #8]
 800a032:	461f      	mov	r7, r3
 800a034:	42be      	cmp	r6, r7
 800a036:	680b      	ldr	r3, [r1, #0]
 800a038:	4682      	mov	sl, r0
 800a03a:	460c      	mov	r4, r1
 800a03c:	4690      	mov	r8, r2
 800a03e:	d82d      	bhi.n	800a09c <__ssputs_r+0x70>
 800a040:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a044:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a048:	d026      	beq.n	800a098 <__ssputs_r+0x6c>
 800a04a:	6965      	ldr	r5, [r4, #20]
 800a04c:	6909      	ldr	r1, [r1, #16]
 800a04e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a052:	eba3 0901 	sub.w	r9, r3, r1
 800a056:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a05a:	1c7b      	adds	r3, r7, #1
 800a05c:	444b      	add	r3, r9
 800a05e:	106d      	asrs	r5, r5, #1
 800a060:	429d      	cmp	r5, r3
 800a062:	bf38      	it	cc
 800a064:	461d      	movcc	r5, r3
 800a066:	0553      	lsls	r3, r2, #21
 800a068:	d527      	bpl.n	800a0ba <__ssputs_r+0x8e>
 800a06a:	4629      	mov	r1, r5
 800a06c:	f7fe fc24 	bl	80088b8 <_malloc_r>
 800a070:	4606      	mov	r6, r0
 800a072:	b360      	cbz	r0, 800a0ce <__ssputs_r+0xa2>
 800a074:	6921      	ldr	r1, [r4, #16]
 800a076:	464a      	mov	r2, r9
 800a078:	f000 fa18 	bl	800a4ac <memcpy>
 800a07c:	89a3      	ldrh	r3, [r4, #12]
 800a07e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a086:	81a3      	strh	r3, [r4, #12]
 800a088:	6126      	str	r6, [r4, #16]
 800a08a:	6165      	str	r5, [r4, #20]
 800a08c:	444e      	add	r6, r9
 800a08e:	eba5 0509 	sub.w	r5, r5, r9
 800a092:	6026      	str	r6, [r4, #0]
 800a094:	60a5      	str	r5, [r4, #8]
 800a096:	463e      	mov	r6, r7
 800a098:	42be      	cmp	r6, r7
 800a09a:	d900      	bls.n	800a09e <__ssputs_r+0x72>
 800a09c:	463e      	mov	r6, r7
 800a09e:	6820      	ldr	r0, [r4, #0]
 800a0a0:	4632      	mov	r2, r6
 800a0a2:	4641      	mov	r1, r8
 800a0a4:	f000 f9c6 	bl	800a434 <memmove>
 800a0a8:	68a3      	ldr	r3, [r4, #8]
 800a0aa:	1b9b      	subs	r3, r3, r6
 800a0ac:	60a3      	str	r3, [r4, #8]
 800a0ae:	6823      	ldr	r3, [r4, #0]
 800a0b0:	4433      	add	r3, r6
 800a0b2:	6023      	str	r3, [r4, #0]
 800a0b4:	2000      	movs	r0, #0
 800a0b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ba:	462a      	mov	r2, r5
 800a0bc:	f000 fd89 	bl	800abd2 <_realloc_r>
 800a0c0:	4606      	mov	r6, r0
 800a0c2:	2800      	cmp	r0, #0
 800a0c4:	d1e0      	bne.n	800a088 <__ssputs_r+0x5c>
 800a0c6:	6921      	ldr	r1, [r4, #16]
 800a0c8:	4650      	mov	r0, sl
 800a0ca:	f7fe fb81 	bl	80087d0 <_free_r>
 800a0ce:	230c      	movs	r3, #12
 800a0d0:	f8ca 3000 	str.w	r3, [sl]
 800a0d4:	89a3      	ldrh	r3, [r4, #12]
 800a0d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0da:	81a3      	strh	r3, [r4, #12]
 800a0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a0e0:	e7e9      	b.n	800a0b6 <__ssputs_r+0x8a>
	...

0800a0e4 <_svfiprintf_r>:
 800a0e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e8:	4698      	mov	r8, r3
 800a0ea:	898b      	ldrh	r3, [r1, #12]
 800a0ec:	061b      	lsls	r3, r3, #24
 800a0ee:	b09d      	sub	sp, #116	@ 0x74
 800a0f0:	4607      	mov	r7, r0
 800a0f2:	460d      	mov	r5, r1
 800a0f4:	4614      	mov	r4, r2
 800a0f6:	d510      	bpl.n	800a11a <_svfiprintf_r+0x36>
 800a0f8:	690b      	ldr	r3, [r1, #16]
 800a0fa:	b973      	cbnz	r3, 800a11a <_svfiprintf_r+0x36>
 800a0fc:	2140      	movs	r1, #64	@ 0x40
 800a0fe:	f7fe fbdb 	bl	80088b8 <_malloc_r>
 800a102:	6028      	str	r0, [r5, #0]
 800a104:	6128      	str	r0, [r5, #16]
 800a106:	b930      	cbnz	r0, 800a116 <_svfiprintf_r+0x32>
 800a108:	230c      	movs	r3, #12
 800a10a:	603b      	str	r3, [r7, #0]
 800a10c:	f04f 30ff 	mov.w	r0, #4294967295
 800a110:	b01d      	add	sp, #116	@ 0x74
 800a112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a116:	2340      	movs	r3, #64	@ 0x40
 800a118:	616b      	str	r3, [r5, #20]
 800a11a:	2300      	movs	r3, #0
 800a11c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a11e:	2320      	movs	r3, #32
 800a120:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a124:	f8cd 800c 	str.w	r8, [sp, #12]
 800a128:	2330      	movs	r3, #48	@ 0x30
 800a12a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a2c8 <_svfiprintf_r+0x1e4>
 800a12e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a132:	f04f 0901 	mov.w	r9, #1
 800a136:	4623      	mov	r3, r4
 800a138:	469a      	mov	sl, r3
 800a13a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a13e:	b10a      	cbz	r2, 800a144 <_svfiprintf_r+0x60>
 800a140:	2a25      	cmp	r2, #37	@ 0x25
 800a142:	d1f9      	bne.n	800a138 <_svfiprintf_r+0x54>
 800a144:	ebba 0b04 	subs.w	fp, sl, r4
 800a148:	d00b      	beq.n	800a162 <_svfiprintf_r+0x7e>
 800a14a:	465b      	mov	r3, fp
 800a14c:	4622      	mov	r2, r4
 800a14e:	4629      	mov	r1, r5
 800a150:	4638      	mov	r0, r7
 800a152:	f7ff ff6b 	bl	800a02c <__ssputs_r>
 800a156:	3001      	adds	r0, #1
 800a158:	f000 80a7 	beq.w	800a2aa <_svfiprintf_r+0x1c6>
 800a15c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a15e:	445a      	add	r2, fp
 800a160:	9209      	str	r2, [sp, #36]	@ 0x24
 800a162:	f89a 3000 	ldrb.w	r3, [sl]
 800a166:	2b00      	cmp	r3, #0
 800a168:	f000 809f 	beq.w	800a2aa <_svfiprintf_r+0x1c6>
 800a16c:	2300      	movs	r3, #0
 800a16e:	f04f 32ff 	mov.w	r2, #4294967295
 800a172:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a176:	f10a 0a01 	add.w	sl, sl, #1
 800a17a:	9304      	str	r3, [sp, #16]
 800a17c:	9307      	str	r3, [sp, #28]
 800a17e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a182:	931a      	str	r3, [sp, #104]	@ 0x68
 800a184:	4654      	mov	r4, sl
 800a186:	2205      	movs	r2, #5
 800a188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a18c:	484e      	ldr	r0, [pc, #312]	@ (800a2c8 <_svfiprintf_r+0x1e4>)
 800a18e:	f7f6 f827 	bl	80001e0 <memchr>
 800a192:	9a04      	ldr	r2, [sp, #16]
 800a194:	b9d8      	cbnz	r0, 800a1ce <_svfiprintf_r+0xea>
 800a196:	06d0      	lsls	r0, r2, #27
 800a198:	bf44      	itt	mi
 800a19a:	2320      	movmi	r3, #32
 800a19c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1a0:	0711      	lsls	r1, r2, #28
 800a1a2:	bf44      	itt	mi
 800a1a4:	232b      	movmi	r3, #43	@ 0x2b
 800a1a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1aa:	f89a 3000 	ldrb.w	r3, [sl]
 800a1ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1b0:	d015      	beq.n	800a1de <_svfiprintf_r+0xfa>
 800a1b2:	9a07      	ldr	r2, [sp, #28]
 800a1b4:	4654      	mov	r4, sl
 800a1b6:	2000      	movs	r0, #0
 800a1b8:	f04f 0c0a 	mov.w	ip, #10
 800a1bc:	4621      	mov	r1, r4
 800a1be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1c2:	3b30      	subs	r3, #48	@ 0x30
 800a1c4:	2b09      	cmp	r3, #9
 800a1c6:	d94b      	bls.n	800a260 <_svfiprintf_r+0x17c>
 800a1c8:	b1b0      	cbz	r0, 800a1f8 <_svfiprintf_r+0x114>
 800a1ca:	9207      	str	r2, [sp, #28]
 800a1cc:	e014      	b.n	800a1f8 <_svfiprintf_r+0x114>
 800a1ce:	eba0 0308 	sub.w	r3, r0, r8
 800a1d2:	fa09 f303 	lsl.w	r3, r9, r3
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	9304      	str	r3, [sp, #16]
 800a1da:	46a2      	mov	sl, r4
 800a1dc:	e7d2      	b.n	800a184 <_svfiprintf_r+0xa0>
 800a1de:	9b03      	ldr	r3, [sp, #12]
 800a1e0:	1d19      	adds	r1, r3, #4
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	9103      	str	r1, [sp, #12]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	bfbb      	ittet	lt
 800a1ea:	425b      	neglt	r3, r3
 800a1ec:	f042 0202 	orrlt.w	r2, r2, #2
 800a1f0:	9307      	strge	r3, [sp, #28]
 800a1f2:	9307      	strlt	r3, [sp, #28]
 800a1f4:	bfb8      	it	lt
 800a1f6:	9204      	strlt	r2, [sp, #16]
 800a1f8:	7823      	ldrb	r3, [r4, #0]
 800a1fa:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1fc:	d10a      	bne.n	800a214 <_svfiprintf_r+0x130>
 800a1fe:	7863      	ldrb	r3, [r4, #1]
 800a200:	2b2a      	cmp	r3, #42	@ 0x2a
 800a202:	d132      	bne.n	800a26a <_svfiprintf_r+0x186>
 800a204:	9b03      	ldr	r3, [sp, #12]
 800a206:	1d1a      	adds	r2, r3, #4
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	9203      	str	r2, [sp, #12]
 800a20c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a210:	3402      	adds	r4, #2
 800a212:	9305      	str	r3, [sp, #20]
 800a214:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a2d8 <_svfiprintf_r+0x1f4>
 800a218:	7821      	ldrb	r1, [r4, #0]
 800a21a:	2203      	movs	r2, #3
 800a21c:	4650      	mov	r0, sl
 800a21e:	f7f5 ffdf 	bl	80001e0 <memchr>
 800a222:	b138      	cbz	r0, 800a234 <_svfiprintf_r+0x150>
 800a224:	9b04      	ldr	r3, [sp, #16]
 800a226:	eba0 000a 	sub.w	r0, r0, sl
 800a22a:	2240      	movs	r2, #64	@ 0x40
 800a22c:	4082      	lsls	r2, r0
 800a22e:	4313      	orrs	r3, r2
 800a230:	3401      	adds	r4, #1
 800a232:	9304      	str	r3, [sp, #16]
 800a234:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a238:	4824      	ldr	r0, [pc, #144]	@ (800a2cc <_svfiprintf_r+0x1e8>)
 800a23a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a23e:	2206      	movs	r2, #6
 800a240:	f7f5 ffce 	bl	80001e0 <memchr>
 800a244:	2800      	cmp	r0, #0
 800a246:	d036      	beq.n	800a2b6 <_svfiprintf_r+0x1d2>
 800a248:	4b21      	ldr	r3, [pc, #132]	@ (800a2d0 <_svfiprintf_r+0x1ec>)
 800a24a:	bb1b      	cbnz	r3, 800a294 <_svfiprintf_r+0x1b0>
 800a24c:	9b03      	ldr	r3, [sp, #12]
 800a24e:	3307      	adds	r3, #7
 800a250:	f023 0307 	bic.w	r3, r3, #7
 800a254:	3308      	adds	r3, #8
 800a256:	9303      	str	r3, [sp, #12]
 800a258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a25a:	4433      	add	r3, r6
 800a25c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a25e:	e76a      	b.n	800a136 <_svfiprintf_r+0x52>
 800a260:	fb0c 3202 	mla	r2, ip, r2, r3
 800a264:	460c      	mov	r4, r1
 800a266:	2001      	movs	r0, #1
 800a268:	e7a8      	b.n	800a1bc <_svfiprintf_r+0xd8>
 800a26a:	2300      	movs	r3, #0
 800a26c:	3401      	adds	r4, #1
 800a26e:	9305      	str	r3, [sp, #20]
 800a270:	4619      	mov	r1, r3
 800a272:	f04f 0c0a 	mov.w	ip, #10
 800a276:	4620      	mov	r0, r4
 800a278:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a27c:	3a30      	subs	r2, #48	@ 0x30
 800a27e:	2a09      	cmp	r2, #9
 800a280:	d903      	bls.n	800a28a <_svfiprintf_r+0x1a6>
 800a282:	2b00      	cmp	r3, #0
 800a284:	d0c6      	beq.n	800a214 <_svfiprintf_r+0x130>
 800a286:	9105      	str	r1, [sp, #20]
 800a288:	e7c4      	b.n	800a214 <_svfiprintf_r+0x130>
 800a28a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a28e:	4604      	mov	r4, r0
 800a290:	2301      	movs	r3, #1
 800a292:	e7f0      	b.n	800a276 <_svfiprintf_r+0x192>
 800a294:	ab03      	add	r3, sp, #12
 800a296:	9300      	str	r3, [sp, #0]
 800a298:	462a      	mov	r2, r5
 800a29a:	4b0e      	ldr	r3, [pc, #56]	@ (800a2d4 <_svfiprintf_r+0x1f0>)
 800a29c:	a904      	add	r1, sp, #16
 800a29e:	4638      	mov	r0, r7
 800a2a0:	f7fc fccc 	bl	8006c3c <_printf_float>
 800a2a4:	1c42      	adds	r2, r0, #1
 800a2a6:	4606      	mov	r6, r0
 800a2a8:	d1d6      	bne.n	800a258 <_svfiprintf_r+0x174>
 800a2aa:	89ab      	ldrh	r3, [r5, #12]
 800a2ac:	065b      	lsls	r3, r3, #25
 800a2ae:	f53f af2d 	bmi.w	800a10c <_svfiprintf_r+0x28>
 800a2b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2b4:	e72c      	b.n	800a110 <_svfiprintf_r+0x2c>
 800a2b6:	ab03      	add	r3, sp, #12
 800a2b8:	9300      	str	r3, [sp, #0]
 800a2ba:	462a      	mov	r2, r5
 800a2bc:	4b05      	ldr	r3, [pc, #20]	@ (800a2d4 <_svfiprintf_r+0x1f0>)
 800a2be:	a904      	add	r1, sp, #16
 800a2c0:	4638      	mov	r0, r7
 800a2c2:	f7fc ff53 	bl	800716c <_printf_i>
 800a2c6:	e7ed      	b.n	800a2a4 <_svfiprintf_r+0x1c0>
 800a2c8:	0800b3a1 	.word	0x0800b3a1
 800a2cc:	0800b3ab 	.word	0x0800b3ab
 800a2d0:	08006c3d 	.word	0x08006c3d
 800a2d4:	0800a02d 	.word	0x0800a02d
 800a2d8:	0800b3a7 	.word	0x0800b3a7

0800a2dc <__sflush_r>:
 800a2dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a2e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2e4:	0716      	lsls	r6, r2, #28
 800a2e6:	4605      	mov	r5, r0
 800a2e8:	460c      	mov	r4, r1
 800a2ea:	d454      	bmi.n	800a396 <__sflush_r+0xba>
 800a2ec:	684b      	ldr	r3, [r1, #4]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	dc02      	bgt.n	800a2f8 <__sflush_r+0x1c>
 800a2f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	dd48      	ble.n	800a38a <__sflush_r+0xae>
 800a2f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a2fa:	2e00      	cmp	r6, #0
 800a2fc:	d045      	beq.n	800a38a <__sflush_r+0xae>
 800a2fe:	2300      	movs	r3, #0
 800a300:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a304:	682f      	ldr	r7, [r5, #0]
 800a306:	6a21      	ldr	r1, [r4, #32]
 800a308:	602b      	str	r3, [r5, #0]
 800a30a:	d030      	beq.n	800a36e <__sflush_r+0x92>
 800a30c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a30e:	89a3      	ldrh	r3, [r4, #12]
 800a310:	0759      	lsls	r1, r3, #29
 800a312:	d505      	bpl.n	800a320 <__sflush_r+0x44>
 800a314:	6863      	ldr	r3, [r4, #4]
 800a316:	1ad2      	subs	r2, r2, r3
 800a318:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a31a:	b10b      	cbz	r3, 800a320 <__sflush_r+0x44>
 800a31c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a31e:	1ad2      	subs	r2, r2, r3
 800a320:	2300      	movs	r3, #0
 800a322:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a324:	6a21      	ldr	r1, [r4, #32]
 800a326:	4628      	mov	r0, r5
 800a328:	47b0      	blx	r6
 800a32a:	1c43      	adds	r3, r0, #1
 800a32c:	89a3      	ldrh	r3, [r4, #12]
 800a32e:	d106      	bne.n	800a33e <__sflush_r+0x62>
 800a330:	6829      	ldr	r1, [r5, #0]
 800a332:	291d      	cmp	r1, #29
 800a334:	d82b      	bhi.n	800a38e <__sflush_r+0xb2>
 800a336:	4a2a      	ldr	r2, [pc, #168]	@ (800a3e0 <__sflush_r+0x104>)
 800a338:	40ca      	lsrs	r2, r1
 800a33a:	07d6      	lsls	r6, r2, #31
 800a33c:	d527      	bpl.n	800a38e <__sflush_r+0xb2>
 800a33e:	2200      	movs	r2, #0
 800a340:	6062      	str	r2, [r4, #4]
 800a342:	04d9      	lsls	r1, r3, #19
 800a344:	6922      	ldr	r2, [r4, #16]
 800a346:	6022      	str	r2, [r4, #0]
 800a348:	d504      	bpl.n	800a354 <__sflush_r+0x78>
 800a34a:	1c42      	adds	r2, r0, #1
 800a34c:	d101      	bne.n	800a352 <__sflush_r+0x76>
 800a34e:	682b      	ldr	r3, [r5, #0]
 800a350:	b903      	cbnz	r3, 800a354 <__sflush_r+0x78>
 800a352:	6560      	str	r0, [r4, #84]	@ 0x54
 800a354:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a356:	602f      	str	r7, [r5, #0]
 800a358:	b1b9      	cbz	r1, 800a38a <__sflush_r+0xae>
 800a35a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a35e:	4299      	cmp	r1, r3
 800a360:	d002      	beq.n	800a368 <__sflush_r+0x8c>
 800a362:	4628      	mov	r0, r5
 800a364:	f7fe fa34 	bl	80087d0 <_free_r>
 800a368:	2300      	movs	r3, #0
 800a36a:	6363      	str	r3, [r4, #52]	@ 0x34
 800a36c:	e00d      	b.n	800a38a <__sflush_r+0xae>
 800a36e:	2301      	movs	r3, #1
 800a370:	4628      	mov	r0, r5
 800a372:	47b0      	blx	r6
 800a374:	4602      	mov	r2, r0
 800a376:	1c50      	adds	r0, r2, #1
 800a378:	d1c9      	bne.n	800a30e <__sflush_r+0x32>
 800a37a:	682b      	ldr	r3, [r5, #0]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d0c6      	beq.n	800a30e <__sflush_r+0x32>
 800a380:	2b1d      	cmp	r3, #29
 800a382:	d001      	beq.n	800a388 <__sflush_r+0xac>
 800a384:	2b16      	cmp	r3, #22
 800a386:	d11e      	bne.n	800a3c6 <__sflush_r+0xea>
 800a388:	602f      	str	r7, [r5, #0]
 800a38a:	2000      	movs	r0, #0
 800a38c:	e022      	b.n	800a3d4 <__sflush_r+0xf8>
 800a38e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a392:	b21b      	sxth	r3, r3
 800a394:	e01b      	b.n	800a3ce <__sflush_r+0xf2>
 800a396:	690f      	ldr	r7, [r1, #16]
 800a398:	2f00      	cmp	r7, #0
 800a39a:	d0f6      	beq.n	800a38a <__sflush_r+0xae>
 800a39c:	0793      	lsls	r3, r2, #30
 800a39e:	680e      	ldr	r6, [r1, #0]
 800a3a0:	bf08      	it	eq
 800a3a2:	694b      	ldreq	r3, [r1, #20]
 800a3a4:	600f      	str	r7, [r1, #0]
 800a3a6:	bf18      	it	ne
 800a3a8:	2300      	movne	r3, #0
 800a3aa:	eba6 0807 	sub.w	r8, r6, r7
 800a3ae:	608b      	str	r3, [r1, #8]
 800a3b0:	f1b8 0f00 	cmp.w	r8, #0
 800a3b4:	dde9      	ble.n	800a38a <__sflush_r+0xae>
 800a3b6:	6a21      	ldr	r1, [r4, #32]
 800a3b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a3ba:	4643      	mov	r3, r8
 800a3bc:	463a      	mov	r2, r7
 800a3be:	4628      	mov	r0, r5
 800a3c0:	47b0      	blx	r6
 800a3c2:	2800      	cmp	r0, #0
 800a3c4:	dc08      	bgt.n	800a3d8 <__sflush_r+0xfc>
 800a3c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3ce:	81a3      	strh	r3, [r4, #12]
 800a3d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a3d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3d8:	4407      	add	r7, r0
 800a3da:	eba8 0800 	sub.w	r8, r8, r0
 800a3de:	e7e7      	b.n	800a3b0 <__sflush_r+0xd4>
 800a3e0:	20400001 	.word	0x20400001

0800a3e4 <_fflush_r>:
 800a3e4:	b538      	push	{r3, r4, r5, lr}
 800a3e6:	690b      	ldr	r3, [r1, #16]
 800a3e8:	4605      	mov	r5, r0
 800a3ea:	460c      	mov	r4, r1
 800a3ec:	b913      	cbnz	r3, 800a3f4 <_fflush_r+0x10>
 800a3ee:	2500      	movs	r5, #0
 800a3f0:	4628      	mov	r0, r5
 800a3f2:	bd38      	pop	{r3, r4, r5, pc}
 800a3f4:	b118      	cbz	r0, 800a3fe <_fflush_r+0x1a>
 800a3f6:	6a03      	ldr	r3, [r0, #32]
 800a3f8:	b90b      	cbnz	r3, 800a3fe <_fflush_r+0x1a>
 800a3fa:	f7fd fa6f 	bl	80078dc <__sinit>
 800a3fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d0f3      	beq.n	800a3ee <_fflush_r+0xa>
 800a406:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a408:	07d0      	lsls	r0, r2, #31
 800a40a:	d404      	bmi.n	800a416 <_fflush_r+0x32>
 800a40c:	0599      	lsls	r1, r3, #22
 800a40e:	d402      	bmi.n	800a416 <_fflush_r+0x32>
 800a410:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a412:	f7fd fb7c 	bl	8007b0e <__retarget_lock_acquire_recursive>
 800a416:	4628      	mov	r0, r5
 800a418:	4621      	mov	r1, r4
 800a41a:	f7ff ff5f 	bl	800a2dc <__sflush_r>
 800a41e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a420:	07da      	lsls	r2, r3, #31
 800a422:	4605      	mov	r5, r0
 800a424:	d4e4      	bmi.n	800a3f0 <_fflush_r+0xc>
 800a426:	89a3      	ldrh	r3, [r4, #12]
 800a428:	059b      	lsls	r3, r3, #22
 800a42a:	d4e1      	bmi.n	800a3f0 <_fflush_r+0xc>
 800a42c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a42e:	f7fd fb6f 	bl	8007b10 <__retarget_lock_release_recursive>
 800a432:	e7dd      	b.n	800a3f0 <_fflush_r+0xc>

0800a434 <memmove>:
 800a434:	4288      	cmp	r0, r1
 800a436:	b510      	push	{r4, lr}
 800a438:	eb01 0402 	add.w	r4, r1, r2
 800a43c:	d902      	bls.n	800a444 <memmove+0x10>
 800a43e:	4284      	cmp	r4, r0
 800a440:	4623      	mov	r3, r4
 800a442:	d807      	bhi.n	800a454 <memmove+0x20>
 800a444:	1e43      	subs	r3, r0, #1
 800a446:	42a1      	cmp	r1, r4
 800a448:	d008      	beq.n	800a45c <memmove+0x28>
 800a44a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a44e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a452:	e7f8      	b.n	800a446 <memmove+0x12>
 800a454:	4402      	add	r2, r0
 800a456:	4601      	mov	r1, r0
 800a458:	428a      	cmp	r2, r1
 800a45a:	d100      	bne.n	800a45e <memmove+0x2a>
 800a45c:	bd10      	pop	{r4, pc}
 800a45e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a462:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a466:	e7f7      	b.n	800a458 <memmove+0x24>

0800a468 <strncmp>:
 800a468:	b510      	push	{r4, lr}
 800a46a:	b16a      	cbz	r2, 800a488 <strncmp+0x20>
 800a46c:	3901      	subs	r1, #1
 800a46e:	1884      	adds	r4, r0, r2
 800a470:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a474:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a478:	429a      	cmp	r2, r3
 800a47a:	d103      	bne.n	800a484 <strncmp+0x1c>
 800a47c:	42a0      	cmp	r0, r4
 800a47e:	d001      	beq.n	800a484 <strncmp+0x1c>
 800a480:	2a00      	cmp	r2, #0
 800a482:	d1f5      	bne.n	800a470 <strncmp+0x8>
 800a484:	1ad0      	subs	r0, r2, r3
 800a486:	bd10      	pop	{r4, pc}
 800a488:	4610      	mov	r0, r2
 800a48a:	e7fc      	b.n	800a486 <strncmp+0x1e>

0800a48c <_sbrk_r>:
 800a48c:	b538      	push	{r3, r4, r5, lr}
 800a48e:	4d06      	ldr	r5, [pc, #24]	@ (800a4a8 <_sbrk_r+0x1c>)
 800a490:	2300      	movs	r3, #0
 800a492:	4604      	mov	r4, r0
 800a494:	4608      	mov	r0, r1
 800a496:	602b      	str	r3, [r5, #0]
 800a498:	f7f8 f994 	bl	80027c4 <_sbrk>
 800a49c:	1c43      	adds	r3, r0, #1
 800a49e:	d102      	bne.n	800a4a6 <_sbrk_r+0x1a>
 800a4a0:	682b      	ldr	r3, [r5, #0]
 800a4a2:	b103      	cbz	r3, 800a4a6 <_sbrk_r+0x1a>
 800a4a4:	6023      	str	r3, [r4, #0]
 800a4a6:	bd38      	pop	{r3, r4, r5, pc}
 800a4a8:	20000700 	.word	0x20000700

0800a4ac <memcpy>:
 800a4ac:	440a      	add	r2, r1
 800a4ae:	4291      	cmp	r1, r2
 800a4b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a4b4:	d100      	bne.n	800a4b8 <memcpy+0xc>
 800a4b6:	4770      	bx	lr
 800a4b8:	b510      	push	{r4, lr}
 800a4ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a4c2:	4291      	cmp	r1, r2
 800a4c4:	d1f9      	bne.n	800a4ba <memcpy+0xe>
 800a4c6:	bd10      	pop	{r4, pc}

0800a4c8 <nan>:
 800a4c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a4d0 <nan+0x8>
 800a4cc:	4770      	bx	lr
 800a4ce:	bf00      	nop
 800a4d0:	00000000 	.word	0x00000000
 800a4d4:	7ff80000 	.word	0x7ff80000

0800a4d8 <__assert_func>:
 800a4d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a4da:	4614      	mov	r4, r2
 800a4dc:	461a      	mov	r2, r3
 800a4de:	4b09      	ldr	r3, [pc, #36]	@ (800a504 <__assert_func+0x2c>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	4605      	mov	r5, r0
 800a4e4:	68d8      	ldr	r0, [r3, #12]
 800a4e6:	b14c      	cbz	r4, 800a4fc <__assert_func+0x24>
 800a4e8:	4b07      	ldr	r3, [pc, #28]	@ (800a508 <__assert_func+0x30>)
 800a4ea:	9100      	str	r1, [sp, #0]
 800a4ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a4f0:	4906      	ldr	r1, [pc, #24]	@ (800a50c <__assert_func+0x34>)
 800a4f2:	462b      	mov	r3, r5
 800a4f4:	f000 fba8 	bl	800ac48 <fiprintf>
 800a4f8:	f000 fbb8 	bl	800ac6c <abort>
 800a4fc:	4b04      	ldr	r3, [pc, #16]	@ (800a510 <__assert_func+0x38>)
 800a4fe:	461c      	mov	r4, r3
 800a500:	e7f3      	b.n	800a4ea <__assert_func+0x12>
 800a502:	bf00      	nop
 800a504:	20000024 	.word	0x20000024
 800a508:	0800b3ba 	.word	0x0800b3ba
 800a50c:	0800b3c7 	.word	0x0800b3c7
 800a510:	0800b3f5 	.word	0x0800b3f5

0800a514 <_calloc_r>:
 800a514:	b570      	push	{r4, r5, r6, lr}
 800a516:	fba1 5402 	umull	r5, r4, r1, r2
 800a51a:	b934      	cbnz	r4, 800a52a <_calloc_r+0x16>
 800a51c:	4629      	mov	r1, r5
 800a51e:	f7fe f9cb 	bl	80088b8 <_malloc_r>
 800a522:	4606      	mov	r6, r0
 800a524:	b928      	cbnz	r0, 800a532 <_calloc_r+0x1e>
 800a526:	4630      	mov	r0, r6
 800a528:	bd70      	pop	{r4, r5, r6, pc}
 800a52a:	220c      	movs	r2, #12
 800a52c:	6002      	str	r2, [r0, #0]
 800a52e:	2600      	movs	r6, #0
 800a530:	e7f9      	b.n	800a526 <_calloc_r+0x12>
 800a532:	462a      	mov	r2, r5
 800a534:	4621      	mov	r1, r4
 800a536:	f7fd fa6c 	bl	8007a12 <memset>
 800a53a:	e7f4      	b.n	800a526 <_calloc_r+0x12>

0800a53c <rshift>:
 800a53c:	6903      	ldr	r3, [r0, #16]
 800a53e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a542:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a546:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a54a:	f100 0414 	add.w	r4, r0, #20
 800a54e:	dd45      	ble.n	800a5dc <rshift+0xa0>
 800a550:	f011 011f 	ands.w	r1, r1, #31
 800a554:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a558:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a55c:	d10c      	bne.n	800a578 <rshift+0x3c>
 800a55e:	f100 0710 	add.w	r7, r0, #16
 800a562:	4629      	mov	r1, r5
 800a564:	42b1      	cmp	r1, r6
 800a566:	d334      	bcc.n	800a5d2 <rshift+0x96>
 800a568:	1a9b      	subs	r3, r3, r2
 800a56a:	009b      	lsls	r3, r3, #2
 800a56c:	1eea      	subs	r2, r5, #3
 800a56e:	4296      	cmp	r6, r2
 800a570:	bf38      	it	cc
 800a572:	2300      	movcc	r3, #0
 800a574:	4423      	add	r3, r4
 800a576:	e015      	b.n	800a5a4 <rshift+0x68>
 800a578:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a57c:	f1c1 0820 	rsb	r8, r1, #32
 800a580:	40cf      	lsrs	r7, r1
 800a582:	f105 0e04 	add.w	lr, r5, #4
 800a586:	46a1      	mov	r9, r4
 800a588:	4576      	cmp	r6, lr
 800a58a:	46f4      	mov	ip, lr
 800a58c:	d815      	bhi.n	800a5ba <rshift+0x7e>
 800a58e:	1a9a      	subs	r2, r3, r2
 800a590:	0092      	lsls	r2, r2, #2
 800a592:	3a04      	subs	r2, #4
 800a594:	3501      	adds	r5, #1
 800a596:	42ae      	cmp	r6, r5
 800a598:	bf38      	it	cc
 800a59a:	2200      	movcc	r2, #0
 800a59c:	18a3      	adds	r3, r4, r2
 800a59e:	50a7      	str	r7, [r4, r2]
 800a5a0:	b107      	cbz	r7, 800a5a4 <rshift+0x68>
 800a5a2:	3304      	adds	r3, #4
 800a5a4:	1b1a      	subs	r2, r3, r4
 800a5a6:	42a3      	cmp	r3, r4
 800a5a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a5ac:	bf08      	it	eq
 800a5ae:	2300      	moveq	r3, #0
 800a5b0:	6102      	str	r2, [r0, #16]
 800a5b2:	bf08      	it	eq
 800a5b4:	6143      	streq	r3, [r0, #20]
 800a5b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5ba:	f8dc c000 	ldr.w	ip, [ip]
 800a5be:	fa0c fc08 	lsl.w	ip, ip, r8
 800a5c2:	ea4c 0707 	orr.w	r7, ip, r7
 800a5c6:	f849 7b04 	str.w	r7, [r9], #4
 800a5ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a5ce:	40cf      	lsrs	r7, r1
 800a5d0:	e7da      	b.n	800a588 <rshift+0x4c>
 800a5d2:	f851 cb04 	ldr.w	ip, [r1], #4
 800a5d6:	f847 cf04 	str.w	ip, [r7, #4]!
 800a5da:	e7c3      	b.n	800a564 <rshift+0x28>
 800a5dc:	4623      	mov	r3, r4
 800a5de:	e7e1      	b.n	800a5a4 <rshift+0x68>

0800a5e0 <__hexdig_fun>:
 800a5e0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a5e4:	2b09      	cmp	r3, #9
 800a5e6:	d802      	bhi.n	800a5ee <__hexdig_fun+0xe>
 800a5e8:	3820      	subs	r0, #32
 800a5ea:	b2c0      	uxtb	r0, r0
 800a5ec:	4770      	bx	lr
 800a5ee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a5f2:	2b05      	cmp	r3, #5
 800a5f4:	d801      	bhi.n	800a5fa <__hexdig_fun+0x1a>
 800a5f6:	3847      	subs	r0, #71	@ 0x47
 800a5f8:	e7f7      	b.n	800a5ea <__hexdig_fun+0xa>
 800a5fa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a5fe:	2b05      	cmp	r3, #5
 800a600:	d801      	bhi.n	800a606 <__hexdig_fun+0x26>
 800a602:	3827      	subs	r0, #39	@ 0x27
 800a604:	e7f1      	b.n	800a5ea <__hexdig_fun+0xa>
 800a606:	2000      	movs	r0, #0
 800a608:	4770      	bx	lr
	...

0800a60c <__gethex>:
 800a60c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a610:	b085      	sub	sp, #20
 800a612:	468a      	mov	sl, r1
 800a614:	9302      	str	r3, [sp, #8]
 800a616:	680b      	ldr	r3, [r1, #0]
 800a618:	9001      	str	r0, [sp, #4]
 800a61a:	4690      	mov	r8, r2
 800a61c:	1c9c      	adds	r4, r3, #2
 800a61e:	46a1      	mov	r9, r4
 800a620:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a624:	2830      	cmp	r0, #48	@ 0x30
 800a626:	d0fa      	beq.n	800a61e <__gethex+0x12>
 800a628:	eba9 0303 	sub.w	r3, r9, r3
 800a62c:	f1a3 0b02 	sub.w	fp, r3, #2
 800a630:	f7ff ffd6 	bl	800a5e0 <__hexdig_fun>
 800a634:	4605      	mov	r5, r0
 800a636:	2800      	cmp	r0, #0
 800a638:	d168      	bne.n	800a70c <__gethex+0x100>
 800a63a:	49a0      	ldr	r1, [pc, #640]	@ (800a8bc <__gethex+0x2b0>)
 800a63c:	2201      	movs	r2, #1
 800a63e:	4648      	mov	r0, r9
 800a640:	f7ff ff12 	bl	800a468 <strncmp>
 800a644:	4607      	mov	r7, r0
 800a646:	2800      	cmp	r0, #0
 800a648:	d167      	bne.n	800a71a <__gethex+0x10e>
 800a64a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a64e:	4626      	mov	r6, r4
 800a650:	f7ff ffc6 	bl	800a5e0 <__hexdig_fun>
 800a654:	2800      	cmp	r0, #0
 800a656:	d062      	beq.n	800a71e <__gethex+0x112>
 800a658:	4623      	mov	r3, r4
 800a65a:	7818      	ldrb	r0, [r3, #0]
 800a65c:	2830      	cmp	r0, #48	@ 0x30
 800a65e:	4699      	mov	r9, r3
 800a660:	f103 0301 	add.w	r3, r3, #1
 800a664:	d0f9      	beq.n	800a65a <__gethex+0x4e>
 800a666:	f7ff ffbb 	bl	800a5e0 <__hexdig_fun>
 800a66a:	fab0 f580 	clz	r5, r0
 800a66e:	096d      	lsrs	r5, r5, #5
 800a670:	f04f 0b01 	mov.w	fp, #1
 800a674:	464a      	mov	r2, r9
 800a676:	4616      	mov	r6, r2
 800a678:	3201      	adds	r2, #1
 800a67a:	7830      	ldrb	r0, [r6, #0]
 800a67c:	f7ff ffb0 	bl	800a5e0 <__hexdig_fun>
 800a680:	2800      	cmp	r0, #0
 800a682:	d1f8      	bne.n	800a676 <__gethex+0x6a>
 800a684:	498d      	ldr	r1, [pc, #564]	@ (800a8bc <__gethex+0x2b0>)
 800a686:	2201      	movs	r2, #1
 800a688:	4630      	mov	r0, r6
 800a68a:	f7ff feed 	bl	800a468 <strncmp>
 800a68e:	2800      	cmp	r0, #0
 800a690:	d13f      	bne.n	800a712 <__gethex+0x106>
 800a692:	b944      	cbnz	r4, 800a6a6 <__gethex+0x9a>
 800a694:	1c74      	adds	r4, r6, #1
 800a696:	4622      	mov	r2, r4
 800a698:	4616      	mov	r6, r2
 800a69a:	3201      	adds	r2, #1
 800a69c:	7830      	ldrb	r0, [r6, #0]
 800a69e:	f7ff ff9f 	bl	800a5e0 <__hexdig_fun>
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	d1f8      	bne.n	800a698 <__gethex+0x8c>
 800a6a6:	1ba4      	subs	r4, r4, r6
 800a6a8:	00a7      	lsls	r7, r4, #2
 800a6aa:	7833      	ldrb	r3, [r6, #0]
 800a6ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a6b0:	2b50      	cmp	r3, #80	@ 0x50
 800a6b2:	d13e      	bne.n	800a732 <__gethex+0x126>
 800a6b4:	7873      	ldrb	r3, [r6, #1]
 800a6b6:	2b2b      	cmp	r3, #43	@ 0x2b
 800a6b8:	d033      	beq.n	800a722 <__gethex+0x116>
 800a6ba:	2b2d      	cmp	r3, #45	@ 0x2d
 800a6bc:	d034      	beq.n	800a728 <__gethex+0x11c>
 800a6be:	1c71      	adds	r1, r6, #1
 800a6c0:	2400      	movs	r4, #0
 800a6c2:	7808      	ldrb	r0, [r1, #0]
 800a6c4:	f7ff ff8c 	bl	800a5e0 <__hexdig_fun>
 800a6c8:	1e43      	subs	r3, r0, #1
 800a6ca:	b2db      	uxtb	r3, r3
 800a6cc:	2b18      	cmp	r3, #24
 800a6ce:	d830      	bhi.n	800a732 <__gethex+0x126>
 800a6d0:	f1a0 0210 	sub.w	r2, r0, #16
 800a6d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a6d8:	f7ff ff82 	bl	800a5e0 <__hexdig_fun>
 800a6dc:	f100 3cff 	add.w	ip, r0, #4294967295
 800a6e0:	fa5f fc8c 	uxtb.w	ip, ip
 800a6e4:	f1bc 0f18 	cmp.w	ip, #24
 800a6e8:	f04f 030a 	mov.w	r3, #10
 800a6ec:	d91e      	bls.n	800a72c <__gethex+0x120>
 800a6ee:	b104      	cbz	r4, 800a6f2 <__gethex+0xe6>
 800a6f0:	4252      	negs	r2, r2
 800a6f2:	4417      	add	r7, r2
 800a6f4:	f8ca 1000 	str.w	r1, [sl]
 800a6f8:	b1ed      	cbz	r5, 800a736 <__gethex+0x12a>
 800a6fa:	f1bb 0f00 	cmp.w	fp, #0
 800a6fe:	bf0c      	ite	eq
 800a700:	2506      	moveq	r5, #6
 800a702:	2500      	movne	r5, #0
 800a704:	4628      	mov	r0, r5
 800a706:	b005      	add	sp, #20
 800a708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a70c:	2500      	movs	r5, #0
 800a70e:	462c      	mov	r4, r5
 800a710:	e7b0      	b.n	800a674 <__gethex+0x68>
 800a712:	2c00      	cmp	r4, #0
 800a714:	d1c7      	bne.n	800a6a6 <__gethex+0x9a>
 800a716:	4627      	mov	r7, r4
 800a718:	e7c7      	b.n	800a6aa <__gethex+0x9e>
 800a71a:	464e      	mov	r6, r9
 800a71c:	462f      	mov	r7, r5
 800a71e:	2501      	movs	r5, #1
 800a720:	e7c3      	b.n	800a6aa <__gethex+0x9e>
 800a722:	2400      	movs	r4, #0
 800a724:	1cb1      	adds	r1, r6, #2
 800a726:	e7cc      	b.n	800a6c2 <__gethex+0xb6>
 800a728:	2401      	movs	r4, #1
 800a72a:	e7fb      	b.n	800a724 <__gethex+0x118>
 800a72c:	fb03 0002 	mla	r0, r3, r2, r0
 800a730:	e7ce      	b.n	800a6d0 <__gethex+0xc4>
 800a732:	4631      	mov	r1, r6
 800a734:	e7de      	b.n	800a6f4 <__gethex+0xe8>
 800a736:	eba6 0309 	sub.w	r3, r6, r9
 800a73a:	3b01      	subs	r3, #1
 800a73c:	4629      	mov	r1, r5
 800a73e:	2b07      	cmp	r3, #7
 800a740:	dc0a      	bgt.n	800a758 <__gethex+0x14c>
 800a742:	9801      	ldr	r0, [sp, #4]
 800a744:	f7fe f944 	bl	80089d0 <_Balloc>
 800a748:	4604      	mov	r4, r0
 800a74a:	b940      	cbnz	r0, 800a75e <__gethex+0x152>
 800a74c:	4b5c      	ldr	r3, [pc, #368]	@ (800a8c0 <__gethex+0x2b4>)
 800a74e:	4602      	mov	r2, r0
 800a750:	21e4      	movs	r1, #228	@ 0xe4
 800a752:	485c      	ldr	r0, [pc, #368]	@ (800a8c4 <__gethex+0x2b8>)
 800a754:	f7ff fec0 	bl	800a4d8 <__assert_func>
 800a758:	3101      	adds	r1, #1
 800a75a:	105b      	asrs	r3, r3, #1
 800a75c:	e7ef      	b.n	800a73e <__gethex+0x132>
 800a75e:	f100 0a14 	add.w	sl, r0, #20
 800a762:	2300      	movs	r3, #0
 800a764:	4655      	mov	r5, sl
 800a766:	469b      	mov	fp, r3
 800a768:	45b1      	cmp	r9, r6
 800a76a:	d337      	bcc.n	800a7dc <__gethex+0x1d0>
 800a76c:	f845 bb04 	str.w	fp, [r5], #4
 800a770:	eba5 050a 	sub.w	r5, r5, sl
 800a774:	10ad      	asrs	r5, r5, #2
 800a776:	6125      	str	r5, [r4, #16]
 800a778:	4658      	mov	r0, fp
 800a77a:	f7fe fa1b 	bl	8008bb4 <__hi0bits>
 800a77e:	016d      	lsls	r5, r5, #5
 800a780:	f8d8 6000 	ldr.w	r6, [r8]
 800a784:	1a2d      	subs	r5, r5, r0
 800a786:	42b5      	cmp	r5, r6
 800a788:	dd54      	ble.n	800a834 <__gethex+0x228>
 800a78a:	1bad      	subs	r5, r5, r6
 800a78c:	4629      	mov	r1, r5
 800a78e:	4620      	mov	r0, r4
 800a790:	f7fe fda7 	bl	80092e2 <__any_on>
 800a794:	4681      	mov	r9, r0
 800a796:	b178      	cbz	r0, 800a7b8 <__gethex+0x1ac>
 800a798:	1e6b      	subs	r3, r5, #1
 800a79a:	1159      	asrs	r1, r3, #5
 800a79c:	f003 021f 	and.w	r2, r3, #31
 800a7a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a7a4:	f04f 0901 	mov.w	r9, #1
 800a7a8:	fa09 f202 	lsl.w	r2, r9, r2
 800a7ac:	420a      	tst	r2, r1
 800a7ae:	d003      	beq.n	800a7b8 <__gethex+0x1ac>
 800a7b0:	454b      	cmp	r3, r9
 800a7b2:	dc36      	bgt.n	800a822 <__gethex+0x216>
 800a7b4:	f04f 0902 	mov.w	r9, #2
 800a7b8:	4629      	mov	r1, r5
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	f7ff febe 	bl	800a53c <rshift>
 800a7c0:	442f      	add	r7, r5
 800a7c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a7c6:	42bb      	cmp	r3, r7
 800a7c8:	da42      	bge.n	800a850 <__gethex+0x244>
 800a7ca:	9801      	ldr	r0, [sp, #4]
 800a7cc:	4621      	mov	r1, r4
 800a7ce:	f7fe f93f 	bl	8008a50 <_Bfree>
 800a7d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	6013      	str	r3, [r2, #0]
 800a7d8:	25a3      	movs	r5, #163	@ 0xa3
 800a7da:	e793      	b.n	800a704 <__gethex+0xf8>
 800a7dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a7e0:	2a2e      	cmp	r2, #46	@ 0x2e
 800a7e2:	d012      	beq.n	800a80a <__gethex+0x1fe>
 800a7e4:	2b20      	cmp	r3, #32
 800a7e6:	d104      	bne.n	800a7f2 <__gethex+0x1e6>
 800a7e8:	f845 bb04 	str.w	fp, [r5], #4
 800a7ec:	f04f 0b00 	mov.w	fp, #0
 800a7f0:	465b      	mov	r3, fp
 800a7f2:	7830      	ldrb	r0, [r6, #0]
 800a7f4:	9303      	str	r3, [sp, #12]
 800a7f6:	f7ff fef3 	bl	800a5e0 <__hexdig_fun>
 800a7fa:	9b03      	ldr	r3, [sp, #12]
 800a7fc:	f000 000f 	and.w	r0, r0, #15
 800a800:	4098      	lsls	r0, r3
 800a802:	ea4b 0b00 	orr.w	fp, fp, r0
 800a806:	3304      	adds	r3, #4
 800a808:	e7ae      	b.n	800a768 <__gethex+0x15c>
 800a80a:	45b1      	cmp	r9, r6
 800a80c:	d8ea      	bhi.n	800a7e4 <__gethex+0x1d8>
 800a80e:	492b      	ldr	r1, [pc, #172]	@ (800a8bc <__gethex+0x2b0>)
 800a810:	9303      	str	r3, [sp, #12]
 800a812:	2201      	movs	r2, #1
 800a814:	4630      	mov	r0, r6
 800a816:	f7ff fe27 	bl	800a468 <strncmp>
 800a81a:	9b03      	ldr	r3, [sp, #12]
 800a81c:	2800      	cmp	r0, #0
 800a81e:	d1e1      	bne.n	800a7e4 <__gethex+0x1d8>
 800a820:	e7a2      	b.n	800a768 <__gethex+0x15c>
 800a822:	1ea9      	subs	r1, r5, #2
 800a824:	4620      	mov	r0, r4
 800a826:	f7fe fd5c 	bl	80092e2 <__any_on>
 800a82a:	2800      	cmp	r0, #0
 800a82c:	d0c2      	beq.n	800a7b4 <__gethex+0x1a8>
 800a82e:	f04f 0903 	mov.w	r9, #3
 800a832:	e7c1      	b.n	800a7b8 <__gethex+0x1ac>
 800a834:	da09      	bge.n	800a84a <__gethex+0x23e>
 800a836:	1b75      	subs	r5, r6, r5
 800a838:	4621      	mov	r1, r4
 800a83a:	9801      	ldr	r0, [sp, #4]
 800a83c:	462a      	mov	r2, r5
 800a83e:	f7fe fb17 	bl	8008e70 <__lshift>
 800a842:	1b7f      	subs	r7, r7, r5
 800a844:	4604      	mov	r4, r0
 800a846:	f100 0a14 	add.w	sl, r0, #20
 800a84a:	f04f 0900 	mov.w	r9, #0
 800a84e:	e7b8      	b.n	800a7c2 <__gethex+0x1b6>
 800a850:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a854:	42bd      	cmp	r5, r7
 800a856:	dd6f      	ble.n	800a938 <__gethex+0x32c>
 800a858:	1bed      	subs	r5, r5, r7
 800a85a:	42ae      	cmp	r6, r5
 800a85c:	dc34      	bgt.n	800a8c8 <__gethex+0x2bc>
 800a85e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a862:	2b02      	cmp	r3, #2
 800a864:	d022      	beq.n	800a8ac <__gethex+0x2a0>
 800a866:	2b03      	cmp	r3, #3
 800a868:	d024      	beq.n	800a8b4 <__gethex+0x2a8>
 800a86a:	2b01      	cmp	r3, #1
 800a86c:	d115      	bne.n	800a89a <__gethex+0x28e>
 800a86e:	42ae      	cmp	r6, r5
 800a870:	d113      	bne.n	800a89a <__gethex+0x28e>
 800a872:	2e01      	cmp	r6, #1
 800a874:	d10b      	bne.n	800a88e <__gethex+0x282>
 800a876:	9a02      	ldr	r2, [sp, #8]
 800a878:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a87c:	6013      	str	r3, [r2, #0]
 800a87e:	2301      	movs	r3, #1
 800a880:	6123      	str	r3, [r4, #16]
 800a882:	f8ca 3000 	str.w	r3, [sl]
 800a886:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a888:	2562      	movs	r5, #98	@ 0x62
 800a88a:	601c      	str	r4, [r3, #0]
 800a88c:	e73a      	b.n	800a704 <__gethex+0xf8>
 800a88e:	1e71      	subs	r1, r6, #1
 800a890:	4620      	mov	r0, r4
 800a892:	f7fe fd26 	bl	80092e2 <__any_on>
 800a896:	2800      	cmp	r0, #0
 800a898:	d1ed      	bne.n	800a876 <__gethex+0x26a>
 800a89a:	9801      	ldr	r0, [sp, #4]
 800a89c:	4621      	mov	r1, r4
 800a89e:	f7fe f8d7 	bl	8008a50 <_Bfree>
 800a8a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	6013      	str	r3, [r2, #0]
 800a8a8:	2550      	movs	r5, #80	@ 0x50
 800a8aa:	e72b      	b.n	800a704 <__gethex+0xf8>
 800a8ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d1f3      	bne.n	800a89a <__gethex+0x28e>
 800a8b2:	e7e0      	b.n	800a876 <__gethex+0x26a>
 800a8b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d1dd      	bne.n	800a876 <__gethex+0x26a>
 800a8ba:	e7ee      	b.n	800a89a <__gethex+0x28e>
 800a8bc:	0800b39f 	.word	0x0800b39f
 800a8c0:	0800b335 	.word	0x0800b335
 800a8c4:	0800b3f6 	.word	0x0800b3f6
 800a8c8:	1e6f      	subs	r7, r5, #1
 800a8ca:	f1b9 0f00 	cmp.w	r9, #0
 800a8ce:	d130      	bne.n	800a932 <__gethex+0x326>
 800a8d0:	b127      	cbz	r7, 800a8dc <__gethex+0x2d0>
 800a8d2:	4639      	mov	r1, r7
 800a8d4:	4620      	mov	r0, r4
 800a8d6:	f7fe fd04 	bl	80092e2 <__any_on>
 800a8da:	4681      	mov	r9, r0
 800a8dc:	117a      	asrs	r2, r7, #5
 800a8de:	2301      	movs	r3, #1
 800a8e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a8e4:	f007 071f 	and.w	r7, r7, #31
 800a8e8:	40bb      	lsls	r3, r7
 800a8ea:	4213      	tst	r3, r2
 800a8ec:	4629      	mov	r1, r5
 800a8ee:	4620      	mov	r0, r4
 800a8f0:	bf18      	it	ne
 800a8f2:	f049 0902 	orrne.w	r9, r9, #2
 800a8f6:	f7ff fe21 	bl	800a53c <rshift>
 800a8fa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a8fe:	1b76      	subs	r6, r6, r5
 800a900:	2502      	movs	r5, #2
 800a902:	f1b9 0f00 	cmp.w	r9, #0
 800a906:	d047      	beq.n	800a998 <__gethex+0x38c>
 800a908:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a90c:	2b02      	cmp	r3, #2
 800a90e:	d015      	beq.n	800a93c <__gethex+0x330>
 800a910:	2b03      	cmp	r3, #3
 800a912:	d017      	beq.n	800a944 <__gethex+0x338>
 800a914:	2b01      	cmp	r3, #1
 800a916:	d109      	bne.n	800a92c <__gethex+0x320>
 800a918:	f019 0f02 	tst.w	r9, #2
 800a91c:	d006      	beq.n	800a92c <__gethex+0x320>
 800a91e:	f8da 3000 	ldr.w	r3, [sl]
 800a922:	ea49 0903 	orr.w	r9, r9, r3
 800a926:	f019 0f01 	tst.w	r9, #1
 800a92a:	d10e      	bne.n	800a94a <__gethex+0x33e>
 800a92c:	f045 0510 	orr.w	r5, r5, #16
 800a930:	e032      	b.n	800a998 <__gethex+0x38c>
 800a932:	f04f 0901 	mov.w	r9, #1
 800a936:	e7d1      	b.n	800a8dc <__gethex+0x2d0>
 800a938:	2501      	movs	r5, #1
 800a93a:	e7e2      	b.n	800a902 <__gethex+0x2f6>
 800a93c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a93e:	f1c3 0301 	rsb	r3, r3, #1
 800a942:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a944:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a946:	2b00      	cmp	r3, #0
 800a948:	d0f0      	beq.n	800a92c <__gethex+0x320>
 800a94a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a94e:	f104 0314 	add.w	r3, r4, #20
 800a952:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a956:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a95a:	f04f 0c00 	mov.w	ip, #0
 800a95e:	4618      	mov	r0, r3
 800a960:	f853 2b04 	ldr.w	r2, [r3], #4
 800a964:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a968:	d01b      	beq.n	800a9a2 <__gethex+0x396>
 800a96a:	3201      	adds	r2, #1
 800a96c:	6002      	str	r2, [r0, #0]
 800a96e:	2d02      	cmp	r5, #2
 800a970:	f104 0314 	add.w	r3, r4, #20
 800a974:	d13c      	bne.n	800a9f0 <__gethex+0x3e4>
 800a976:	f8d8 2000 	ldr.w	r2, [r8]
 800a97a:	3a01      	subs	r2, #1
 800a97c:	42b2      	cmp	r2, r6
 800a97e:	d109      	bne.n	800a994 <__gethex+0x388>
 800a980:	1171      	asrs	r1, r6, #5
 800a982:	2201      	movs	r2, #1
 800a984:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a988:	f006 061f 	and.w	r6, r6, #31
 800a98c:	fa02 f606 	lsl.w	r6, r2, r6
 800a990:	421e      	tst	r6, r3
 800a992:	d13a      	bne.n	800aa0a <__gethex+0x3fe>
 800a994:	f045 0520 	orr.w	r5, r5, #32
 800a998:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a99a:	601c      	str	r4, [r3, #0]
 800a99c:	9b02      	ldr	r3, [sp, #8]
 800a99e:	601f      	str	r7, [r3, #0]
 800a9a0:	e6b0      	b.n	800a704 <__gethex+0xf8>
 800a9a2:	4299      	cmp	r1, r3
 800a9a4:	f843 cc04 	str.w	ip, [r3, #-4]
 800a9a8:	d8d9      	bhi.n	800a95e <__gethex+0x352>
 800a9aa:	68a3      	ldr	r3, [r4, #8]
 800a9ac:	459b      	cmp	fp, r3
 800a9ae:	db17      	blt.n	800a9e0 <__gethex+0x3d4>
 800a9b0:	6861      	ldr	r1, [r4, #4]
 800a9b2:	9801      	ldr	r0, [sp, #4]
 800a9b4:	3101      	adds	r1, #1
 800a9b6:	f7fe f80b 	bl	80089d0 <_Balloc>
 800a9ba:	4681      	mov	r9, r0
 800a9bc:	b918      	cbnz	r0, 800a9c6 <__gethex+0x3ba>
 800a9be:	4b1a      	ldr	r3, [pc, #104]	@ (800aa28 <__gethex+0x41c>)
 800a9c0:	4602      	mov	r2, r0
 800a9c2:	2184      	movs	r1, #132	@ 0x84
 800a9c4:	e6c5      	b.n	800a752 <__gethex+0x146>
 800a9c6:	6922      	ldr	r2, [r4, #16]
 800a9c8:	3202      	adds	r2, #2
 800a9ca:	f104 010c 	add.w	r1, r4, #12
 800a9ce:	0092      	lsls	r2, r2, #2
 800a9d0:	300c      	adds	r0, #12
 800a9d2:	f7ff fd6b 	bl	800a4ac <memcpy>
 800a9d6:	4621      	mov	r1, r4
 800a9d8:	9801      	ldr	r0, [sp, #4]
 800a9da:	f7fe f839 	bl	8008a50 <_Bfree>
 800a9de:	464c      	mov	r4, r9
 800a9e0:	6923      	ldr	r3, [r4, #16]
 800a9e2:	1c5a      	adds	r2, r3, #1
 800a9e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a9e8:	6122      	str	r2, [r4, #16]
 800a9ea:	2201      	movs	r2, #1
 800a9ec:	615a      	str	r2, [r3, #20]
 800a9ee:	e7be      	b.n	800a96e <__gethex+0x362>
 800a9f0:	6922      	ldr	r2, [r4, #16]
 800a9f2:	455a      	cmp	r2, fp
 800a9f4:	dd0b      	ble.n	800aa0e <__gethex+0x402>
 800a9f6:	2101      	movs	r1, #1
 800a9f8:	4620      	mov	r0, r4
 800a9fa:	f7ff fd9f 	bl	800a53c <rshift>
 800a9fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aa02:	3701      	adds	r7, #1
 800aa04:	42bb      	cmp	r3, r7
 800aa06:	f6ff aee0 	blt.w	800a7ca <__gethex+0x1be>
 800aa0a:	2501      	movs	r5, #1
 800aa0c:	e7c2      	b.n	800a994 <__gethex+0x388>
 800aa0e:	f016 061f 	ands.w	r6, r6, #31
 800aa12:	d0fa      	beq.n	800aa0a <__gethex+0x3fe>
 800aa14:	4453      	add	r3, sl
 800aa16:	f1c6 0620 	rsb	r6, r6, #32
 800aa1a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800aa1e:	f7fe f8c9 	bl	8008bb4 <__hi0bits>
 800aa22:	42b0      	cmp	r0, r6
 800aa24:	dbe7      	blt.n	800a9f6 <__gethex+0x3ea>
 800aa26:	e7f0      	b.n	800aa0a <__gethex+0x3fe>
 800aa28:	0800b335 	.word	0x0800b335

0800aa2c <L_shift>:
 800aa2c:	f1c2 0208 	rsb	r2, r2, #8
 800aa30:	0092      	lsls	r2, r2, #2
 800aa32:	b570      	push	{r4, r5, r6, lr}
 800aa34:	f1c2 0620 	rsb	r6, r2, #32
 800aa38:	6843      	ldr	r3, [r0, #4]
 800aa3a:	6804      	ldr	r4, [r0, #0]
 800aa3c:	fa03 f506 	lsl.w	r5, r3, r6
 800aa40:	432c      	orrs	r4, r5
 800aa42:	40d3      	lsrs	r3, r2
 800aa44:	6004      	str	r4, [r0, #0]
 800aa46:	f840 3f04 	str.w	r3, [r0, #4]!
 800aa4a:	4288      	cmp	r0, r1
 800aa4c:	d3f4      	bcc.n	800aa38 <L_shift+0xc>
 800aa4e:	bd70      	pop	{r4, r5, r6, pc}

0800aa50 <__match>:
 800aa50:	b530      	push	{r4, r5, lr}
 800aa52:	6803      	ldr	r3, [r0, #0]
 800aa54:	3301      	adds	r3, #1
 800aa56:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa5a:	b914      	cbnz	r4, 800aa62 <__match+0x12>
 800aa5c:	6003      	str	r3, [r0, #0]
 800aa5e:	2001      	movs	r0, #1
 800aa60:	bd30      	pop	{r4, r5, pc}
 800aa62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa66:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800aa6a:	2d19      	cmp	r5, #25
 800aa6c:	bf98      	it	ls
 800aa6e:	3220      	addls	r2, #32
 800aa70:	42a2      	cmp	r2, r4
 800aa72:	d0f0      	beq.n	800aa56 <__match+0x6>
 800aa74:	2000      	movs	r0, #0
 800aa76:	e7f3      	b.n	800aa60 <__match+0x10>

0800aa78 <__hexnan>:
 800aa78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa7c:	680b      	ldr	r3, [r1, #0]
 800aa7e:	6801      	ldr	r1, [r0, #0]
 800aa80:	115e      	asrs	r6, r3, #5
 800aa82:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800aa86:	f013 031f 	ands.w	r3, r3, #31
 800aa8a:	b087      	sub	sp, #28
 800aa8c:	bf18      	it	ne
 800aa8e:	3604      	addne	r6, #4
 800aa90:	2500      	movs	r5, #0
 800aa92:	1f37      	subs	r7, r6, #4
 800aa94:	4682      	mov	sl, r0
 800aa96:	4690      	mov	r8, r2
 800aa98:	9301      	str	r3, [sp, #4]
 800aa9a:	f846 5c04 	str.w	r5, [r6, #-4]
 800aa9e:	46b9      	mov	r9, r7
 800aaa0:	463c      	mov	r4, r7
 800aaa2:	9502      	str	r5, [sp, #8]
 800aaa4:	46ab      	mov	fp, r5
 800aaa6:	784a      	ldrb	r2, [r1, #1]
 800aaa8:	1c4b      	adds	r3, r1, #1
 800aaaa:	9303      	str	r3, [sp, #12]
 800aaac:	b342      	cbz	r2, 800ab00 <__hexnan+0x88>
 800aaae:	4610      	mov	r0, r2
 800aab0:	9105      	str	r1, [sp, #20]
 800aab2:	9204      	str	r2, [sp, #16]
 800aab4:	f7ff fd94 	bl	800a5e0 <__hexdig_fun>
 800aab8:	2800      	cmp	r0, #0
 800aaba:	d151      	bne.n	800ab60 <__hexnan+0xe8>
 800aabc:	9a04      	ldr	r2, [sp, #16]
 800aabe:	9905      	ldr	r1, [sp, #20]
 800aac0:	2a20      	cmp	r2, #32
 800aac2:	d818      	bhi.n	800aaf6 <__hexnan+0x7e>
 800aac4:	9b02      	ldr	r3, [sp, #8]
 800aac6:	459b      	cmp	fp, r3
 800aac8:	dd13      	ble.n	800aaf2 <__hexnan+0x7a>
 800aaca:	454c      	cmp	r4, r9
 800aacc:	d206      	bcs.n	800aadc <__hexnan+0x64>
 800aace:	2d07      	cmp	r5, #7
 800aad0:	dc04      	bgt.n	800aadc <__hexnan+0x64>
 800aad2:	462a      	mov	r2, r5
 800aad4:	4649      	mov	r1, r9
 800aad6:	4620      	mov	r0, r4
 800aad8:	f7ff ffa8 	bl	800aa2c <L_shift>
 800aadc:	4544      	cmp	r4, r8
 800aade:	d952      	bls.n	800ab86 <__hexnan+0x10e>
 800aae0:	2300      	movs	r3, #0
 800aae2:	f1a4 0904 	sub.w	r9, r4, #4
 800aae6:	f844 3c04 	str.w	r3, [r4, #-4]
 800aaea:	f8cd b008 	str.w	fp, [sp, #8]
 800aaee:	464c      	mov	r4, r9
 800aaf0:	461d      	mov	r5, r3
 800aaf2:	9903      	ldr	r1, [sp, #12]
 800aaf4:	e7d7      	b.n	800aaa6 <__hexnan+0x2e>
 800aaf6:	2a29      	cmp	r2, #41	@ 0x29
 800aaf8:	d157      	bne.n	800abaa <__hexnan+0x132>
 800aafa:	3102      	adds	r1, #2
 800aafc:	f8ca 1000 	str.w	r1, [sl]
 800ab00:	f1bb 0f00 	cmp.w	fp, #0
 800ab04:	d051      	beq.n	800abaa <__hexnan+0x132>
 800ab06:	454c      	cmp	r4, r9
 800ab08:	d206      	bcs.n	800ab18 <__hexnan+0xa0>
 800ab0a:	2d07      	cmp	r5, #7
 800ab0c:	dc04      	bgt.n	800ab18 <__hexnan+0xa0>
 800ab0e:	462a      	mov	r2, r5
 800ab10:	4649      	mov	r1, r9
 800ab12:	4620      	mov	r0, r4
 800ab14:	f7ff ff8a 	bl	800aa2c <L_shift>
 800ab18:	4544      	cmp	r4, r8
 800ab1a:	d936      	bls.n	800ab8a <__hexnan+0x112>
 800ab1c:	f1a8 0204 	sub.w	r2, r8, #4
 800ab20:	4623      	mov	r3, r4
 800ab22:	f853 1b04 	ldr.w	r1, [r3], #4
 800ab26:	f842 1f04 	str.w	r1, [r2, #4]!
 800ab2a:	429f      	cmp	r7, r3
 800ab2c:	d2f9      	bcs.n	800ab22 <__hexnan+0xaa>
 800ab2e:	1b3b      	subs	r3, r7, r4
 800ab30:	f023 0303 	bic.w	r3, r3, #3
 800ab34:	3304      	adds	r3, #4
 800ab36:	3401      	adds	r4, #1
 800ab38:	3e03      	subs	r6, #3
 800ab3a:	42b4      	cmp	r4, r6
 800ab3c:	bf88      	it	hi
 800ab3e:	2304      	movhi	r3, #4
 800ab40:	4443      	add	r3, r8
 800ab42:	2200      	movs	r2, #0
 800ab44:	f843 2b04 	str.w	r2, [r3], #4
 800ab48:	429f      	cmp	r7, r3
 800ab4a:	d2fb      	bcs.n	800ab44 <__hexnan+0xcc>
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	b91b      	cbnz	r3, 800ab58 <__hexnan+0xe0>
 800ab50:	4547      	cmp	r7, r8
 800ab52:	d128      	bne.n	800aba6 <__hexnan+0x12e>
 800ab54:	2301      	movs	r3, #1
 800ab56:	603b      	str	r3, [r7, #0]
 800ab58:	2005      	movs	r0, #5
 800ab5a:	b007      	add	sp, #28
 800ab5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab60:	3501      	adds	r5, #1
 800ab62:	2d08      	cmp	r5, #8
 800ab64:	f10b 0b01 	add.w	fp, fp, #1
 800ab68:	dd06      	ble.n	800ab78 <__hexnan+0x100>
 800ab6a:	4544      	cmp	r4, r8
 800ab6c:	d9c1      	bls.n	800aaf2 <__hexnan+0x7a>
 800ab6e:	2300      	movs	r3, #0
 800ab70:	f844 3c04 	str.w	r3, [r4, #-4]
 800ab74:	2501      	movs	r5, #1
 800ab76:	3c04      	subs	r4, #4
 800ab78:	6822      	ldr	r2, [r4, #0]
 800ab7a:	f000 000f 	and.w	r0, r0, #15
 800ab7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ab82:	6020      	str	r0, [r4, #0]
 800ab84:	e7b5      	b.n	800aaf2 <__hexnan+0x7a>
 800ab86:	2508      	movs	r5, #8
 800ab88:	e7b3      	b.n	800aaf2 <__hexnan+0x7a>
 800ab8a:	9b01      	ldr	r3, [sp, #4]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d0dd      	beq.n	800ab4c <__hexnan+0xd4>
 800ab90:	f1c3 0320 	rsb	r3, r3, #32
 800ab94:	f04f 32ff 	mov.w	r2, #4294967295
 800ab98:	40da      	lsrs	r2, r3
 800ab9a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ab9e:	4013      	ands	r3, r2
 800aba0:	f846 3c04 	str.w	r3, [r6, #-4]
 800aba4:	e7d2      	b.n	800ab4c <__hexnan+0xd4>
 800aba6:	3f04      	subs	r7, #4
 800aba8:	e7d0      	b.n	800ab4c <__hexnan+0xd4>
 800abaa:	2004      	movs	r0, #4
 800abac:	e7d5      	b.n	800ab5a <__hexnan+0xe2>

0800abae <__ascii_mbtowc>:
 800abae:	b082      	sub	sp, #8
 800abb0:	b901      	cbnz	r1, 800abb4 <__ascii_mbtowc+0x6>
 800abb2:	a901      	add	r1, sp, #4
 800abb4:	b142      	cbz	r2, 800abc8 <__ascii_mbtowc+0x1a>
 800abb6:	b14b      	cbz	r3, 800abcc <__ascii_mbtowc+0x1e>
 800abb8:	7813      	ldrb	r3, [r2, #0]
 800abba:	600b      	str	r3, [r1, #0]
 800abbc:	7812      	ldrb	r2, [r2, #0]
 800abbe:	1e10      	subs	r0, r2, #0
 800abc0:	bf18      	it	ne
 800abc2:	2001      	movne	r0, #1
 800abc4:	b002      	add	sp, #8
 800abc6:	4770      	bx	lr
 800abc8:	4610      	mov	r0, r2
 800abca:	e7fb      	b.n	800abc4 <__ascii_mbtowc+0x16>
 800abcc:	f06f 0001 	mvn.w	r0, #1
 800abd0:	e7f8      	b.n	800abc4 <__ascii_mbtowc+0x16>

0800abd2 <_realloc_r>:
 800abd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abd6:	4607      	mov	r7, r0
 800abd8:	4614      	mov	r4, r2
 800abda:	460d      	mov	r5, r1
 800abdc:	b921      	cbnz	r1, 800abe8 <_realloc_r+0x16>
 800abde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abe2:	4611      	mov	r1, r2
 800abe4:	f7fd be68 	b.w	80088b8 <_malloc_r>
 800abe8:	b92a      	cbnz	r2, 800abf6 <_realloc_r+0x24>
 800abea:	f7fd fdf1 	bl	80087d0 <_free_r>
 800abee:	4625      	mov	r5, r4
 800abf0:	4628      	mov	r0, r5
 800abf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abf6:	f000 f840 	bl	800ac7a <_malloc_usable_size_r>
 800abfa:	4284      	cmp	r4, r0
 800abfc:	4606      	mov	r6, r0
 800abfe:	d802      	bhi.n	800ac06 <_realloc_r+0x34>
 800ac00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac04:	d8f4      	bhi.n	800abf0 <_realloc_r+0x1e>
 800ac06:	4621      	mov	r1, r4
 800ac08:	4638      	mov	r0, r7
 800ac0a:	f7fd fe55 	bl	80088b8 <_malloc_r>
 800ac0e:	4680      	mov	r8, r0
 800ac10:	b908      	cbnz	r0, 800ac16 <_realloc_r+0x44>
 800ac12:	4645      	mov	r5, r8
 800ac14:	e7ec      	b.n	800abf0 <_realloc_r+0x1e>
 800ac16:	42b4      	cmp	r4, r6
 800ac18:	4622      	mov	r2, r4
 800ac1a:	4629      	mov	r1, r5
 800ac1c:	bf28      	it	cs
 800ac1e:	4632      	movcs	r2, r6
 800ac20:	f7ff fc44 	bl	800a4ac <memcpy>
 800ac24:	4629      	mov	r1, r5
 800ac26:	4638      	mov	r0, r7
 800ac28:	f7fd fdd2 	bl	80087d0 <_free_r>
 800ac2c:	e7f1      	b.n	800ac12 <_realloc_r+0x40>

0800ac2e <__ascii_wctomb>:
 800ac2e:	4603      	mov	r3, r0
 800ac30:	4608      	mov	r0, r1
 800ac32:	b141      	cbz	r1, 800ac46 <__ascii_wctomb+0x18>
 800ac34:	2aff      	cmp	r2, #255	@ 0xff
 800ac36:	d904      	bls.n	800ac42 <__ascii_wctomb+0x14>
 800ac38:	228a      	movs	r2, #138	@ 0x8a
 800ac3a:	601a      	str	r2, [r3, #0]
 800ac3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac40:	4770      	bx	lr
 800ac42:	700a      	strb	r2, [r1, #0]
 800ac44:	2001      	movs	r0, #1
 800ac46:	4770      	bx	lr

0800ac48 <fiprintf>:
 800ac48:	b40e      	push	{r1, r2, r3}
 800ac4a:	b503      	push	{r0, r1, lr}
 800ac4c:	4601      	mov	r1, r0
 800ac4e:	ab03      	add	r3, sp, #12
 800ac50:	4805      	ldr	r0, [pc, #20]	@ (800ac68 <fiprintf+0x20>)
 800ac52:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac56:	6800      	ldr	r0, [r0, #0]
 800ac58:	9301      	str	r3, [sp, #4]
 800ac5a:	f000 f83f 	bl	800acdc <_vfiprintf_r>
 800ac5e:	b002      	add	sp, #8
 800ac60:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac64:	b003      	add	sp, #12
 800ac66:	4770      	bx	lr
 800ac68:	20000024 	.word	0x20000024

0800ac6c <abort>:
 800ac6c:	b508      	push	{r3, lr}
 800ac6e:	2006      	movs	r0, #6
 800ac70:	f000 fa08 	bl	800b084 <raise>
 800ac74:	2001      	movs	r0, #1
 800ac76:	f7f7 fd2d 	bl	80026d4 <_exit>

0800ac7a <_malloc_usable_size_r>:
 800ac7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac7e:	1f18      	subs	r0, r3, #4
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	bfbc      	itt	lt
 800ac84:	580b      	ldrlt	r3, [r1, r0]
 800ac86:	18c0      	addlt	r0, r0, r3
 800ac88:	4770      	bx	lr

0800ac8a <__sfputc_r>:
 800ac8a:	6893      	ldr	r3, [r2, #8]
 800ac8c:	3b01      	subs	r3, #1
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	b410      	push	{r4}
 800ac92:	6093      	str	r3, [r2, #8]
 800ac94:	da08      	bge.n	800aca8 <__sfputc_r+0x1e>
 800ac96:	6994      	ldr	r4, [r2, #24]
 800ac98:	42a3      	cmp	r3, r4
 800ac9a:	db01      	blt.n	800aca0 <__sfputc_r+0x16>
 800ac9c:	290a      	cmp	r1, #10
 800ac9e:	d103      	bne.n	800aca8 <__sfputc_r+0x1e>
 800aca0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aca4:	f000 b932 	b.w	800af0c <__swbuf_r>
 800aca8:	6813      	ldr	r3, [r2, #0]
 800acaa:	1c58      	adds	r0, r3, #1
 800acac:	6010      	str	r0, [r2, #0]
 800acae:	7019      	strb	r1, [r3, #0]
 800acb0:	4608      	mov	r0, r1
 800acb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acb6:	4770      	bx	lr

0800acb8 <__sfputs_r>:
 800acb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acba:	4606      	mov	r6, r0
 800acbc:	460f      	mov	r7, r1
 800acbe:	4614      	mov	r4, r2
 800acc0:	18d5      	adds	r5, r2, r3
 800acc2:	42ac      	cmp	r4, r5
 800acc4:	d101      	bne.n	800acca <__sfputs_r+0x12>
 800acc6:	2000      	movs	r0, #0
 800acc8:	e007      	b.n	800acda <__sfputs_r+0x22>
 800acca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acce:	463a      	mov	r2, r7
 800acd0:	4630      	mov	r0, r6
 800acd2:	f7ff ffda 	bl	800ac8a <__sfputc_r>
 800acd6:	1c43      	adds	r3, r0, #1
 800acd8:	d1f3      	bne.n	800acc2 <__sfputs_r+0xa>
 800acda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800acdc <_vfiprintf_r>:
 800acdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ace0:	460d      	mov	r5, r1
 800ace2:	b09d      	sub	sp, #116	@ 0x74
 800ace4:	4614      	mov	r4, r2
 800ace6:	4698      	mov	r8, r3
 800ace8:	4606      	mov	r6, r0
 800acea:	b118      	cbz	r0, 800acf4 <_vfiprintf_r+0x18>
 800acec:	6a03      	ldr	r3, [r0, #32]
 800acee:	b90b      	cbnz	r3, 800acf4 <_vfiprintf_r+0x18>
 800acf0:	f7fc fdf4 	bl	80078dc <__sinit>
 800acf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800acf6:	07d9      	lsls	r1, r3, #31
 800acf8:	d405      	bmi.n	800ad06 <_vfiprintf_r+0x2a>
 800acfa:	89ab      	ldrh	r3, [r5, #12]
 800acfc:	059a      	lsls	r2, r3, #22
 800acfe:	d402      	bmi.n	800ad06 <_vfiprintf_r+0x2a>
 800ad00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad02:	f7fc ff04 	bl	8007b0e <__retarget_lock_acquire_recursive>
 800ad06:	89ab      	ldrh	r3, [r5, #12]
 800ad08:	071b      	lsls	r3, r3, #28
 800ad0a:	d501      	bpl.n	800ad10 <_vfiprintf_r+0x34>
 800ad0c:	692b      	ldr	r3, [r5, #16]
 800ad0e:	b99b      	cbnz	r3, 800ad38 <_vfiprintf_r+0x5c>
 800ad10:	4629      	mov	r1, r5
 800ad12:	4630      	mov	r0, r6
 800ad14:	f000 f938 	bl	800af88 <__swsetup_r>
 800ad18:	b170      	cbz	r0, 800ad38 <_vfiprintf_r+0x5c>
 800ad1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad1c:	07dc      	lsls	r4, r3, #31
 800ad1e:	d504      	bpl.n	800ad2a <_vfiprintf_r+0x4e>
 800ad20:	f04f 30ff 	mov.w	r0, #4294967295
 800ad24:	b01d      	add	sp, #116	@ 0x74
 800ad26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad2a:	89ab      	ldrh	r3, [r5, #12]
 800ad2c:	0598      	lsls	r0, r3, #22
 800ad2e:	d4f7      	bmi.n	800ad20 <_vfiprintf_r+0x44>
 800ad30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad32:	f7fc feed 	bl	8007b10 <__retarget_lock_release_recursive>
 800ad36:	e7f3      	b.n	800ad20 <_vfiprintf_r+0x44>
 800ad38:	2300      	movs	r3, #0
 800ad3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad3c:	2320      	movs	r3, #32
 800ad3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ad42:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad46:	2330      	movs	r3, #48	@ 0x30
 800ad48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aef8 <_vfiprintf_r+0x21c>
 800ad4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ad50:	f04f 0901 	mov.w	r9, #1
 800ad54:	4623      	mov	r3, r4
 800ad56:	469a      	mov	sl, r3
 800ad58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad5c:	b10a      	cbz	r2, 800ad62 <_vfiprintf_r+0x86>
 800ad5e:	2a25      	cmp	r2, #37	@ 0x25
 800ad60:	d1f9      	bne.n	800ad56 <_vfiprintf_r+0x7a>
 800ad62:	ebba 0b04 	subs.w	fp, sl, r4
 800ad66:	d00b      	beq.n	800ad80 <_vfiprintf_r+0xa4>
 800ad68:	465b      	mov	r3, fp
 800ad6a:	4622      	mov	r2, r4
 800ad6c:	4629      	mov	r1, r5
 800ad6e:	4630      	mov	r0, r6
 800ad70:	f7ff ffa2 	bl	800acb8 <__sfputs_r>
 800ad74:	3001      	adds	r0, #1
 800ad76:	f000 80a7 	beq.w	800aec8 <_vfiprintf_r+0x1ec>
 800ad7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad7c:	445a      	add	r2, fp
 800ad7e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad80:	f89a 3000 	ldrb.w	r3, [sl]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	f000 809f 	beq.w	800aec8 <_vfiprintf_r+0x1ec>
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad94:	f10a 0a01 	add.w	sl, sl, #1
 800ad98:	9304      	str	r3, [sp, #16]
 800ad9a:	9307      	str	r3, [sp, #28]
 800ad9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ada0:	931a      	str	r3, [sp, #104]	@ 0x68
 800ada2:	4654      	mov	r4, sl
 800ada4:	2205      	movs	r2, #5
 800ada6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adaa:	4853      	ldr	r0, [pc, #332]	@ (800aef8 <_vfiprintf_r+0x21c>)
 800adac:	f7f5 fa18 	bl	80001e0 <memchr>
 800adb0:	9a04      	ldr	r2, [sp, #16]
 800adb2:	b9d8      	cbnz	r0, 800adec <_vfiprintf_r+0x110>
 800adb4:	06d1      	lsls	r1, r2, #27
 800adb6:	bf44      	itt	mi
 800adb8:	2320      	movmi	r3, #32
 800adba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800adbe:	0713      	lsls	r3, r2, #28
 800adc0:	bf44      	itt	mi
 800adc2:	232b      	movmi	r3, #43	@ 0x2b
 800adc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800adc8:	f89a 3000 	ldrb.w	r3, [sl]
 800adcc:	2b2a      	cmp	r3, #42	@ 0x2a
 800adce:	d015      	beq.n	800adfc <_vfiprintf_r+0x120>
 800add0:	9a07      	ldr	r2, [sp, #28]
 800add2:	4654      	mov	r4, sl
 800add4:	2000      	movs	r0, #0
 800add6:	f04f 0c0a 	mov.w	ip, #10
 800adda:	4621      	mov	r1, r4
 800addc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ade0:	3b30      	subs	r3, #48	@ 0x30
 800ade2:	2b09      	cmp	r3, #9
 800ade4:	d94b      	bls.n	800ae7e <_vfiprintf_r+0x1a2>
 800ade6:	b1b0      	cbz	r0, 800ae16 <_vfiprintf_r+0x13a>
 800ade8:	9207      	str	r2, [sp, #28]
 800adea:	e014      	b.n	800ae16 <_vfiprintf_r+0x13a>
 800adec:	eba0 0308 	sub.w	r3, r0, r8
 800adf0:	fa09 f303 	lsl.w	r3, r9, r3
 800adf4:	4313      	orrs	r3, r2
 800adf6:	9304      	str	r3, [sp, #16]
 800adf8:	46a2      	mov	sl, r4
 800adfa:	e7d2      	b.n	800ada2 <_vfiprintf_r+0xc6>
 800adfc:	9b03      	ldr	r3, [sp, #12]
 800adfe:	1d19      	adds	r1, r3, #4
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	9103      	str	r1, [sp, #12]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	bfbb      	ittet	lt
 800ae08:	425b      	neglt	r3, r3
 800ae0a:	f042 0202 	orrlt.w	r2, r2, #2
 800ae0e:	9307      	strge	r3, [sp, #28]
 800ae10:	9307      	strlt	r3, [sp, #28]
 800ae12:	bfb8      	it	lt
 800ae14:	9204      	strlt	r2, [sp, #16]
 800ae16:	7823      	ldrb	r3, [r4, #0]
 800ae18:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae1a:	d10a      	bne.n	800ae32 <_vfiprintf_r+0x156>
 800ae1c:	7863      	ldrb	r3, [r4, #1]
 800ae1e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae20:	d132      	bne.n	800ae88 <_vfiprintf_r+0x1ac>
 800ae22:	9b03      	ldr	r3, [sp, #12]
 800ae24:	1d1a      	adds	r2, r3, #4
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	9203      	str	r2, [sp, #12]
 800ae2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ae2e:	3402      	adds	r4, #2
 800ae30:	9305      	str	r3, [sp, #20]
 800ae32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800af08 <_vfiprintf_r+0x22c>
 800ae36:	7821      	ldrb	r1, [r4, #0]
 800ae38:	2203      	movs	r2, #3
 800ae3a:	4650      	mov	r0, sl
 800ae3c:	f7f5 f9d0 	bl	80001e0 <memchr>
 800ae40:	b138      	cbz	r0, 800ae52 <_vfiprintf_r+0x176>
 800ae42:	9b04      	ldr	r3, [sp, #16]
 800ae44:	eba0 000a 	sub.w	r0, r0, sl
 800ae48:	2240      	movs	r2, #64	@ 0x40
 800ae4a:	4082      	lsls	r2, r0
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	3401      	adds	r4, #1
 800ae50:	9304      	str	r3, [sp, #16]
 800ae52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae56:	4829      	ldr	r0, [pc, #164]	@ (800aefc <_vfiprintf_r+0x220>)
 800ae58:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae5c:	2206      	movs	r2, #6
 800ae5e:	f7f5 f9bf 	bl	80001e0 <memchr>
 800ae62:	2800      	cmp	r0, #0
 800ae64:	d03f      	beq.n	800aee6 <_vfiprintf_r+0x20a>
 800ae66:	4b26      	ldr	r3, [pc, #152]	@ (800af00 <_vfiprintf_r+0x224>)
 800ae68:	bb1b      	cbnz	r3, 800aeb2 <_vfiprintf_r+0x1d6>
 800ae6a:	9b03      	ldr	r3, [sp, #12]
 800ae6c:	3307      	adds	r3, #7
 800ae6e:	f023 0307 	bic.w	r3, r3, #7
 800ae72:	3308      	adds	r3, #8
 800ae74:	9303      	str	r3, [sp, #12]
 800ae76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae78:	443b      	add	r3, r7
 800ae7a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae7c:	e76a      	b.n	800ad54 <_vfiprintf_r+0x78>
 800ae7e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae82:	460c      	mov	r4, r1
 800ae84:	2001      	movs	r0, #1
 800ae86:	e7a8      	b.n	800adda <_vfiprintf_r+0xfe>
 800ae88:	2300      	movs	r3, #0
 800ae8a:	3401      	adds	r4, #1
 800ae8c:	9305      	str	r3, [sp, #20]
 800ae8e:	4619      	mov	r1, r3
 800ae90:	f04f 0c0a 	mov.w	ip, #10
 800ae94:	4620      	mov	r0, r4
 800ae96:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae9a:	3a30      	subs	r2, #48	@ 0x30
 800ae9c:	2a09      	cmp	r2, #9
 800ae9e:	d903      	bls.n	800aea8 <_vfiprintf_r+0x1cc>
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d0c6      	beq.n	800ae32 <_vfiprintf_r+0x156>
 800aea4:	9105      	str	r1, [sp, #20]
 800aea6:	e7c4      	b.n	800ae32 <_vfiprintf_r+0x156>
 800aea8:	fb0c 2101 	mla	r1, ip, r1, r2
 800aeac:	4604      	mov	r4, r0
 800aeae:	2301      	movs	r3, #1
 800aeb0:	e7f0      	b.n	800ae94 <_vfiprintf_r+0x1b8>
 800aeb2:	ab03      	add	r3, sp, #12
 800aeb4:	9300      	str	r3, [sp, #0]
 800aeb6:	462a      	mov	r2, r5
 800aeb8:	4b12      	ldr	r3, [pc, #72]	@ (800af04 <_vfiprintf_r+0x228>)
 800aeba:	a904      	add	r1, sp, #16
 800aebc:	4630      	mov	r0, r6
 800aebe:	f7fb febd 	bl	8006c3c <_printf_float>
 800aec2:	4607      	mov	r7, r0
 800aec4:	1c78      	adds	r0, r7, #1
 800aec6:	d1d6      	bne.n	800ae76 <_vfiprintf_r+0x19a>
 800aec8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aeca:	07d9      	lsls	r1, r3, #31
 800aecc:	d405      	bmi.n	800aeda <_vfiprintf_r+0x1fe>
 800aece:	89ab      	ldrh	r3, [r5, #12]
 800aed0:	059a      	lsls	r2, r3, #22
 800aed2:	d402      	bmi.n	800aeda <_vfiprintf_r+0x1fe>
 800aed4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aed6:	f7fc fe1b 	bl	8007b10 <__retarget_lock_release_recursive>
 800aeda:	89ab      	ldrh	r3, [r5, #12]
 800aedc:	065b      	lsls	r3, r3, #25
 800aede:	f53f af1f 	bmi.w	800ad20 <_vfiprintf_r+0x44>
 800aee2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aee4:	e71e      	b.n	800ad24 <_vfiprintf_r+0x48>
 800aee6:	ab03      	add	r3, sp, #12
 800aee8:	9300      	str	r3, [sp, #0]
 800aeea:	462a      	mov	r2, r5
 800aeec:	4b05      	ldr	r3, [pc, #20]	@ (800af04 <_vfiprintf_r+0x228>)
 800aeee:	a904      	add	r1, sp, #16
 800aef0:	4630      	mov	r0, r6
 800aef2:	f7fc f93b 	bl	800716c <_printf_i>
 800aef6:	e7e4      	b.n	800aec2 <_vfiprintf_r+0x1e6>
 800aef8:	0800b3a1 	.word	0x0800b3a1
 800aefc:	0800b3ab 	.word	0x0800b3ab
 800af00:	08006c3d 	.word	0x08006c3d
 800af04:	0800acb9 	.word	0x0800acb9
 800af08:	0800b3a7 	.word	0x0800b3a7

0800af0c <__swbuf_r>:
 800af0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af0e:	460e      	mov	r6, r1
 800af10:	4614      	mov	r4, r2
 800af12:	4605      	mov	r5, r0
 800af14:	b118      	cbz	r0, 800af1e <__swbuf_r+0x12>
 800af16:	6a03      	ldr	r3, [r0, #32]
 800af18:	b90b      	cbnz	r3, 800af1e <__swbuf_r+0x12>
 800af1a:	f7fc fcdf 	bl	80078dc <__sinit>
 800af1e:	69a3      	ldr	r3, [r4, #24]
 800af20:	60a3      	str	r3, [r4, #8]
 800af22:	89a3      	ldrh	r3, [r4, #12]
 800af24:	071a      	lsls	r2, r3, #28
 800af26:	d501      	bpl.n	800af2c <__swbuf_r+0x20>
 800af28:	6923      	ldr	r3, [r4, #16]
 800af2a:	b943      	cbnz	r3, 800af3e <__swbuf_r+0x32>
 800af2c:	4621      	mov	r1, r4
 800af2e:	4628      	mov	r0, r5
 800af30:	f000 f82a 	bl	800af88 <__swsetup_r>
 800af34:	b118      	cbz	r0, 800af3e <__swbuf_r+0x32>
 800af36:	f04f 37ff 	mov.w	r7, #4294967295
 800af3a:	4638      	mov	r0, r7
 800af3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af3e:	6823      	ldr	r3, [r4, #0]
 800af40:	6922      	ldr	r2, [r4, #16]
 800af42:	1a98      	subs	r0, r3, r2
 800af44:	6963      	ldr	r3, [r4, #20]
 800af46:	b2f6      	uxtb	r6, r6
 800af48:	4283      	cmp	r3, r0
 800af4a:	4637      	mov	r7, r6
 800af4c:	dc05      	bgt.n	800af5a <__swbuf_r+0x4e>
 800af4e:	4621      	mov	r1, r4
 800af50:	4628      	mov	r0, r5
 800af52:	f7ff fa47 	bl	800a3e4 <_fflush_r>
 800af56:	2800      	cmp	r0, #0
 800af58:	d1ed      	bne.n	800af36 <__swbuf_r+0x2a>
 800af5a:	68a3      	ldr	r3, [r4, #8]
 800af5c:	3b01      	subs	r3, #1
 800af5e:	60a3      	str	r3, [r4, #8]
 800af60:	6823      	ldr	r3, [r4, #0]
 800af62:	1c5a      	adds	r2, r3, #1
 800af64:	6022      	str	r2, [r4, #0]
 800af66:	701e      	strb	r6, [r3, #0]
 800af68:	6962      	ldr	r2, [r4, #20]
 800af6a:	1c43      	adds	r3, r0, #1
 800af6c:	429a      	cmp	r2, r3
 800af6e:	d004      	beq.n	800af7a <__swbuf_r+0x6e>
 800af70:	89a3      	ldrh	r3, [r4, #12]
 800af72:	07db      	lsls	r3, r3, #31
 800af74:	d5e1      	bpl.n	800af3a <__swbuf_r+0x2e>
 800af76:	2e0a      	cmp	r6, #10
 800af78:	d1df      	bne.n	800af3a <__swbuf_r+0x2e>
 800af7a:	4621      	mov	r1, r4
 800af7c:	4628      	mov	r0, r5
 800af7e:	f7ff fa31 	bl	800a3e4 <_fflush_r>
 800af82:	2800      	cmp	r0, #0
 800af84:	d0d9      	beq.n	800af3a <__swbuf_r+0x2e>
 800af86:	e7d6      	b.n	800af36 <__swbuf_r+0x2a>

0800af88 <__swsetup_r>:
 800af88:	b538      	push	{r3, r4, r5, lr}
 800af8a:	4b29      	ldr	r3, [pc, #164]	@ (800b030 <__swsetup_r+0xa8>)
 800af8c:	4605      	mov	r5, r0
 800af8e:	6818      	ldr	r0, [r3, #0]
 800af90:	460c      	mov	r4, r1
 800af92:	b118      	cbz	r0, 800af9c <__swsetup_r+0x14>
 800af94:	6a03      	ldr	r3, [r0, #32]
 800af96:	b90b      	cbnz	r3, 800af9c <__swsetup_r+0x14>
 800af98:	f7fc fca0 	bl	80078dc <__sinit>
 800af9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afa0:	0719      	lsls	r1, r3, #28
 800afa2:	d422      	bmi.n	800afea <__swsetup_r+0x62>
 800afa4:	06da      	lsls	r2, r3, #27
 800afa6:	d407      	bmi.n	800afb8 <__swsetup_r+0x30>
 800afa8:	2209      	movs	r2, #9
 800afaa:	602a      	str	r2, [r5, #0]
 800afac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afb0:	81a3      	strh	r3, [r4, #12]
 800afb2:	f04f 30ff 	mov.w	r0, #4294967295
 800afb6:	e033      	b.n	800b020 <__swsetup_r+0x98>
 800afb8:	0758      	lsls	r0, r3, #29
 800afba:	d512      	bpl.n	800afe2 <__swsetup_r+0x5a>
 800afbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afbe:	b141      	cbz	r1, 800afd2 <__swsetup_r+0x4a>
 800afc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800afc4:	4299      	cmp	r1, r3
 800afc6:	d002      	beq.n	800afce <__swsetup_r+0x46>
 800afc8:	4628      	mov	r0, r5
 800afca:	f7fd fc01 	bl	80087d0 <_free_r>
 800afce:	2300      	movs	r3, #0
 800afd0:	6363      	str	r3, [r4, #52]	@ 0x34
 800afd2:	89a3      	ldrh	r3, [r4, #12]
 800afd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800afd8:	81a3      	strh	r3, [r4, #12]
 800afda:	2300      	movs	r3, #0
 800afdc:	6063      	str	r3, [r4, #4]
 800afde:	6923      	ldr	r3, [r4, #16]
 800afe0:	6023      	str	r3, [r4, #0]
 800afe2:	89a3      	ldrh	r3, [r4, #12]
 800afe4:	f043 0308 	orr.w	r3, r3, #8
 800afe8:	81a3      	strh	r3, [r4, #12]
 800afea:	6923      	ldr	r3, [r4, #16]
 800afec:	b94b      	cbnz	r3, 800b002 <__swsetup_r+0x7a>
 800afee:	89a3      	ldrh	r3, [r4, #12]
 800aff0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aff4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aff8:	d003      	beq.n	800b002 <__swsetup_r+0x7a>
 800affa:	4621      	mov	r1, r4
 800affc:	4628      	mov	r0, r5
 800affe:	f000 f883 	bl	800b108 <__smakebuf_r>
 800b002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b006:	f013 0201 	ands.w	r2, r3, #1
 800b00a:	d00a      	beq.n	800b022 <__swsetup_r+0x9a>
 800b00c:	2200      	movs	r2, #0
 800b00e:	60a2      	str	r2, [r4, #8]
 800b010:	6962      	ldr	r2, [r4, #20]
 800b012:	4252      	negs	r2, r2
 800b014:	61a2      	str	r2, [r4, #24]
 800b016:	6922      	ldr	r2, [r4, #16]
 800b018:	b942      	cbnz	r2, 800b02c <__swsetup_r+0xa4>
 800b01a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b01e:	d1c5      	bne.n	800afac <__swsetup_r+0x24>
 800b020:	bd38      	pop	{r3, r4, r5, pc}
 800b022:	0799      	lsls	r1, r3, #30
 800b024:	bf58      	it	pl
 800b026:	6962      	ldrpl	r2, [r4, #20]
 800b028:	60a2      	str	r2, [r4, #8]
 800b02a:	e7f4      	b.n	800b016 <__swsetup_r+0x8e>
 800b02c:	2000      	movs	r0, #0
 800b02e:	e7f7      	b.n	800b020 <__swsetup_r+0x98>
 800b030:	20000024 	.word	0x20000024

0800b034 <_raise_r>:
 800b034:	291f      	cmp	r1, #31
 800b036:	b538      	push	{r3, r4, r5, lr}
 800b038:	4605      	mov	r5, r0
 800b03a:	460c      	mov	r4, r1
 800b03c:	d904      	bls.n	800b048 <_raise_r+0x14>
 800b03e:	2316      	movs	r3, #22
 800b040:	6003      	str	r3, [r0, #0]
 800b042:	f04f 30ff 	mov.w	r0, #4294967295
 800b046:	bd38      	pop	{r3, r4, r5, pc}
 800b048:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b04a:	b112      	cbz	r2, 800b052 <_raise_r+0x1e>
 800b04c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b050:	b94b      	cbnz	r3, 800b066 <_raise_r+0x32>
 800b052:	4628      	mov	r0, r5
 800b054:	f000 f830 	bl	800b0b8 <_getpid_r>
 800b058:	4622      	mov	r2, r4
 800b05a:	4601      	mov	r1, r0
 800b05c:	4628      	mov	r0, r5
 800b05e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b062:	f000 b817 	b.w	800b094 <_kill_r>
 800b066:	2b01      	cmp	r3, #1
 800b068:	d00a      	beq.n	800b080 <_raise_r+0x4c>
 800b06a:	1c59      	adds	r1, r3, #1
 800b06c:	d103      	bne.n	800b076 <_raise_r+0x42>
 800b06e:	2316      	movs	r3, #22
 800b070:	6003      	str	r3, [r0, #0]
 800b072:	2001      	movs	r0, #1
 800b074:	e7e7      	b.n	800b046 <_raise_r+0x12>
 800b076:	2100      	movs	r1, #0
 800b078:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b07c:	4620      	mov	r0, r4
 800b07e:	4798      	blx	r3
 800b080:	2000      	movs	r0, #0
 800b082:	e7e0      	b.n	800b046 <_raise_r+0x12>

0800b084 <raise>:
 800b084:	4b02      	ldr	r3, [pc, #8]	@ (800b090 <raise+0xc>)
 800b086:	4601      	mov	r1, r0
 800b088:	6818      	ldr	r0, [r3, #0]
 800b08a:	f7ff bfd3 	b.w	800b034 <_raise_r>
 800b08e:	bf00      	nop
 800b090:	20000024 	.word	0x20000024

0800b094 <_kill_r>:
 800b094:	b538      	push	{r3, r4, r5, lr}
 800b096:	4d07      	ldr	r5, [pc, #28]	@ (800b0b4 <_kill_r+0x20>)
 800b098:	2300      	movs	r3, #0
 800b09a:	4604      	mov	r4, r0
 800b09c:	4608      	mov	r0, r1
 800b09e:	4611      	mov	r1, r2
 800b0a0:	602b      	str	r3, [r5, #0]
 800b0a2:	f7f7 fb07 	bl	80026b4 <_kill>
 800b0a6:	1c43      	adds	r3, r0, #1
 800b0a8:	d102      	bne.n	800b0b0 <_kill_r+0x1c>
 800b0aa:	682b      	ldr	r3, [r5, #0]
 800b0ac:	b103      	cbz	r3, 800b0b0 <_kill_r+0x1c>
 800b0ae:	6023      	str	r3, [r4, #0]
 800b0b0:	bd38      	pop	{r3, r4, r5, pc}
 800b0b2:	bf00      	nop
 800b0b4:	20000700 	.word	0x20000700

0800b0b8 <_getpid_r>:
 800b0b8:	f7f7 baf4 	b.w	80026a4 <_getpid>

0800b0bc <__swhatbuf_r>:
 800b0bc:	b570      	push	{r4, r5, r6, lr}
 800b0be:	460c      	mov	r4, r1
 800b0c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0c4:	2900      	cmp	r1, #0
 800b0c6:	b096      	sub	sp, #88	@ 0x58
 800b0c8:	4615      	mov	r5, r2
 800b0ca:	461e      	mov	r6, r3
 800b0cc:	da0d      	bge.n	800b0ea <__swhatbuf_r+0x2e>
 800b0ce:	89a3      	ldrh	r3, [r4, #12]
 800b0d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b0d4:	f04f 0100 	mov.w	r1, #0
 800b0d8:	bf14      	ite	ne
 800b0da:	2340      	movne	r3, #64	@ 0x40
 800b0dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b0e0:	2000      	movs	r0, #0
 800b0e2:	6031      	str	r1, [r6, #0]
 800b0e4:	602b      	str	r3, [r5, #0]
 800b0e6:	b016      	add	sp, #88	@ 0x58
 800b0e8:	bd70      	pop	{r4, r5, r6, pc}
 800b0ea:	466a      	mov	r2, sp
 800b0ec:	f000 f848 	bl	800b180 <_fstat_r>
 800b0f0:	2800      	cmp	r0, #0
 800b0f2:	dbec      	blt.n	800b0ce <__swhatbuf_r+0x12>
 800b0f4:	9901      	ldr	r1, [sp, #4]
 800b0f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b0fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b0fe:	4259      	negs	r1, r3
 800b100:	4159      	adcs	r1, r3
 800b102:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b106:	e7eb      	b.n	800b0e0 <__swhatbuf_r+0x24>

0800b108 <__smakebuf_r>:
 800b108:	898b      	ldrh	r3, [r1, #12]
 800b10a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b10c:	079d      	lsls	r5, r3, #30
 800b10e:	4606      	mov	r6, r0
 800b110:	460c      	mov	r4, r1
 800b112:	d507      	bpl.n	800b124 <__smakebuf_r+0x1c>
 800b114:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b118:	6023      	str	r3, [r4, #0]
 800b11a:	6123      	str	r3, [r4, #16]
 800b11c:	2301      	movs	r3, #1
 800b11e:	6163      	str	r3, [r4, #20]
 800b120:	b003      	add	sp, #12
 800b122:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b124:	ab01      	add	r3, sp, #4
 800b126:	466a      	mov	r2, sp
 800b128:	f7ff ffc8 	bl	800b0bc <__swhatbuf_r>
 800b12c:	9f00      	ldr	r7, [sp, #0]
 800b12e:	4605      	mov	r5, r0
 800b130:	4639      	mov	r1, r7
 800b132:	4630      	mov	r0, r6
 800b134:	f7fd fbc0 	bl	80088b8 <_malloc_r>
 800b138:	b948      	cbnz	r0, 800b14e <__smakebuf_r+0x46>
 800b13a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b13e:	059a      	lsls	r2, r3, #22
 800b140:	d4ee      	bmi.n	800b120 <__smakebuf_r+0x18>
 800b142:	f023 0303 	bic.w	r3, r3, #3
 800b146:	f043 0302 	orr.w	r3, r3, #2
 800b14a:	81a3      	strh	r3, [r4, #12]
 800b14c:	e7e2      	b.n	800b114 <__smakebuf_r+0xc>
 800b14e:	89a3      	ldrh	r3, [r4, #12]
 800b150:	6020      	str	r0, [r4, #0]
 800b152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b156:	81a3      	strh	r3, [r4, #12]
 800b158:	9b01      	ldr	r3, [sp, #4]
 800b15a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b15e:	b15b      	cbz	r3, 800b178 <__smakebuf_r+0x70>
 800b160:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b164:	4630      	mov	r0, r6
 800b166:	f000 f81d 	bl	800b1a4 <_isatty_r>
 800b16a:	b128      	cbz	r0, 800b178 <__smakebuf_r+0x70>
 800b16c:	89a3      	ldrh	r3, [r4, #12]
 800b16e:	f023 0303 	bic.w	r3, r3, #3
 800b172:	f043 0301 	orr.w	r3, r3, #1
 800b176:	81a3      	strh	r3, [r4, #12]
 800b178:	89a3      	ldrh	r3, [r4, #12]
 800b17a:	431d      	orrs	r5, r3
 800b17c:	81a5      	strh	r5, [r4, #12]
 800b17e:	e7cf      	b.n	800b120 <__smakebuf_r+0x18>

0800b180 <_fstat_r>:
 800b180:	b538      	push	{r3, r4, r5, lr}
 800b182:	4d07      	ldr	r5, [pc, #28]	@ (800b1a0 <_fstat_r+0x20>)
 800b184:	2300      	movs	r3, #0
 800b186:	4604      	mov	r4, r0
 800b188:	4608      	mov	r0, r1
 800b18a:	4611      	mov	r1, r2
 800b18c:	602b      	str	r3, [r5, #0]
 800b18e:	f7f7 faf1 	bl	8002774 <_fstat>
 800b192:	1c43      	adds	r3, r0, #1
 800b194:	d102      	bne.n	800b19c <_fstat_r+0x1c>
 800b196:	682b      	ldr	r3, [r5, #0]
 800b198:	b103      	cbz	r3, 800b19c <_fstat_r+0x1c>
 800b19a:	6023      	str	r3, [r4, #0]
 800b19c:	bd38      	pop	{r3, r4, r5, pc}
 800b19e:	bf00      	nop
 800b1a0:	20000700 	.word	0x20000700

0800b1a4 <_isatty_r>:
 800b1a4:	b538      	push	{r3, r4, r5, lr}
 800b1a6:	4d06      	ldr	r5, [pc, #24]	@ (800b1c0 <_isatty_r+0x1c>)
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	4604      	mov	r4, r0
 800b1ac:	4608      	mov	r0, r1
 800b1ae:	602b      	str	r3, [r5, #0]
 800b1b0:	f7f7 faf0 	bl	8002794 <_isatty>
 800b1b4:	1c43      	adds	r3, r0, #1
 800b1b6:	d102      	bne.n	800b1be <_isatty_r+0x1a>
 800b1b8:	682b      	ldr	r3, [r5, #0]
 800b1ba:	b103      	cbz	r3, 800b1be <_isatty_r+0x1a>
 800b1bc:	6023      	str	r3, [r4, #0]
 800b1be:	bd38      	pop	{r3, r4, r5, pc}
 800b1c0:	20000700 	.word	0x20000700

0800b1c4 <_init>:
 800b1c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1c6:	bf00      	nop
 800b1c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1ca:	bc08      	pop	{r3}
 800b1cc:	469e      	mov	lr, r3
 800b1ce:	4770      	bx	lr

0800b1d0 <_fini>:
 800b1d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1d2:	bf00      	nop
 800b1d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1d6:	bc08      	pop	{r3}
 800b1d8:	469e      	mov	lr, r3
 800b1da:	4770      	bx	lr
