Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top.qsys --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top --family="Agilex 5" --part=A5ED065BB32AE5SR0
Progress: Loading sm_soc_devkit_ghrd/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module clk_100
Progress: Parameterizing module ext_hps_m_master
Progress: Parameterizing module ocm
Progress: Parameterizing module rst_in
Progress: Parameterizing module subsys_debug
Progress: Parameterizing module subsys_hps
Progress: Parameterizing module subsys_periph
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top: "Transforming system: qsys_top"
Info: Interconnect is inserted between master ext_hps_m_master.expanded_master and slave subsys_hps.f2sdram because the master is of type avalon and the slave is of type axi4.
Info: Interconnect is inserted between master subsys_debug.hps_m_master and slave ext_hps_m_master.windowed_slave because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info: Interconnect is inserted between master subsys_periph.ssgdma_host and slave subsys_hps.fpga2hps because the master has awaddr signal 64 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master subsys_periph.ssgdma_host and slave subsys_hps.fpga2hps because the master has araddr signal 64 bit wide, but the slave is 32 bit wide.
Warning: subsys_hps.f2h_irq_in: Cannot connect clock for irq_mapper.sender
Warning: subsys_hps.f2h_irq_in: Cannot connect reset for irq_mapper.sender
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: clk_100"
Info: qsys_top: "Generating: ext_hps_m_master"
Info: qsys_top: "Generating: ocm"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_rlujt6i"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_gcrqmfy"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_tz22qhq"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_i72dmty"
Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_2001_d3htozq"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_agent_1921_2inlndi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_spceyha"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_c23cday"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_1921_hlh4v7a"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_wos5imq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_vmbgqdi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_fqiuyra"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_teuq5zq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1933_45ijzbq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1933_to6u3iq"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_gokv6wq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_qczapdq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_jltcj4q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_z3eduwq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_jyvenyy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_22u2bwi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_pfqmhhy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_crmanyy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_oh767ji"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_4qyajbq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_1921_oarheta"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1931_xpvuoly"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_7yme6wa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_2vnw3da"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_rbm5eda"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_fcmc6ny"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_vgwgk4i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_ksgr2rq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_5yug5ta"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_le7zfeq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_pg4uvbq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_zqycw4i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_cn5m5dy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_zama6oq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1933_agt7p5q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1933_eqv2cry"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1933_agoluhi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1933_gqqw3vi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_tyvyr4a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_2n65csy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qrbnrzi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_d35qd7q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_xaathgq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_5kghwhi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vhbp2ri"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_hykem2a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_5gukxnq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3cviryy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_lpdkwvy"
Info: qsys_top: Done "qsys_top" with 73 modules, 124 files
Info: Finished: Create HDL design files for synthesis
