{
  "module_name": "mmcc-msm8998.c",
  "hash_id": "bc78fa180039072ad29ba0c170a3256e291e7eba8180ae2da59a1c344d8b4b10",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/mmcc-msm8998.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,mmcc-msm8998.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_XO,\n\tP_GPLL0,\n\tP_GPLL0_DIV,\n\tP_MMPLL0_OUT_EVEN,\n\tP_MMPLL1_OUT_EVEN,\n\tP_MMPLL3_OUT_EVEN,\n\tP_MMPLL4_OUT_EVEN,\n\tP_MMPLL5_OUT_EVEN,\n\tP_MMPLL6_OUT_EVEN,\n\tP_MMPLL7_OUT_EVEN,\n\tP_MMPLL10_OUT_EVEN,\n\tP_DSI0PLL,\n\tP_DSI1PLL,\n\tP_DSI0PLL_BYTE,\n\tP_DSI1PLL_BYTE,\n\tP_HDMIPLL,\n\tP_DPVCO,\n\tP_DPLINK,\n};\n\nstatic const struct clk_div_table post_div_table_fabia_even[] = {\n\t{ 0x0, 1 },\n\t{ 0x1, 2 },\n\t{ 0x3, 4 },\n\t{ 0x7, 8 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll mmpll0 = {\n\t.offset = 0xc000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.enable_reg = 0x1e0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\"\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll0_out_even = {\n\t.offset = 0xc000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_fabia_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_fabia_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll0.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll1 = {\n\t.offset = 0xc050,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.enable_reg = 0x1e0,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\"\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll1_out_even = {\n\t.offset = 0xc050,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_fabia_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_fabia_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll1_out_even\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll1.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll3 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll3\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"xo\"\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll3_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_fabia_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_fabia_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll3_out_even\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll3.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll4 = {\n\t.offset = 0x50,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll4\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"xo\"\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll4_out_even = {\n\t.offset = 0x50,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_fabia_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_fabia_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll4_out_even\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll4.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll5 = {\n\t.offset = 0xa0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll5\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"xo\"\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll5_out_even = {\n\t.offset = 0xa0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_fabia_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_fabia_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll5_out_even\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll5.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll6 = {\n\t.offset = 0xf0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll6\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"xo\"\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll6_out_even = {\n\t.offset = 0xf0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_fabia_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_fabia_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll6_out_even\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll6.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll7 = {\n\t.offset = 0x140,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll7\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"xo\"\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll7_out_even = {\n\t.offset = 0x140,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_fabia_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_fabia_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll7_out_even\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll7.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll10 = {\n\t.offset = 0x190,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll10\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"xo\"\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll10_out_even = {\n\t.offset = 0x190,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_fabia_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_fabia_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll10_out_even\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll10.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic const struct parent_map mmss_xo_hdmi_map[] = {\n\t{ P_XO, 0 },\n\t{ P_HDMIPLL, 1 },\n};\n\nstatic const struct clk_parent_data mmss_xo_hdmi[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"hdmipll\" },\n};\n\nstatic const struct parent_map mmss_xo_dsi0pll_dsi1pll_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL, 1 },\n\t{ P_DSI1PLL, 2 },\n};\n\nstatic const struct clk_parent_data mmss_xo_dsi0pll_dsi1pll[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"dsi0dsi\" },\n\t{ .fw_name = \"dsi1dsi\" },\n};\n\nstatic const struct parent_map mmss_xo_dsibyte_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL_BYTE, 1 },\n\t{ P_DSI1PLL_BYTE, 2 },\n};\n\nstatic const struct clk_parent_data mmss_xo_dsibyte[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"dsi0byte\" },\n\t{ .fw_name = \"dsi1byte\" },\n};\n\nstatic const struct parent_map mmss_xo_dp_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DPLINK, 1 },\n\t{ P_DPVCO, 2 },\n};\n\nstatic const struct clk_parent_data mmss_xo_dp[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"dplink\" },\n\t{ .fw_name = \"dpvco\" },\n};\n\nstatic const struct parent_map mmss_xo_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmss_xo_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\", .name = \"gcc_mmss_gpll0_div_clk\" },\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0_OUT_EVEN, 1 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0_out_even.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\", .name = \"gcc_mmss_gpll0_div_clk\" },\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0_OUT_EVEN, 1 },\n\t{ P_MMPLL1_OUT_EVEN, 2 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0_out_even.clkr.hw },\n\t{ .hw = &mmpll1_out_even.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\", .name = \"gcc_mmss_gpll0_div_clk\" },\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0_OUT_EVEN, 1 },\n\t{ P_MMPLL5_OUT_EVEN, 2 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0_out_even.clkr.hw },\n\t{ .hw = &mmpll5_out_even.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\", .name = \"gcc_mmss_gpll0_div_clk\" },\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll3_mmpll6_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0_OUT_EVEN, 1 },\n\t{ P_MMPLL3_OUT_EVEN, 3 },\n\t{ P_MMPLL6_OUT_EVEN, 4 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll3_mmpll6_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0_out_even.clkr.hw },\n\t{ .hw = &mmpll3_out_even.clkr.hw },\n\t{ .hw = &mmpll6_out_even.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\", .name = \"gcc_mmss_gpll0_div_clk\" },\n};\n\nstatic const struct parent_map mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL4_OUT_EVEN, 1 },\n\t{ P_MMPLL7_OUT_EVEN, 2 },\n\t{ P_MMPLL10_OUT_EVEN, 3 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll4_out_even.clkr.hw },\n\t{ .hw = &mmpll7_out_even.clkr.hw },\n\t{ .hw = &mmpll10_out_even.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\", .name = \"gcc_mmss_gpll0_div_clk\" },\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll7_mmpll10_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0_OUT_EVEN, 1 },\n\t{ P_MMPLL7_OUT_EVEN, 2 },\n\t{ P_MMPLL10_OUT_EVEN, 3 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll7_mmpll10_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0_out_even.clkr.hw },\n\t{ .hw = &mmpll7_out_even.clkr.hw },\n\t{ .hw = &mmpll10_out_even.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\", .name = \"gcc_mmss_gpll0_div_clk\" },\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0_OUT_EVEN, 1 },\n\t{ P_MMPLL4_OUT_EVEN, 2 },\n\t{ P_MMPLL7_OUT_EVEN, 3 },\n\t{ P_MMPLL10_OUT_EVEN, 4 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 },\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &mmpll0_out_even.clkr.hw },\n\t{ .hw = &mmpll4_out_even.clkr.hw },\n\t{ .hw = &mmpll7_out_even.clkr.hw },\n\t{ .hw = &mmpll10_out_even.clkr.hw },\n\t{ .fw_name = \"gpll0\" },\n\t{ .fw_name = \"gpll0_div\", .name = \"gcc_mmss_gpll0_div_clk\" },\n};\n\nstatic struct clk_rcg2 byte0_clk_src = {\n\t.cmd_rcgr = 0x2120,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte0_clk_src\",\n\t\t.parent_data = mmss_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsibyte),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_rcg2 byte1_clk_src = {\n\t.cmd_rcgr = 0x2140,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte1_clk_src\",\n\t\t.parent_data = mmss_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsibyte),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cci_clk_src[] = {\n\tF(37500000, P_GPLL0, 16, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cci_clk_src = {\n\t.cmd_rcgr = 0x3300,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_cci_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cci_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cpp_clk_src[] = {\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(384000000, P_MMPLL4_OUT_EVEN, 2, 0, 0),\n\tF(404000000, P_MMPLL0_OUT_EVEN, 2, 0, 0),\n\tF(480000000, P_MMPLL7_OUT_EVEN, 2, 0, 0),\n\tF(576000000, P_MMPLL10_OUT_EVEN, 1, 0, 0),\n\tF(600000000, P_GPLL0, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cpp_clk_src = {\n\t.cmd_rcgr = 0x3640,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_cpp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpp_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csi_clk_src[] = {\n\tF(164571429, P_MMPLL10_OUT_EVEN, 3.5, 0, 0),\n\tF(256000000, P_MMPLL4_OUT_EVEN, 3, 0, 0),\n\tF(274290000, P_MMPLL7_OUT_EVEN, 3.5, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(384000000, P_MMPLL4_OUT_EVEN, 2, 0, 0),\n\tF(576000000, P_MMPLL10_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0_clk_src = {\n\t.cmd_rcgr = 0x3090,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1_clk_src = {\n\t.cmd_rcgr = 0x3100,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi2_clk_src = {\n\t.cmd_rcgr = 0x3160,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi2_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi3_clk_src = {\n\t.cmd_rcgr = 0x31c0,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi3_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csiphy_clk_src[] = {\n\tF(164571429, P_MMPLL10_OUT_EVEN, 3.5, 0, 0),\n\tF(256000000, P_MMPLL4_OUT_EVEN, 3, 0, 0),\n\tF(274290000, P_MMPLL7_OUT_EVEN, 3.5, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(384000000, P_MMPLL4_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csiphy_clk_src = {\n\t.cmd_rcgr = 0x3800,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csiphy_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csiphy_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csiphytimer_clk_src[] = {\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(269333333, P_MMPLL0_OUT_EVEN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x3000,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csiphytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0phytimer_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x3030,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csiphytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1phytimer_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi2phytimer_clk_src = {\n\t.cmd_rcgr = 0x3060,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csiphytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi2phytimer_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_dp_aux_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 dp_aux_clk_src = {\n\t.cmd_rcgr = 0x2260,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_dp_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"dp_aux_clk_src\",\n\t\t.parent_data = mmss_xo_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_dp_crypto_clk_src[] = {\n\tF(101250, P_DPLINK, 1, 5, 16),\n\tF(168750, P_DPLINK, 1, 5, 16),\n\tF(337500, P_DPLINK, 1, 5, 16),\n\t{ }\n};\n\nstatic struct clk_rcg2 dp_crypto_clk_src = {\n\t.cmd_rcgr = 0x2220,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dp_map,\n\t.freq_tbl = ftbl_dp_crypto_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"dp_crypto_clk_src\",\n\t\t.parent_data = mmss_xo_dp,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dp),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_dp_link_clk_src[] = {\n\tF(162000, P_DPLINK, 2, 0, 0),\n\tF(270000, P_DPLINK, 2, 0, 0),\n\tF(540000, P_DPLINK, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 dp_link_clk_src = {\n\t.cmd_rcgr = 0x2200,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dp_map,\n\t.freq_tbl = ftbl_dp_link_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"dp_link_clk_src\",\n\t\t.parent_data = mmss_xo_dp,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dp),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_dp_pixel_clk_src[] = {\n\tF(154000000, P_DPVCO, 1, 0, 0),\n\tF(337500000, P_DPVCO, 2, 0, 0),\n\tF(675000000, P_DPVCO, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 dp_pixel_clk_src = {\n\t.cmd_rcgr = 0x2240,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dp_map,\n\t.freq_tbl = ftbl_dp_pixel_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"dp_pixel_clk_src\",\n\t\t.parent_data = mmss_xo_dp,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dp),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_esc_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 esc0_clk_src = {\n\t.cmd_rcgr = 0x2160,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsibyte_map,\n\t.freq_tbl = ftbl_esc_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc0_clk_src\",\n\t\t.parent_data = mmss_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsibyte),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 esc1_clk_src = {\n\t.cmd_rcgr = 0x2180,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsibyte_map,\n\t.freq_tbl = ftbl_esc_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc1_clk_src\",\n\t\t.parent_data = mmss_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsibyte),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_extpclk_clk_src[] = {\n\t{ .src = P_HDMIPLL },\n\t{ }\n};\n\nstatic struct clk_rcg2 extpclk_clk_src = {\n\t.cmd_rcgr = 0x2060,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_hdmi_map,\n\t.freq_tbl = ftbl_extpclk_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"extpclk_clk_src\",\n\t\t.parent_data = mmss_xo_hdmi,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_hdmi),\n\t\t.ops = &clk_byte_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_fd_core_clk_src[] = {\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(404000000, P_MMPLL0_OUT_EVEN, 2, 0, 0),\n\tF(480000000, P_MMPLL7_OUT_EVEN, 2, 0, 0),\n\tF(576000000, P_MMPLL10_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 fd_core_clk_src = {\n\t.cmd_rcgr = 0x3b00,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_fd_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"fd_core_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_hdmi_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 hdmi_clk_src = {\n\t.cmd_rcgr = 0x2100,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_hdmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_clk_src\",\n\t\t.parent_data = mmss_xo_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_jpeg0_clk_src[] = {\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(320000000, P_MMPLL7_OUT_EVEN, 3, 0, 0),\n\tF(480000000, P_MMPLL7_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 jpeg0_clk_src = {\n\t.cmd_rcgr = 0x3500,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_jpeg0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg0_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_maxi_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(75000000, P_GPLL0_DIV, 4, 0, 0),\n\tF(171428571, P_GPLL0, 3.5, 0, 0),\n\tF(323200000, P_MMPLL0_OUT_EVEN, 2.5, 0, 0),\n\tF(406000000, P_MMPLL1_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 maxi_clk_src = {\n\t.cmd_rcgr = 0xf020,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_maxi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"maxi_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_mclk_clk_src[] = {\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(6000000, P_GPLL0_DIV, 10, 1, 5),\n\tF(8000000, P_GPLL0_DIV, 1, 2, 75),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(16666667, P_GPLL0_DIV, 2, 1, 9),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0_DIV, 1, 2, 25),\n\tF(33333333, P_GPLL0_DIV, 1, 2, 9),\n\tF(48000000, P_GPLL0, 1, 2, 25),\n\tF(66666667, P_GPLL0, 1, 2, 9),\n\t{ }\n};\n\nstatic struct clk_rcg2 mclk0_clk_src = {\n\t.cmd_rcgr = 0x3360,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk0_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk1_clk_src = {\n\t.cmd_rcgr = 0x3390,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk1_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk2_clk_src = {\n\t.cmd_rcgr = 0x33c0,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk2_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk3_clk_src = {\n\t.cmd_rcgr = 0x33f0,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk3_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_mdp_clk_src[] = {\n\tF(85714286, P_GPLL0, 7, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(171428571, P_GPLL0, 3.5, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(275000000, P_MMPLL5_OUT_EVEN, 3, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(330000000, P_MMPLL5_OUT_EVEN, 2.5, 0, 0),\n\tF(412500000, P_MMPLL5_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mdp_clk_src = {\n\t.cmd_rcgr = 0x2040,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mdp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mdp_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_vsync_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vsync_clk_src = {\n\t.cmd_rcgr = 0x2080,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_vsync_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vsync_clk_src\",\n\t\t.parent_data = mmss_xo_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ahb_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(40000000, P_GPLL0, 15, 0, 0),\n\tF(80800000, P_MMPLL0_OUT_EVEN, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ahb_clk_src = {\n\t.cmd_rcgr = 0x5000,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ahb_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_axi_clk_src[] = {\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(171428571, P_GPLL0, 3.5, 0, 0),\n\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\tF(323200000, P_MMPLL0_OUT_EVEN, 2.5, 0, 0),\n\tF(406000000, P_MMPLL0_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\n \nstatic struct clk_rcg2 axi_clk_src = {\n\t.cmd_rcgr = 0xd000,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"axi_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 pclk0_clk_src = {\n\t.cmd_rcgr = 0x2000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsi0pll_dsi1pll_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk0_clk_src\",\n\t\t.parent_data = mmss_xo_dsi0pll_dsi1pll,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsi0pll_dsi1pll),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_rcg2 pclk1_clk_src = {\n\t.cmd_rcgr = 0x2020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsi0pll_dsi1pll_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk1_clk_src\",\n\t\t.parent_data = mmss_xo_dsi0pll_dsi1pll,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsi0pll_dsi1pll),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_rot_clk_src[] = {\n\tF(171428571, P_GPLL0, 3.5, 0, 0),\n\tF(275000000, P_MMPLL5_OUT_EVEN, 3, 0, 0),\n\tF(330000000, P_MMPLL5_OUT_EVEN, 2.5, 0, 0),\n\tF(412500000, P_MMPLL5_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 rot_clk_src = {\n\t.cmd_rcgr = 0x21a0,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_rot_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"rot_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_video_core_clk_src[] = {\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(269330000, P_MMPLL0_OUT_EVEN, 3, 0, 0),\n\tF(355200000, P_MMPLL6_OUT_EVEN, 2.5, 0, 0),\n\tF(444000000, P_MMPLL6_OUT_EVEN, 2, 0, 0),\n\tF(533000000, P_MMPLL3_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_core_clk_src = {\n\t.cmd_rcgr = 0x1000,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll3_mmpll6_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_video_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"video_core_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll3_mmpll6_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll3_mmpll6_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 video_subcore0_clk_src = {\n\t.cmd_rcgr = 0x1060,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll3_mmpll6_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_video_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"video_subcore0_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll3_mmpll6_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll3_mmpll6_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 video_subcore1_clk_src = {\n\t.cmd_rcgr = 0x1080,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll3_mmpll6_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_video_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"video_subcore1_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll3_mmpll6_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll3_mmpll6_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_vfe_clk_src[] = {\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(320000000, P_MMPLL7_OUT_EVEN, 3, 0, 0),\n\tF(384000000, P_MMPLL4_OUT_EVEN, 2, 0, 0),\n\tF(404000000, P_MMPLL0_OUT_EVEN, 2, 0, 0),\n\tF(480000000, P_MMPLL7_OUT_EVEN, 2, 0, 0),\n\tF(576000000, P_MMPLL10_OUT_EVEN, 1, 0, 0),\n\tF(600000000, P_GPLL0, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vfe0_clk_src = {\n\t.cmd_rcgr = 0x3600,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_vfe_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vfe0_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 vfe1_clk_src = {\n\t.cmd_rcgr = 0x3620,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_vfe_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vfe1_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_mmpll7_mmpll10_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch misc_ahb_clk = {\n\t.halt_reg = 0x328,\n\t.hwcg_reg = 0x328,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x328,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"misc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_core_clk = {\n\t.halt_reg = 0x1028,\n\t.clkr = {\n\t\t.enable_reg = 0x1028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &video_core_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_ahb_clk = {\n\t.halt_reg = 0x1030,\n\t.hwcg_reg = 0x1030,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_axi_clk = {\n\t.halt_reg = 0x1034,\n\t.clkr = {\n\t\t.enable_reg = 0x1034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_maxi_clk = {\n\t.halt_reg = 0x1038,\n\t.clkr = {\n\t\t.enable_reg = 0x1038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_maxi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &maxi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_subcore0_clk = {\n\t.halt_reg = 0x1048,\n\t.clkr = {\n\t\t.enable_reg = 0x1048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_subcore0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &video_subcore0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_subcore1_clk = {\n\t.halt_reg = 0x104c,\n\t.clkr = {\n\t\t.enable_reg = 0x104c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_subcore1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &video_subcore1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_ahb_clk = {\n\t.halt_reg = 0x2308,\n\t.hwcg_reg = 0x2308,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2308,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_hdmi_dp_ahb_clk = {\n\t.halt_reg = 0x230c,\n\t.clkr = {\n\t\t.enable_reg = 0x230c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_hdmi_dp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_axi_clk = {\n\t.halt_reg = 0x2310,\n\t.clkr = {\n\t\t.enable_reg = 0x2310,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_pclk0_clk = {\n\t.halt_reg = 0x2314,\n\t.clkr = {\n\t\t.enable_reg = 0x2314,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pclk0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_pclk1_clk = {\n\t.halt_reg = 0x2318,\n\t.clkr = {\n\t\t.enable_reg = 0x2318,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pclk1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_mdp_clk = {\n\t.halt_reg = 0x231c,\n\t.clkr = {\n\t\t.enable_reg = 0x231c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mdp_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_mdp_lut_clk = {\n\t.halt_reg = 0x2320,\n\t.clkr = {\n\t\t.enable_reg = 0x2320,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_mdp_lut_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mdp_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_extpclk_clk = {\n\t.halt_reg = 0x2324,\n\t.clkr = {\n\t\t.enable_reg = 0x2324,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_extpclk_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &extpclk_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_vsync_clk = {\n\t.halt_reg = 0x2328,\n\t.clkr = {\n\t\t.enable_reg = 0x2328,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vsync_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_hdmi_clk = {\n\t.halt_reg = 0x2338,\n\t.clkr = {\n\t\t.enable_reg = 0x2338,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_hdmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &hdmi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte0_clk = {\n\t.halt_reg = 0x233c,\n\t.clkr = {\n\t\t.enable_reg = 0x233c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &byte0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte1_clk = {\n\t.halt_reg = 0x2340,\n\t.clkr = {\n\t\t.enable_reg = 0x2340,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &byte1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_esc0_clk = {\n\t.halt_reg = 0x2344,\n\t.clkr = {\n\t\t.enable_reg = 0x2344,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &esc0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_esc1_clk = {\n\t.halt_reg = 0x2348,\n\t.clkr = {\n\t\t.enable_reg = 0x2348,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &esc1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_rot_clk = {\n\t.halt_reg = 0x2350,\n\t.clkr = {\n\t\t.enable_reg = 0x2350,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_rot_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &rot_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_dp_link_clk = {\n\t.halt_reg = 0x2354,\n\t.clkr = {\n\t\t.enable_reg = 0x2354,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_dp_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &dp_link_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_dp_link_intf_clk = {\n\t.halt_reg = 0x2358,\n\t.clkr = {\n\t\t.enable_reg = 0x2358,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_dp_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &dp_link_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_dp_crypto_clk = {\n\t.halt_reg = 0x235c,\n\t.clkr = {\n\t\t.enable_reg = 0x235c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_dp_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &dp_crypto_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_dp_pixel_clk = {\n\t.halt_reg = 0x2360,\n\t.clkr = {\n\t\t.enable_reg = 0x2360,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_dp_pixel_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &dp_pixel_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_dp_aux_clk = {\n\t.halt_reg = 0x2364,\n\t.clkr = {\n\t\t.enable_reg = 0x2364,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_dp_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &dp_aux_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte0_intf_clk = {\n\t.halt_reg = 0x2374,\n\t.clkr = {\n\t\t.enable_reg = 0x2374,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte0_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &byte0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte1_intf_clk = {\n\t.halt_reg = 0x2378,\n\t.clkr = {\n\t\t.enable_reg = 0x2378,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte1_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &byte1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0phytimer_clk = {\n\t.halt_reg = 0x3024,\n\t.clkr = {\n\t\t.enable_reg = 0x3024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0phytimer_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1phytimer_clk = {\n\t.halt_reg = 0x3054,\n\t.clkr = {\n\t\t.enable_reg = 0x3054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1phytimer_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2phytimer_clk = {\n\t.halt_reg = 0x3084,\n\t.clkr = {\n\t\t.enable_reg = 0x3084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi2phytimer_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0_clk = {\n\t.halt_reg = 0x30b4,\n\t.clkr = {\n\t\t.enable_reg = 0x30b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0_ahb_clk = {\n\t.halt_reg = 0x30bc,\n\t.clkr = {\n\t\t.enable_reg = 0x30bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0rdi_clk = {\n\t.halt_reg = 0x30d4,\n\t.clkr = {\n\t\t.enable_reg = 0x30d4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0pix_clk = {\n\t.halt_reg = 0x30e4,\n\t.clkr = {\n\t\t.enable_reg = 0x30e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1_clk = {\n\t.halt_reg = 0x3124,\n\t.clkr = {\n\t\t.enable_reg = 0x3124,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1_ahb_clk = {\n\t.halt_reg = 0x3128,\n\t.clkr = {\n\t\t.enable_reg = 0x3128,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1rdi_clk = {\n\t.halt_reg = 0x3144,\n\t.clkr = {\n\t\t.enable_reg = 0x3144,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1pix_clk = {\n\t.halt_reg = 0x3154,\n\t.clkr = {\n\t\t.enable_reg = 0x3154,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2_clk = {\n\t.halt_reg = 0x3184,\n\t.clkr = {\n\t\t.enable_reg = 0x3184,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2_ahb_clk = {\n\t.halt_reg = 0x3188,\n\t.clkr = {\n\t\t.enable_reg = 0x3188,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2rdi_clk = {\n\t.halt_reg = 0x31a4,\n\t.clkr = {\n\t\t.enable_reg = 0x31a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2pix_clk = {\n\t.halt_reg = 0x31b4,\n\t.clkr = {\n\t\t.enable_reg = 0x31b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3_clk = {\n\t.halt_reg = 0x31e4,\n\t.clkr = {\n\t\t.enable_reg = 0x31e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3_ahb_clk = {\n\t.halt_reg = 0x31e8,\n\t.clkr = {\n\t\t.enable_reg = 0x31e8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3rdi_clk = {\n\t.halt_reg = 0x3204,\n\t.clkr = {\n\t\t.enable_reg = 0x3204,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3pix_clk = {\n\t.halt_reg = 0x3214,\n\t.clkr = {\n\t\t.enable_reg = 0x3214,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_ispif_ahb_clk = {\n\t.halt_reg = 0x3224,\n\t.clkr = {\n\t\t.enable_reg = 0x3224,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_ispif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cci_clk = {\n\t.halt_reg = 0x3344,\n\t.clkr = {\n\t\t.enable_reg = 0x3344,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cci_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &cci_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cci_ahb_clk = {\n\t.halt_reg = 0x3348,\n\t.clkr = {\n\t\t.enable_reg = 0x3348,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cci_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk0_clk = {\n\t.halt_reg = 0x3384,\n\t.clkr = {\n\t\t.enable_reg = 0x3384,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk1_clk = {\n\t.halt_reg = 0x33b4,\n\t.clkr = {\n\t\t.enable_reg = 0x33b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk2_clk = {\n\t.halt_reg = 0x33e4,\n\t.clkr = {\n\t\t.enable_reg = 0x33e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk3_clk = {\n\t.halt_reg = 0x3414,\n\t.clkr = {\n\t\t.enable_reg = 0x3414,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_top_ahb_clk = {\n\t.halt_reg = 0x3484,\n\t.clkr = {\n\t\t.enable_reg = 0x3484,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_top_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_ahb_clk = {\n\t.halt_reg = 0x348c,\n\t.clkr = {\n\t\t.enable_reg = 0x348c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_micro_ahb_clk = {\n\t.halt_reg = 0x3494,\n\t.clkr = {\n\t\t.enable_reg = 0x3494,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_micro_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg0_clk = {\n\t.halt_reg = 0x35a8,\n\t.clkr = {\n\t\t.enable_reg = 0x35a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &jpeg0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_ahb_clk = {\n\t.halt_reg = 0x35b4,\n\t.clkr = {\n\t\t.enable_reg = 0x35b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_axi_clk = {\n\t.halt_reg = 0x35b8,\n\t.clkr = {\n\t\t.enable_reg = 0x35b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe0_ahb_clk = {\n\t.halt_reg = 0x3668,\n\t.clkr = {\n\t\t.enable_reg = 0x3668,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe1_ahb_clk = {\n\t.halt_reg = 0x3678,\n\t.clkr = {\n\t\t.enable_reg = 0x3678,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe0_clk = {\n\t.halt_reg = 0x36a8,\n\t.clkr = {\n\t\t.enable_reg = 0x36a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe1_clk = {\n\t.halt_reg = 0x36ac,\n\t.clkr = {\n\t\t.enable_reg = 0x36ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_clk = {\n\t.halt_reg = 0x36b0,\n\t.clkr = {\n\t\t.enable_reg = 0x36b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &cpp_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_ahb_clk = {\n\t.halt_reg = 0x36b4,\n\t.clkr = {\n\t\t.enable_reg = 0x36b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vbif_ahb_clk = {\n\t.halt_reg = 0x36b8,\n\t.clkr = {\n\t\t.enable_reg = 0x36b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vbif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vbif_axi_clk = {\n\t.halt_reg = 0x36bc,\n\t.clkr = {\n\t\t.enable_reg = 0x36bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vbif_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_axi_clk = {\n\t.halt_reg = 0x36c4,\n\t.clkr = {\n\t\t.enable_reg = 0x36c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_vbif_ahb_clk = {\n\t.halt_reg = 0x36c8,\n\t.clkr = {\n\t\t.enable_reg = 0x36c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_vbif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi_vfe0_clk = {\n\t.halt_reg = 0x3704,\n\t.clkr = {\n\t\t.enable_reg = 0x3704,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi_vfe1_clk = {\n\t.halt_reg = 0x3714,\n\t.clkr = {\n\t\t.enable_reg = 0x3714,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe0_stream_clk = {\n\t.halt_reg = 0x3720,\n\t.clkr = {\n\t\t.enable_reg = 0x3720,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe0_stream_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe1_stream_clk = {\n\t.halt_reg = 0x3724,\n\t.clkr = {\n\t\t.enable_reg = 0x3724,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe1_stream_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cphy_csid0_clk = {\n\t.halt_reg = 0x3730,\n\t.clkr = {\n\t\t.enable_reg = 0x3730,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cphy_csid0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csiphy_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cphy_csid1_clk = {\n\t.halt_reg = 0x3734,\n\t.clkr = {\n\t\t.enable_reg = 0x3734,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cphy_csid1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csiphy_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cphy_csid2_clk = {\n\t.halt_reg = 0x3738,\n\t.clkr = {\n\t\t.enable_reg = 0x3738,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cphy_csid2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csiphy_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cphy_csid3_clk = {\n\t.halt_reg = 0x373c,\n\t.clkr = {\n\t\t.enable_reg = 0x373c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cphy_csid3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csiphy_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csiphy0_clk = {\n\t.halt_reg = 0x3740,\n\t.clkr = {\n\t\t.enable_reg = 0x3740,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csiphy0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csiphy_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csiphy1_clk = {\n\t.halt_reg = 0x3744,\n\t.clkr = {\n\t\t.enable_reg = 0x3744,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csiphy1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csiphy_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csiphy2_clk = {\n\t.halt_reg = 0x3748,\n\t.clkr = {\n\t\t.enable_reg = 0x3748,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csiphy2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csiphy_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch fd_core_clk = {\n\t.halt_reg = 0x3b68,\n\t.clkr = {\n\t\t.enable_reg = 0x3b68,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fd_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &fd_core_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch fd_core_uar_clk = {\n\t.halt_reg = 0x3b6c,\n\t.clkr = {\n\t\t.enable_reg = 0x3b6c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fd_core_uar_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &fd_core_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch fd_ahb_clk = {\n\t.halt_reg = 0x3b74,\n\t.clkr = {\n\t\t.enable_reg = 0x3b74,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fd_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mnoc_ahb_clk = {\n\t.halt_reg = 0x5024,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x5024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mnoc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch bimc_smmu_ahb_clk = {\n\t.halt_reg = 0xe004,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xe004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xe004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"bimc_smmu_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch bimc_smmu_axi_clk = {\n\t.halt_reg = 0xe008,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xe008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xe008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"bimc_smmu_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mnoc_maxi_clk = {\n\t.halt_reg = 0xf004,\n\t.clkr = {\n\t\t.enable_reg = 0xf004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mnoc_maxi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &maxi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch vmem_maxi_clk = {\n\t.halt_reg = 0xf064,\n\t.clkr = {\n\t\t.enable_reg = 0xf064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"vmem_maxi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &maxi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch vmem_ahb_clk = {\n\t.halt_reg = 0xf068,\n\t.clkr = {\n\t\t.enable_reg = 0xf068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"vmem_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct gdsc video_top_gdsc = {\n\t.gdscr = 0x1024,\n\t.pd = {\n\t\t.name = \"video_top\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc video_subcore0_gdsc = {\n\t.gdscr = 0x1040,\n\t.pd = {\n\t\t.name = \"video_subcore0\",\n\t},\n\t.parent = &video_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc video_subcore1_gdsc = {\n\t.gdscr = 0x1044,\n\t.pd = {\n\t\t.name = \"video_subcore1\",\n\t},\n\t.parent = &video_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x2304,\n\t.cxcs = (unsigned int []){ 0x2310, 0x2350, 0x231c, 0x2320 },\n\t.cxc_count = 4,\n\t.pd = {\n\t\t.name = \"mdss\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc camss_top_gdsc = {\n\t.gdscr = 0x34a0,\n\t.cxcs = (unsigned int []){ 0x35b8, 0x36c4, 0x3704, 0x3714, 0x3494,\n\t\t\t\t   0x35a8, 0x3868 },\n\t.cxc_count = 7,\n\t.pd = {\n\t\t.name = \"camss_top\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc camss_vfe0_gdsc = {\n\t.gdscr = 0x3664,\n\t.pd = {\n\t\t.name = \"camss_vfe0\",\n\t},\n\t.parent = &camss_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc camss_vfe1_gdsc = {\n\t.gdscr = 0x3674,\n\t.pd = {\n\t\t.name = \"camss_vfe1_gdsc\",\n\t},\n\t.parent = &camss_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc camss_cpp_gdsc = {\n\t.gdscr = 0x36d4,\n\t.pd = {\n\t\t.name = \"camss_cpp\",\n\t},\n\t.parent = &camss_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc bimc_smmu_gdsc = {\n\t.gdscr = 0xe020,\n\t.gds_hw_ctrl = 0xe024,\n\t.cxcs = (unsigned int []){ 0xe008 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"bimc_smmu\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct clk_regmap *mmcc_msm8998_clocks[] = {\n\t[MMPLL0] = &mmpll0.clkr,\n\t[MMPLL0_OUT_EVEN] = &mmpll0_out_even.clkr,\n\t[MMPLL1] = &mmpll1.clkr,\n\t[MMPLL1_OUT_EVEN] = &mmpll1_out_even.clkr,\n\t[MMPLL3] = &mmpll3.clkr,\n\t[MMPLL3_OUT_EVEN] = &mmpll3_out_even.clkr,\n\t[MMPLL4] = &mmpll4.clkr,\n\t[MMPLL4_OUT_EVEN] = &mmpll4_out_even.clkr,\n\t[MMPLL5] = &mmpll5.clkr,\n\t[MMPLL5_OUT_EVEN] = &mmpll5_out_even.clkr,\n\t[MMPLL6] = &mmpll6.clkr,\n\t[MMPLL6_OUT_EVEN] = &mmpll6_out_even.clkr,\n\t[MMPLL7] = &mmpll7.clkr,\n\t[MMPLL7_OUT_EVEN] = &mmpll7_out_even.clkr,\n\t[MMPLL10] = &mmpll10.clkr,\n\t[MMPLL10_OUT_EVEN] = &mmpll10_out_even.clkr,\n\t[BYTE0_CLK_SRC] = &byte0_clk_src.clkr,\n\t[BYTE1_CLK_SRC] = &byte1_clk_src.clkr,\n\t[CCI_CLK_SRC] = &cci_clk_src.clkr,\n\t[CPP_CLK_SRC] = &cpp_clk_src.clkr,\n\t[CSI0_CLK_SRC] = &csi0_clk_src.clkr,\n\t[CSI1_CLK_SRC] = &csi1_clk_src.clkr,\n\t[CSI2_CLK_SRC] = &csi2_clk_src.clkr,\n\t[CSI3_CLK_SRC] = &csi3_clk_src.clkr,\n\t[CSIPHY_CLK_SRC] = &csiphy_clk_src.clkr,\n\t[CSI0PHYTIMER_CLK_SRC] = &csi0phytimer_clk_src.clkr,\n\t[CSI1PHYTIMER_CLK_SRC] = &csi1phytimer_clk_src.clkr,\n\t[CSI2PHYTIMER_CLK_SRC] = &csi2phytimer_clk_src.clkr,\n\t[DP_AUX_CLK_SRC] = &dp_aux_clk_src.clkr,\n\t[DP_CRYPTO_CLK_SRC] = &dp_crypto_clk_src.clkr,\n\t[DP_LINK_CLK_SRC] = &dp_link_clk_src.clkr,\n\t[DP_PIXEL_CLK_SRC] = &dp_pixel_clk_src.clkr,\n\t[ESC0_CLK_SRC] = &esc0_clk_src.clkr,\n\t[ESC1_CLK_SRC] = &esc1_clk_src.clkr,\n\t[EXTPCLK_CLK_SRC] = &extpclk_clk_src.clkr,\n\t[FD_CORE_CLK_SRC] = &fd_core_clk_src.clkr,\n\t[HDMI_CLK_SRC] = &hdmi_clk_src.clkr,\n\t[JPEG0_CLK_SRC] = &jpeg0_clk_src.clkr,\n\t[MAXI_CLK_SRC] = &maxi_clk_src.clkr,\n\t[MCLK0_CLK_SRC] = &mclk0_clk_src.clkr,\n\t[MCLK1_CLK_SRC] = &mclk1_clk_src.clkr,\n\t[MCLK2_CLK_SRC] = &mclk2_clk_src.clkr,\n\t[MCLK3_CLK_SRC] = &mclk3_clk_src.clkr,\n\t[MDP_CLK_SRC] = &mdp_clk_src.clkr,\n\t[VSYNC_CLK_SRC] = &vsync_clk_src.clkr,\n\t[AHB_CLK_SRC] = &ahb_clk_src.clkr,\n\t[AXI_CLK_SRC] = &axi_clk_src.clkr,\n\t[PCLK0_CLK_SRC] = &pclk0_clk_src.clkr,\n\t[PCLK1_CLK_SRC] = &pclk1_clk_src.clkr,\n\t[ROT_CLK_SRC] = &rot_clk_src.clkr,\n\t[VIDEO_CORE_CLK_SRC] = &video_core_clk_src.clkr,\n\t[VIDEO_SUBCORE0_CLK_SRC] = &video_subcore0_clk_src.clkr,\n\t[VIDEO_SUBCORE1_CLK_SRC] = &video_subcore1_clk_src.clkr,\n\t[VFE0_CLK_SRC] = &vfe0_clk_src.clkr,\n\t[VFE1_CLK_SRC] = &vfe1_clk_src.clkr,\n\t[MISC_AHB_CLK] = &misc_ahb_clk.clkr,\n\t[VIDEO_CORE_CLK] = &video_core_clk.clkr,\n\t[VIDEO_AHB_CLK] = &video_ahb_clk.clkr,\n\t[VIDEO_AXI_CLK] = &video_axi_clk.clkr,\n\t[VIDEO_MAXI_CLK] = &video_maxi_clk.clkr,\n\t[VIDEO_SUBCORE0_CLK] = &video_subcore0_clk.clkr,\n\t[VIDEO_SUBCORE1_CLK] = &video_subcore1_clk.clkr,\n\t[MDSS_AHB_CLK] = &mdss_ahb_clk.clkr,\n\t[MDSS_HDMI_DP_AHB_CLK] = &mdss_hdmi_dp_ahb_clk.clkr,\n\t[MDSS_AXI_CLK] = &mdss_axi_clk.clkr,\n\t[MDSS_PCLK0_CLK] = &mdss_pclk0_clk.clkr,\n\t[MDSS_PCLK1_CLK] = &mdss_pclk1_clk.clkr,\n\t[MDSS_MDP_CLK] = &mdss_mdp_clk.clkr,\n\t[MDSS_MDP_LUT_CLK] = &mdss_mdp_lut_clk.clkr,\n\t[MDSS_EXTPCLK_CLK] = &mdss_extpclk_clk.clkr,\n\t[MDSS_VSYNC_CLK] = &mdss_vsync_clk.clkr,\n\t[MDSS_HDMI_CLK] = &mdss_hdmi_clk.clkr,\n\t[MDSS_BYTE0_CLK] = &mdss_byte0_clk.clkr,\n\t[MDSS_BYTE1_CLK] = &mdss_byte1_clk.clkr,\n\t[MDSS_ESC0_CLK] = &mdss_esc0_clk.clkr,\n\t[MDSS_ESC1_CLK] = &mdss_esc1_clk.clkr,\n\t[MDSS_ROT_CLK] = &mdss_rot_clk.clkr,\n\t[MDSS_DP_LINK_CLK] = &mdss_dp_link_clk.clkr,\n\t[MDSS_DP_LINK_INTF_CLK] = &mdss_dp_link_intf_clk.clkr,\n\t[MDSS_DP_CRYPTO_CLK] = &mdss_dp_crypto_clk.clkr,\n\t[MDSS_DP_PIXEL_CLK] = &mdss_dp_pixel_clk.clkr,\n\t[MDSS_DP_AUX_CLK] = &mdss_dp_aux_clk.clkr,\n\t[MDSS_BYTE0_INTF_CLK] = &mdss_byte0_intf_clk.clkr,\n\t[MDSS_BYTE1_INTF_CLK] = &mdss_byte1_intf_clk.clkr,\n\t[CAMSS_CSI0PHYTIMER_CLK] = &camss_csi0phytimer_clk.clkr,\n\t[CAMSS_CSI1PHYTIMER_CLK] = &camss_csi1phytimer_clk.clkr,\n\t[CAMSS_CSI2PHYTIMER_CLK] = &camss_csi2phytimer_clk.clkr,\n\t[CAMSS_CSI0_CLK] = &camss_csi0_clk.clkr,\n\t[CAMSS_CSI0_AHB_CLK] = &camss_csi0_ahb_clk.clkr,\n\t[CAMSS_CSI0RDI_CLK] = &camss_csi0rdi_clk.clkr,\n\t[CAMSS_CSI0PIX_CLK] = &camss_csi0pix_clk.clkr,\n\t[CAMSS_CSI1_CLK] = &camss_csi1_clk.clkr,\n\t[CAMSS_CSI1_AHB_CLK] = &camss_csi1_ahb_clk.clkr,\n\t[CAMSS_CSI1RDI_CLK] = &camss_csi1rdi_clk.clkr,\n\t[CAMSS_CSI1PIX_CLK] = &camss_csi1pix_clk.clkr,\n\t[CAMSS_CSI2_CLK] = &camss_csi2_clk.clkr,\n\t[CAMSS_CSI2_AHB_CLK] = &camss_csi2_ahb_clk.clkr,\n\t[CAMSS_CSI2RDI_CLK] = &camss_csi2rdi_clk.clkr,\n\t[CAMSS_CSI2PIX_CLK] = &camss_csi2pix_clk.clkr,\n\t[CAMSS_CSI3_CLK] = &camss_csi3_clk.clkr,\n\t[CAMSS_CSI3_AHB_CLK] = &camss_csi3_ahb_clk.clkr,\n\t[CAMSS_CSI3RDI_CLK] = &camss_csi3rdi_clk.clkr,\n\t[CAMSS_CSI3PIX_CLK] = &camss_csi3pix_clk.clkr,\n\t[CAMSS_ISPIF_AHB_CLK] = &camss_ispif_ahb_clk.clkr,\n\t[CAMSS_CCI_CLK] = &camss_cci_clk.clkr,\n\t[CAMSS_CCI_AHB_CLK] = &camss_cci_ahb_clk.clkr,\n\t[CAMSS_MCLK0_CLK] = &camss_mclk0_clk.clkr,\n\t[CAMSS_MCLK1_CLK] = &camss_mclk1_clk.clkr,\n\t[CAMSS_MCLK2_CLK] = &camss_mclk2_clk.clkr,\n\t[CAMSS_MCLK3_CLK] = &camss_mclk3_clk.clkr,\n\t[CAMSS_TOP_AHB_CLK] = &camss_top_ahb_clk.clkr,\n\t[CAMSS_AHB_CLK] = &camss_ahb_clk.clkr,\n\t[CAMSS_MICRO_AHB_CLK] = &camss_micro_ahb_clk.clkr,\n\t[CAMSS_JPEG0_CLK] = &camss_jpeg0_clk.clkr,\n\t[CAMSS_JPEG_AHB_CLK] = &camss_jpeg_ahb_clk.clkr,\n\t[CAMSS_JPEG_AXI_CLK] = &camss_jpeg_axi_clk.clkr,\n\t[CAMSS_VFE0_AHB_CLK] = &camss_vfe0_ahb_clk.clkr,\n\t[CAMSS_VFE1_AHB_CLK] = &camss_vfe1_ahb_clk.clkr,\n\t[CAMSS_VFE0_CLK] = &camss_vfe0_clk.clkr,\n\t[CAMSS_VFE1_CLK] = &camss_vfe1_clk.clkr,\n\t[CAMSS_CPP_CLK] = &camss_cpp_clk.clkr,\n\t[CAMSS_CPP_AHB_CLK] = &camss_cpp_ahb_clk.clkr,\n\t[CAMSS_VFE_VBIF_AHB_CLK] = &camss_vfe_vbif_ahb_clk.clkr,\n\t[CAMSS_VFE_VBIF_AXI_CLK] = &camss_vfe_vbif_axi_clk.clkr,\n\t[CAMSS_CPP_AXI_CLK] = &camss_cpp_axi_clk.clkr,\n\t[CAMSS_CPP_VBIF_AHB_CLK] = &camss_cpp_vbif_ahb_clk.clkr,\n\t[CAMSS_CSI_VFE0_CLK] = &camss_csi_vfe0_clk.clkr,\n\t[CAMSS_CSI_VFE1_CLK] = &camss_csi_vfe1_clk.clkr,\n\t[CAMSS_VFE0_STREAM_CLK] = &camss_vfe0_stream_clk.clkr,\n\t[CAMSS_VFE1_STREAM_CLK] = &camss_vfe1_stream_clk.clkr,\n\t[CAMSS_CPHY_CSID0_CLK] = &camss_cphy_csid0_clk.clkr,\n\t[CAMSS_CPHY_CSID1_CLK] = &camss_cphy_csid1_clk.clkr,\n\t[CAMSS_CPHY_CSID2_CLK] = &camss_cphy_csid2_clk.clkr,\n\t[CAMSS_CPHY_CSID3_CLK] = &camss_cphy_csid3_clk.clkr,\n\t[CAMSS_CSIPHY0_CLK] = &camss_csiphy0_clk.clkr,\n\t[CAMSS_CSIPHY1_CLK] = &camss_csiphy1_clk.clkr,\n\t[CAMSS_CSIPHY2_CLK] = &camss_csiphy2_clk.clkr,\n\t[FD_CORE_CLK] = &fd_core_clk.clkr,\n\t[FD_CORE_UAR_CLK] = &fd_core_uar_clk.clkr,\n\t[FD_AHB_CLK] = &fd_ahb_clk.clkr,\n\t[MNOC_AHB_CLK] = &mnoc_ahb_clk.clkr,\n\t[BIMC_SMMU_AHB_CLK] = &bimc_smmu_ahb_clk.clkr,\n\t[BIMC_SMMU_AXI_CLK] = &bimc_smmu_axi_clk.clkr,\n\t[MNOC_MAXI_CLK] = &mnoc_maxi_clk.clkr,\n\t[VMEM_MAXI_CLK] = &vmem_maxi_clk.clkr,\n\t[VMEM_AHB_CLK] = &vmem_ahb_clk.clkr,\n};\n\nstatic struct gdsc *mmcc_msm8998_gdscs[] = {\n\t[VIDEO_TOP_GDSC] = &video_top_gdsc,\n\t[VIDEO_SUBCORE0_GDSC] = &video_subcore0_gdsc,\n\t[VIDEO_SUBCORE1_GDSC] = &video_subcore1_gdsc,\n\t[MDSS_GDSC] = &mdss_gdsc,\n\t[CAMSS_TOP_GDSC] = &camss_top_gdsc,\n\t[CAMSS_VFE0_GDSC] = &camss_vfe0_gdsc,\n\t[CAMSS_VFE1_GDSC] = &camss_vfe1_gdsc,\n\t[CAMSS_CPP_GDSC] = &camss_cpp_gdsc,\n\t[BIMC_SMMU_GDSC] = &bimc_smmu_gdsc,\n};\n\nstatic const struct qcom_reset_map mmcc_msm8998_resets[] = {\n\t[SPDM_BCR] = { 0x200 },\n\t[SPDM_RM_BCR] = { 0x300 },\n\t[MISC_BCR] = { 0x320 },\n\t[VIDEO_TOP_BCR] = { 0x1020 },\n\t[THROTTLE_VIDEO_BCR] = { 0x1180 },\n\t[MDSS_BCR] = { 0x2300 },\n\t[THROTTLE_MDSS_BCR] = { 0x2460 },\n\t[CAMSS_PHY0_BCR] = { 0x3020 },\n\t[CAMSS_PHY1_BCR] = { 0x3050 },\n\t[CAMSS_PHY2_BCR] = { 0x3080 },\n\t[CAMSS_CSI0_BCR] = { 0x30b0 },\n\t[CAMSS_CSI0RDI_BCR] = { 0x30d0 },\n\t[CAMSS_CSI0PIX_BCR] = { 0x30e0 },\n\t[CAMSS_CSI1_BCR] = { 0x3120 },\n\t[CAMSS_CSI1RDI_BCR] = { 0x3140 },\n\t[CAMSS_CSI1PIX_BCR] = { 0x3150 },\n\t[CAMSS_CSI2_BCR] = { 0x3180 },\n\t[CAMSS_CSI2RDI_BCR] = { 0x31a0 },\n\t[CAMSS_CSI2PIX_BCR] = { 0x31b0 },\n\t[CAMSS_CSI3_BCR] = { 0x31e0 },\n\t[CAMSS_CSI3RDI_BCR] = { 0x3200 },\n\t[CAMSS_CSI3PIX_BCR] = { 0x3210 },\n\t[CAMSS_ISPIF_BCR] = { 0x3220 },\n\t[CAMSS_CCI_BCR] = { 0x3340 },\n\t[CAMSS_TOP_BCR] = { 0x3480 },\n\t[CAMSS_AHB_BCR] = { 0x3488 },\n\t[CAMSS_MICRO_BCR] = { 0x3490 },\n\t[CAMSS_JPEG_BCR] = { 0x35a0 },\n\t[CAMSS_VFE0_BCR] = { 0x3660 },\n\t[CAMSS_VFE1_BCR] = { 0x3670 },\n\t[CAMSS_VFE_VBIF_BCR] = { 0x36a0 },\n\t[CAMSS_CPP_TOP_BCR] = { 0x36c0 },\n\t[CAMSS_CPP_BCR] = { 0x36d0 },\n\t[CAMSS_CSI_VFE0_BCR] = { 0x3700 },\n\t[CAMSS_CSI_VFE1_BCR] = { 0x3710 },\n\t[CAMSS_FD_BCR] = { 0x3b60 },\n\t[THROTTLE_CAMSS_BCR] = { 0x3c30 },\n\t[MNOCAHB_BCR] = { 0x5020 },\n\t[MNOCAXI_BCR] = { 0xd020 },\n\t[BMIC_SMMU_BCR] = { 0xe000 },\n\t[MNOC_MAXI_BCR] = { 0xf000 },\n\t[VMEM_BCR] = { 0xf060 },\n\t[BTO_BCR] = { 0x10004 },\n};\n\nstatic const struct regmap_config mmcc_msm8998_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x10004,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc mmcc_msm8998_desc = {\n\t.config = &mmcc_msm8998_regmap_config,\n\t.clks = mmcc_msm8998_clocks,\n\t.num_clks = ARRAY_SIZE(mmcc_msm8998_clocks),\n\t.resets = mmcc_msm8998_resets,\n\t.num_resets = ARRAY_SIZE(mmcc_msm8998_resets),\n\t.gdscs = mmcc_msm8998_gdscs,\n\t.num_gdscs = ARRAY_SIZE(mmcc_msm8998_gdscs),\n};\n\nstatic const struct of_device_id mmcc_msm8998_match_table[] = {\n\t{ .compatible = \"qcom,mmcc-msm8998\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, mmcc_msm8998_match_table);\n\nstatic int mmcc_msm8998_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &mmcc_msm8998_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\treturn qcom_cc_really_probe(pdev, &mmcc_msm8998_desc, regmap);\n}\n\nstatic struct platform_driver mmcc_msm8998_driver = {\n\t.probe\t\t= mmcc_msm8998_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"mmcc-msm8998\",\n\t\t.of_match_table = mmcc_msm8998_match_table,\n\t},\n};\nmodule_platform_driver(mmcc_msm8998_driver);\n\nMODULE_DESCRIPTION(\"QCOM MMCC MSM8998 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}