/homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_L2.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_L2.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity counter_l2
-- Compiling architecture behavioral of counter_l2

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package attributes
-- Loading package std_logic_misc
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity generic_lut_unit
-- Compiling architecture behavioral of generic_lut_unit

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_b_1.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_b_1.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package attributes
-- Loading package std_logic_misc
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity ram_b_1
-- Compiling architecture behavioral of ram_b_1

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L2.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L2.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Counter_L2
-- Compiling architecture Behavioral of Counter_L2

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SinglePort_RAM.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SinglePort_RAM.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity SinglePort_RAM
-- Compiling architecture Behavioral of SinglePort_RAM

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_b_3.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_b_3.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package attributes
-- Loading package std_logic_misc
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity ram_b_3
-- Compiling architecture behavioral of ram_b_3

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_argmax.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_argmax.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity testbench_argmax
-- Compiling architecture Testbench_argmax of testbench_argmax

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/FSM.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/FSM.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity fsm
-- Compiling architecture behavioral of fsm

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_2.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_2.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package attributes
-- Loading package std_logic_misc
-- Loading package utils_pkg
-- Compiling entity ram_w_2
-- Compiling architecture behavioral of ram_w_2

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Arg_el.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Arg_el.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Arg_el
-- Compiling architecture Behavioral of Arg_el

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/CreateWord.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/CreateWord.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity createword
-- Compiling architecture behavioral of createword

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_MNIST_FCNN.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_MNIST_FCNN.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity testbench_MNIST_FCNN
-- Compiling architecture Behavioral of testbench_MNIST_FCNN
-- Loading entity FCNN_top_unit

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/CreateWord.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/CreateWord.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity CreateWord
-- Compiling architecture Behavioral of CreateWord

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_1.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity Ram_b_1
-- Compiling architecture Behavioral of Ram_b_1

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/testbench_argmax.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/testbench_argmax.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity testbench_argmax
-- Compiling architecture testbench_argmax of testbench_argmax

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_I_0.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_I_0.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity counter_clean
-- Compiling architecture behavioral of counter_clean

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_3.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_3.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity Ram_b_3
-- Compiling architecture Behavioral of Ram_b_3

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/NeuronCombinator.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/NeuronCombinator.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity NeuronCombinator
-- Compiling architecture Behavioral of NeuronCombinator

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/DualPort_RAM.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/DualPort_RAM.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package attributes
-- Loading package std_logic_misc
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity dualport_ram
-- Compiling architecture rtl of dualport_ram

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_2.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_2.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package utils_pkg
-- Compiling entity Ram_W_2
-- Compiling architecture Behavioral of Ram_W_2

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L2.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L2.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SubNeurone_l2
-- Compiling architecture Behavioral of SubNeurone_l2

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/utils_pkg.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/utils_pkg.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package attributes
-- Loading package std_logic_misc
-- Loading package textio
-- Loading package std_logic_textio
-- Compiling package utils_pkg
-- Compiling package body utils_pkg
-- Loading package utils_pkg

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/RegWLoad.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/RegWLoad.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegWEn
-- Compiling architecture Behavioral of RegWEn

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity subneurone_l2
-- Compiling architecture behavioral of subneurone_l2

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_L1.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_L1.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity counter_l1
-- Compiling architecture behavioral of counter_l1

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Argmax.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Argmax.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Argmax
-- Compiling architecture Behavioral of Argmax

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/NeuronCombinator.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/NeuronCombinator.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity neuroncombinator
-- Compiling architecture behavioral of neuroncombinator

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/SinglePort_RAM.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/SinglePort_RAM.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package attributes
-- Loading package std_logic_misc
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity singleport_ram
-- Compiling architecture behavioral of singleport_ram

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/testbench_createword.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/testbench_createword.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity testbench_createword
-- Compiling architecture testbench_createword of testbench_createword

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L1.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Counter_L1
-- Compiling architecture Behavioral of Counter_L1

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Arg_el.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Arg_el.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity arg_el
-- Compiling architecture behavioral of arg_el

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_b_2.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_b_2.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package attributes
-- Loading package std_logic_misc
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity ram_b_2
-- Compiling architecture behavioral of ram_b_2

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L3.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L3.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Counter_L3
-- Compiling architecture Behavioral of Counter_L3

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Acc.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Acc.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Acc
-- Compiling architecture Behavioral of Acc

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/RegWLoad.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/RegWLoad.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity regwen
-- Compiling architecture behavioral of regwen

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_1.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_1.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package attributes
-- Loading package std_logic_misc
-- Loading package utils_pkg
-- Compiling entity ram_w_1
-- Compiling architecture behavioral of ram_w_1

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/DualPort_RAM.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/DualPort_RAM.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity DualPort_RAM
-- Compiling architecture rtl of DualPort_RAM

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_3.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_3.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package attributes
-- Loading package std_logic_misc
-- Loading package utils_pkg
-- Compiling entity ram_w_3
-- Compiling architecture behavioral of ram_w_3

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Counter.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Counter.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity counter
-- Compiling architecture behavioral of counter

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/testbench_Ram_3.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/testbench_Ram_3.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity testbench_ram_w_3
-- Compiling architecture tb_ram_3 of testbench_ram_w_3

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/ShiftReg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/ShiftReg.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ShiftReg_0
-- Compiling architecture Behavioral of ShiftReg_0

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_2.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_2.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity Ram_b_2
-- Compiling architecture Behavioral of Ram_b_2

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_fsm.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_fsm.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity testbench_fsm
-- Compiling architecture tb_fsm of testbench_fsm

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/FSM.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/FSM.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FSM
-- Compiling architecture Behavioral of FSM

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_1.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package utils_pkg
-- Compiling entity Ram_W_1
-- Compiling architecture Behavioral of Ram_W_1

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/ShiftReg.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/ShiftReg.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity shiftreg_0
-- Compiling architecture behavioral of shiftreg_0

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_createword.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_createword.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity testbench_createword
-- Compiling architecture Testbench_createword of testbench_createword

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/testbench_fsm.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/testbench_fsm.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity testbench_fsm
-- Compiling architecture tb_fsm of testbench_fsm

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Counter
-- Compiling architecture Behavioral of Counter

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/generic_LUT_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/generic_LUT_unit.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity generic_LUT_unit
-- Compiling architecture Behavioral of generic_LUT_unit

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_3.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_3.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package utils_pkg
-- Compiling entity Ram_W_3
-- Compiling architecture Behavioral of Ram_W_3

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/testbench_MNIST_FCNN.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/testbench_MNIST_FCNN.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package math_real
-- Loading package attributes
-- Loading package std_logic_misc
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package utils_pkg
-- Compiling entity testbench_mnist_fcnn
-- Compiling architecture behavioral of testbench_mnist_fcnn
-- Loading entity fcnn_top_unit

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_Ram_3.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_Ram_3.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity testbench_Ram_W_3
-- Compiling architecture tb_ram_3 of testbench_Ram_W_3

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/utils_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/utils_pkg.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_textio
-- Compiling package utils_pkg
-- Compiling package body utils_pkg
-- Loading package utils_pkg

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L1.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SubNeurone_l1
-- Compiling architecture Behavioral of SubNeurone_l1

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Acc.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Acc.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity acc
-- Compiling architecture behavioral of acc

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Argmax.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/Argmax.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity argmax
-- Compiling architecture behavioral of argmax

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L3.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L3.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SubNeurone_l3
-- Compiling architecture Behavioral of SubNeurone_l3

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity subneurone_l1
-- Compiling architecture behavioral of subneurone_l1

} {} {}} /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd {1 {vcom -work work -2002 -explicit -vopt /homes/plcamill/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd
Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity subneurone_l3
-- Compiling architecture behavioral of subneurone_l3

} {} {}} C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_I_0.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_I_0.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Counter_Clean
-- Compiling architecture Behavioral of Counter_Clean

} {} {}}
