Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 28 00:35:15 2019
| Host         : DESKTOP-JLUE0MA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     89.228        0.000                      0                   63        0.263        0.000                      0                   63       49.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysClk  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             89.228        0.000                      0                   63        0.263        0.000                      0                   63       49.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack       89.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.228ns  (required time - arrival time)
  Source:                 Px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pbitmask_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.743ns  (logic 3.826ns (35.614%)  route 6.917ns (64.386%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 104.714 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  Px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Px_reg[0]/Q
                         net (fo=2, routed)           0.643     6.179    Px[0]
    SLICE_X7Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  Pmindist[3]_i_13/O
                         net (fo=1, routed)           0.000     6.303    Pmindist[3]_i_13_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.550 r  Pmindist_reg[3]_i_5/O[0]
                         net (fo=8, routed)           2.242     8.792    L3[0]
    SLICE_X7Y135         LUT5 (Prop_lut5_I1_O)        0.299     9.091 r  Pmindist[3]_i_2/O
                         net (fo=2, routed)           0.523     9.614    L00_in[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.999 r  Pmindist_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    Pmindist_reg[3]_i_1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.255 r  Pmindist_reg[7]_i_1/O[2]
                         net (fo=5, routed)           0.782    11.038    L[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.302    11.340 r  Pmindist[8]_i_18/O
                         net (fo=1, routed)           0.000    11.340    Pmindist[8]_i_18_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.741 r  Pmindist_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.741    Pmindist_reg[8]_i_5_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.012 r  Pmindist_reg[8]_i_3/CO[0]
                         net (fo=8, routed)           1.034    13.046    ltOp
    SLICE_X3Y132         LUT5 (Prop_lut5_I1_O)        0.399    13.445 r  Pbitmask[5]_i_5/O
                         net (fo=8, routed)           1.001    14.446    Pbitmask[5]_i_5_n_0
    SLICE_X5Y132         LUT5 (Prop_lut5_I4_O)        0.360    14.806 r  Pbitmask[7]_i_3/O
                         net (fo=1, routed)           0.691    15.497    Pbitmask[7]_i_3_n_0
    SLICE_X4Y132         LUT6 (Prop_lut6_I4_O)        0.326    15.823 r  Pbitmask[7]_i_1/O
                         net (fo=1, routed)           0.000    15.823    Pbitmask[7]_i_1_n_0
    SLICE_X4Y132         FDSE                                         r  Pbitmask_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.723   104.714    i_clk_IBUF_BUFG
    SLICE_X4Y132         FDSE                                         r  Pbitmask_reg[7]/C
                         clock pessimism              0.340   105.055    
                         clock uncertainty           -0.035   105.019    
    SLICE_X4Y132         FDSE (Setup_fdse_C_D)        0.031   105.050    Pbitmask_reg[7]
  -------------------------------------------------------------------
                         required time                        105.050    
                         arrival time                         -15.823    
  -------------------------------------------------------------------
                         slack                                 89.228    

Slack (MET) :             89.606ns  (required time - arrival time)
  Source:                 Px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pbitmask_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 3.362ns (32.433%)  route 7.004ns (67.567%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  Px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Px_reg[0]/Q
                         net (fo=2, routed)           0.643     6.179    Px[0]
    SLICE_X7Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  Pmindist[3]_i_13/O
                         net (fo=1, routed)           0.000     6.303    Pmindist[3]_i_13_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.550 r  Pmindist_reg[3]_i_5/O[0]
                         net (fo=8, routed)           2.242     8.792    L3[0]
    SLICE_X7Y135         LUT5 (Prop_lut5_I1_O)        0.299     9.091 r  Pmindist[3]_i_2/O
                         net (fo=2, routed)           0.523     9.614    L00_in[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.999 r  Pmindist_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    Pmindist_reg[3]_i_1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.255 r  Pmindist_reg[7]_i_1/O[2]
                         net (fo=5, routed)           0.782    11.038    L[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.302    11.340 r  Pmindist[8]_i_18/O
                         net (fo=1, routed)           0.000    11.340    Pmindist[8]_i_18_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.741 r  Pmindist_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.741    Pmindist_reg[8]_i_5_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.012 r  Pmindist_reg[8]_i_3/CO[0]
                         net (fo=8, routed)           1.331    13.343    ltOp
    SLICE_X4Y132         LUT5 (Prop_lut5_I0_O)        0.373    13.716 r  Pbitmask[1]_i_2/O
                         net (fo=3, routed)           0.833    14.548    Pbitmask[1]_i_2_n_0
    SLICE_X4Y133         LUT6 (Prop_lut6_I3_O)        0.124    14.672 r  Pbitmask[5]_i_2/O
                         net (fo=1, routed)           0.650    15.322    Nbitmask[5]
    SLICE_X4Y133         LUT6 (Prop_lut6_I0_O)        0.124    15.446 r  Pbitmask[5]_i_1/O
                         net (fo=1, routed)           0.000    15.446    Pbitmask[5]_i_1_n_0
    SLICE_X4Y133         FDSE                                         r  Pbitmask_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.724   104.715    i_clk_IBUF_BUFG
    SLICE_X4Y133         FDSE                                         r  Pbitmask_reg[5]/C
                         clock pessimism              0.340   105.056    
                         clock uncertainty           -0.035   105.020    
    SLICE_X4Y133         FDSE (Setup_fdse_C_D)        0.031   105.051    Pbitmask_reg[5]
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -15.446    
  -------------------------------------------------------------------
                         slack                                 89.606    

Slack (MET) :             89.697ns  (required time - arrival time)
  Source:                 Px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pbitmask_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.259ns  (logic 3.596ns (35.054%)  route 6.663ns (64.946%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  Px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Px_reg[0]/Q
                         net (fo=2, routed)           0.643     6.179    Px[0]
    SLICE_X7Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  Pmindist[3]_i_13/O
                         net (fo=1, routed)           0.000     6.303    Pmindist[3]_i_13_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.550 r  Pmindist_reg[3]_i_5/O[0]
                         net (fo=8, routed)           2.242     8.792    L3[0]
    SLICE_X7Y135         LUT5 (Prop_lut5_I1_O)        0.299     9.091 r  Pmindist[3]_i_2/O
                         net (fo=2, routed)           0.523     9.614    L00_in[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.999 r  Pmindist_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    Pmindist_reg[3]_i_1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.255 r  Pmindist_reg[7]_i_1/O[2]
                         net (fo=5, routed)           0.782    11.038    L[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.302    11.340 r  Pmindist[8]_i_18/O
                         net (fo=1, routed)           0.000    11.340    Pmindist[8]_i_18_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.741 r  Pmindist_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.741    Pmindist_reg[8]_i_5_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.012 r  Pmindist_reg[8]_i_3/CO[0]
                         net (fo=8, routed)           1.034    13.046    ltOp
    SLICE_X3Y132         LUT5 (Prop_lut5_I1_O)        0.399    13.445 r  Pbitmask[5]_i_5/O
                         net (fo=8, routed)           0.857    14.302    Pbitmask[5]_i_5_n_0
    SLICE_X2Y133         LUT5 (Prop_lut5_I4_O)        0.332    14.634 r  Pbitmask[3]_i_3/O
                         net (fo=1, routed)           0.581    15.214    Pbitmask[3]_i_3_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I4_O)        0.124    15.338 r  Pbitmask[3]_i_1/O
                         net (fo=1, routed)           0.000    15.338    Pbitmask[3]_i_1_n_0
    SLICE_X1Y132         FDSE                                         r  Pbitmask_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.724   104.715    i_clk_IBUF_BUFG
    SLICE_X1Y132         FDSE                                         r  Pbitmask_reg[3]/C
                         clock pessimism              0.326   105.042    
                         clock uncertainty           -0.035   105.006    
    SLICE_X1Y132         FDSE (Setup_fdse_C_D)        0.029   105.035    Pbitmask_reg[3]
  -------------------------------------------------------------------
                         required time                        105.035    
                         arrival time                         -15.338    
  -------------------------------------------------------------------
                         slack                                 89.697    

Slack (MET) :             89.734ns  (required time - arrival time)
  Source:                 Px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pbitmask_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.237ns  (logic 3.826ns (37.374%)  route 6.411ns (62.626%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  Px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Px_reg[0]/Q
                         net (fo=2, routed)           0.643     6.179    Px[0]
    SLICE_X7Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  Pmindist[3]_i_13/O
                         net (fo=1, routed)           0.000     6.303    Pmindist[3]_i_13_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.550 r  Pmindist_reg[3]_i_5/O[0]
                         net (fo=8, routed)           2.242     8.792    L3[0]
    SLICE_X7Y135         LUT5 (Prop_lut5_I1_O)        0.299     9.091 r  Pmindist[3]_i_2/O
                         net (fo=2, routed)           0.523     9.614    L00_in[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.999 r  Pmindist_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    Pmindist_reg[3]_i_1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.255 r  Pmindist_reg[7]_i_1/O[2]
                         net (fo=5, routed)           0.782    11.038    L[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.302    11.340 r  Pmindist[8]_i_18/O
                         net (fo=1, routed)           0.000    11.340    Pmindist[8]_i_18_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.741 r  Pmindist_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.741    Pmindist_reg[8]_i_5_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.012 r  Pmindist_reg[8]_i_3/CO[0]
                         net (fo=8, routed)           1.034    13.046    ltOp
    SLICE_X3Y132         LUT5 (Prop_lut5_I1_O)        0.399    13.445 r  Pbitmask[5]_i_5/O
                         net (fo=8, routed)           0.857    14.302    Pbitmask[5]_i_5_n_0
    SLICE_X2Y133         LUT5 (Prop_lut5_I4_O)        0.358    14.660 r  Pbitmask[6]_i_4/O
                         net (fo=1, routed)           0.329    14.989    Pbitmask[6]_i_4_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.328    15.317 r  Pbitmask[6]_i_1/O
                         net (fo=1, routed)           0.000    15.317    Pbitmask[6]_i_1_n_0
    SLICE_X4Y134         FDSE                                         r  Pbitmask_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.725   104.716    i_clk_IBUF_BUFG
    SLICE_X4Y134         FDSE                                         r  Pbitmask_reg[6]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X4Y134         FDSE (Setup_fdse_C_D)        0.029   105.050    Pbitmask_reg[6]
  -------------------------------------------------------------------
                         required time                        105.050    
                         arrival time                         -15.317    
  -------------------------------------------------------------------
                         slack                                 89.734    

Slack (MET) :             89.818ns  (required time - arrival time)
  Source:                 Px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pbitmask_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.152ns  (logic 3.799ns (37.421%)  route 6.353ns (62.579%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  Px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Px_reg[0]/Q
                         net (fo=2, routed)           0.643     6.179    Px[0]
    SLICE_X7Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  Pmindist[3]_i_13/O
                         net (fo=1, routed)           0.000     6.303    Pmindist[3]_i_13_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.550 r  Pmindist_reg[3]_i_5/O[0]
                         net (fo=8, routed)           2.242     8.792    L3[0]
    SLICE_X7Y135         LUT5 (Prop_lut5_I1_O)        0.299     9.091 r  Pmindist[3]_i_2/O
                         net (fo=2, routed)           0.523     9.614    L00_in[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.999 r  Pmindist_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    Pmindist_reg[3]_i_1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.255 r  Pmindist_reg[7]_i_1/O[2]
                         net (fo=5, routed)           0.782    11.038    L[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.302    11.340 r  Pmindist[8]_i_18/O
                         net (fo=1, routed)           0.000    11.340    Pmindist[8]_i_18_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.741 r  Pmindist_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.741    Pmindist_reg[8]_i_5_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.012 r  Pmindist_reg[8]_i_3/CO[0]
                         net (fo=8, routed)           1.034    13.046    ltOp
    SLICE_X3Y132         LUT5 (Prop_lut5_I1_O)        0.399    13.445 r  Pbitmask[5]_i_5/O
                         net (fo=8, routed)           0.459    13.904    Pbitmask[5]_i_5_n_0
    SLICE_X5Y133         LUT5 (Prop_lut5_I4_O)        0.327    14.231 r  Pbitmask[1]_i_3/O
                         net (fo=1, routed)           0.669    14.900    Pbitmask[1]_i_3_n_0
    SLICE_X5Y133         LUT6 (Prop_lut6_I4_O)        0.332    15.232 r  Pbitmask[1]_i_1/O
                         net (fo=1, routed)           0.000    15.232    Pbitmask[1]_i_1_n_0
    SLICE_X5Y133         FDSE                                         r  Pbitmask_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.724   104.715    i_clk_IBUF_BUFG
    SLICE_X5Y133         FDSE                                         r  Pbitmask_reg[1]/C
                         clock pessimism              0.340   105.056    
                         clock uncertainty           -0.035   105.020    
    SLICE_X5Y133         FDSE (Setup_fdse_C_D)        0.029   105.049    Pbitmask_reg[1]
  -------------------------------------------------------------------
                         required time                        105.049    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                 89.818    

Slack (MET) :             90.141ns  (required time - arrival time)
  Source:                 Px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pbitmask_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.830ns  (logic 3.592ns (36.542%)  route 6.238ns (63.458%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 104.714 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  Px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Px_reg[0]/Q
                         net (fo=2, routed)           0.643     6.179    Px[0]
    SLICE_X7Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  Pmindist[3]_i_13/O
                         net (fo=1, routed)           0.000     6.303    Pmindist[3]_i_13_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.550 r  Pmindist_reg[3]_i_5/O[0]
                         net (fo=8, routed)           2.242     8.792    L3[0]
    SLICE_X7Y135         LUT5 (Prop_lut5_I1_O)        0.299     9.091 r  Pmindist[3]_i_2/O
                         net (fo=2, routed)           0.523     9.614    L00_in[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.999 r  Pmindist_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    Pmindist_reg[3]_i_1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.255 r  Pmindist_reg[7]_i_1/O[2]
                         net (fo=5, routed)           0.782    11.038    L[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.302    11.340 r  Pmindist[8]_i_18/O
                         net (fo=1, routed)           0.000    11.340    Pmindist[8]_i_18_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.741 r  Pmindist_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.741    Pmindist_reg[8]_i_5_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.012 r  Pmindist_reg[8]_i_3/CO[0]
                         net (fo=8, routed)           1.331    13.343    ltOp
    SLICE_X4Y132         LUT3 (Prop_lut3_I2_O)        0.401    13.744 r  Pbitmask[0]_i_3/O
                         net (fo=1, routed)           0.436    14.180    Pbitmask[0]_i_3_n_0
    SLICE_X4Y132         LUT6 (Prop_lut6_I2_O)        0.326    14.506 r  Pbitmask[0]_i_2/O
                         net (fo=1, routed)           0.280    14.786    Pbitmask[0]_i_2_n_0
    SLICE_X4Y132         LUT6 (Prop_lut6_I0_O)        0.124    14.910 r  Pbitmask[0]_i_1/O
                         net (fo=1, routed)           0.000    14.910    Pbitmask[0]_i_1_n_0
    SLICE_X4Y132         FDSE                                         r  Pbitmask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.723   104.714    i_clk_IBUF_BUFG
    SLICE_X4Y132         FDSE                                         r  Pbitmask_reg[0]/C
                         clock pessimism              0.340   105.055    
                         clock uncertainty           -0.035   105.019    
    SLICE_X4Y132         FDSE (Setup_fdse_C_D)        0.031   105.050    Pbitmask_reg[0]
  -------------------------------------------------------------------
                         required time                        105.050    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                 90.141    

Slack (MET) :             90.185ns  (required time - arrival time)
  Source:                 Px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pmindist_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.553ns  (logic 3.114ns (32.598%)  route 6.439ns (67.402%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  Px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Px_reg[0]/Q
                         net (fo=2, routed)           0.643     6.179    Px[0]
    SLICE_X7Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  Pmindist[3]_i_13/O
                         net (fo=1, routed)           0.000     6.303    Pmindist[3]_i_13_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.550 r  Pmindist_reg[3]_i_5/O[0]
                         net (fo=8, routed)           2.242     8.792    L3[0]
    SLICE_X7Y135         LUT5 (Prop_lut5_I1_O)        0.299     9.091 r  Pmindist[3]_i_2/O
                         net (fo=2, routed)           0.523     9.614    L00_in[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.999 r  Pmindist_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    Pmindist_reg[3]_i_1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.255 r  Pmindist_reg[7]_i_1/O[2]
                         net (fo=5, routed)           0.782    11.038    L[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.302    11.340 r  Pmindist[8]_i_18/O
                         net (fo=1, routed)           0.000    11.340    Pmindist[8]_i_18_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.741 r  Pmindist_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.741    Pmindist_reg[8]_i_5_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.012 r  Pmindist_reg[8]_i_3/CO[0]
                         net (fo=8, routed)           1.156    13.168    ltOp
    SLICE_X5Y132         LUT6 (Prop_lut6_I2_O)        0.373    13.541 r  Pmindist[8]_i_1/O
                         net (fo=9, routed)           1.091    14.632    Nmindist
    SLICE_X7Y136         FDSE                                         r  Pmindist_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726   104.717    i_clk_IBUF_BUFG
    SLICE_X7Y136         FDSE                                         r  Pmindist_reg[0]/C
                         clock pessimism              0.340   105.058    
                         clock uncertainty           -0.035   105.022    
    SLICE_X7Y136         FDSE (Setup_fdse_C_CE)      -0.205   104.817    Pmindist_reg[0]
  -------------------------------------------------------------------
                         required time                        104.817    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 90.185    

Slack (MET) :             90.185ns  (required time - arrival time)
  Source:                 Px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pmindist_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.553ns  (logic 3.114ns (32.598%)  route 6.439ns (67.402%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  Px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Px_reg[0]/Q
                         net (fo=2, routed)           0.643     6.179    Px[0]
    SLICE_X7Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  Pmindist[3]_i_13/O
                         net (fo=1, routed)           0.000     6.303    Pmindist[3]_i_13_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.550 r  Pmindist_reg[3]_i_5/O[0]
                         net (fo=8, routed)           2.242     8.792    L3[0]
    SLICE_X7Y135         LUT5 (Prop_lut5_I1_O)        0.299     9.091 r  Pmindist[3]_i_2/O
                         net (fo=2, routed)           0.523     9.614    L00_in[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.999 r  Pmindist_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    Pmindist_reg[3]_i_1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.255 r  Pmindist_reg[7]_i_1/O[2]
                         net (fo=5, routed)           0.782    11.038    L[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.302    11.340 r  Pmindist[8]_i_18/O
                         net (fo=1, routed)           0.000    11.340    Pmindist[8]_i_18_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.741 r  Pmindist_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.741    Pmindist_reg[8]_i_5_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.012 r  Pmindist_reg[8]_i_3/CO[0]
                         net (fo=8, routed)           1.156    13.168    ltOp
    SLICE_X5Y132         LUT6 (Prop_lut6_I2_O)        0.373    13.541 r  Pmindist[8]_i_1/O
                         net (fo=9, routed)           1.091    14.632    Nmindist
    SLICE_X7Y136         FDSE                                         r  Pmindist_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726   104.717    i_clk_IBUF_BUFG
    SLICE_X7Y136         FDSE                                         r  Pmindist_reg[1]/C
                         clock pessimism              0.340   105.058    
                         clock uncertainty           -0.035   105.022    
    SLICE_X7Y136         FDSE (Setup_fdse_C_CE)      -0.205   104.817    Pmindist_reg[1]
  -------------------------------------------------------------------
                         required time                        104.817    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 90.185    

Slack (MET) :             90.185ns  (required time - arrival time)
  Source:                 Px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pmindist_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.553ns  (logic 3.114ns (32.598%)  route 6.439ns (67.402%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  Px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Px_reg[0]/Q
                         net (fo=2, routed)           0.643     6.179    Px[0]
    SLICE_X7Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  Pmindist[3]_i_13/O
                         net (fo=1, routed)           0.000     6.303    Pmindist[3]_i_13_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.550 r  Pmindist_reg[3]_i_5/O[0]
                         net (fo=8, routed)           2.242     8.792    L3[0]
    SLICE_X7Y135         LUT5 (Prop_lut5_I1_O)        0.299     9.091 r  Pmindist[3]_i_2/O
                         net (fo=2, routed)           0.523     9.614    L00_in[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.999 r  Pmindist_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    Pmindist_reg[3]_i_1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.255 r  Pmindist_reg[7]_i_1/O[2]
                         net (fo=5, routed)           0.782    11.038    L[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.302    11.340 r  Pmindist[8]_i_18/O
                         net (fo=1, routed)           0.000    11.340    Pmindist[8]_i_18_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.741 r  Pmindist_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.741    Pmindist_reg[8]_i_5_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.012 r  Pmindist_reg[8]_i_3/CO[0]
                         net (fo=8, routed)           1.156    13.168    ltOp
    SLICE_X5Y132         LUT6 (Prop_lut6_I2_O)        0.373    13.541 r  Pmindist[8]_i_1/O
                         net (fo=9, routed)           1.091    14.632    Nmindist
    SLICE_X7Y136         FDSE                                         r  Pmindist_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726   104.717    i_clk_IBUF_BUFG
    SLICE_X7Y136         FDSE                                         r  Pmindist_reg[2]/C
                         clock pessimism              0.340   105.058    
                         clock uncertainty           -0.035   105.022    
    SLICE_X7Y136         FDSE (Setup_fdse_C_CE)      -0.205   104.817    Pmindist_reg[2]
  -------------------------------------------------------------------
                         required time                        104.817    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 90.185    

Slack (MET) :             90.185ns  (required time - arrival time)
  Source:                 Px_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pmindist_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.553ns  (logic 3.114ns (32.598%)  route 6.439ns (67.402%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X7Y133         FDRE                                         r  Px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Px_reg[0]/Q
                         net (fo=2, routed)           0.643     6.179    Px[0]
    SLICE_X7Y132         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  Pmindist[3]_i_13/O
                         net (fo=1, routed)           0.000     6.303    Pmindist[3]_i_13_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.550 r  Pmindist_reg[3]_i_5/O[0]
                         net (fo=8, routed)           2.242     8.792    L3[0]
    SLICE_X7Y135         LUT5 (Prop_lut5_I1_O)        0.299     9.091 r  Pmindist[3]_i_2/O
                         net (fo=2, routed)           0.523     9.614    L00_in[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.999 r  Pmindist_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    Pmindist_reg[3]_i_1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.255 r  Pmindist_reg[7]_i_1/O[2]
                         net (fo=5, routed)           0.782    11.038    L[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.302    11.340 r  Pmindist[8]_i_18/O
                         net (fo=1, routed)           0.000    11.340    Pmindist[8]_i_18_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.741 r  Pmindist_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.741    Pmindist_reg[8]_i_5_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.012 r  Pmindist_reg[8]_i_3/CO[0]
                         net (fo=8, routed)           1.156    13.168    ltOp
    SLICE_X5Y132         LUT6 (Prop_lut6_I2_O)        0.373    13.541 r  Pmindist[8]_i_1/O
                         net (fo=9, routed)           1.091    14.632    Nmindist
    SLICE_X7Y136         FDSE                                         r  Pmindist_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726   104.717    i_clk_IBUF_BUFG
    SLICE_X7Y136         FDSE                                         r  Pmindist_reg[3]/C
                         clock pessimism              0.340   105.058    
                         clock uncertainty           -0.035   105.022    
    SLICE_X7Y136         FDSE (Setup_fdse_C_CE)      -0.205   104.817    Pmindist_reg[3]
  -------------------------------------------------------------------
                         required time                        104.817    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 90.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Pbitmask_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pbitmask_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X5Y133         FDSE                                         r  Pbitmask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDSE (Prop_fdse_C_Q)         0.141     1.727 r  Pbitmask_reg[1]/Q
                         net (fo=3, routed)           0.168     1.895    Pbitmask[1]
    SLICE_X5Y133         LUT6 (Prop_lut6_I5_O)        0.045     1.940 r  Pbitmask[1]_i_1/O
                         net (fo=1, routed)           0.000     1.940    Pbitmask[1]_i_1_n_0
    SLICE_X5Y133         FDSE                                         r  Pbitmask_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.921     2.110    i_clk_IBUF_BUFG
    SLICE_X5Y133         FDSE                                         r  Pbitmask_reg[1]/C
                         clock pessimism             -0.524     1.586    
    SLICE_X5Y133         FDSE (Hold_fdse_C_D)         0.091     1.677    Pbitmask_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Pbitmask_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pbitmask_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X1Y132         FDSE                                         r  Pbitmask_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDSE (Prop_fdse_C_Q)         0.141     1.727 r  Pbitmask_reg[3]/Q
                         net (fo=3, routed)           0.179     1.906    Pbitmask[3]
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.045     1.951 r  Pbitmask[3]_i_1/O
                         net (fo=1, routed)           0.000     1.951    Pbitmask[3]_i_1_n_0
    SLICE_X1Y132         FDSE                                         r  Pbitmask_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.921     2.110    i_clk_IBUF_BUFG
    SLICE_X1Y132         FDSE                                         r  Pbitmask_reg[3]/C
                         clock pessimism             -0.524     1.586    
    SLICE_X1Y132         FDSE (Hold_fdse_C_D)         0.091     1.677    Pbitmask_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 Pcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.005%)  route 0.215ns (53.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  Pcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  Pcounter_reg[2]/Q
                         net (fo=31, routed)          0.215     1.943    Pcounter[2]
    SLICE_X3Y133         LUT5 (Prop_lut5_I2_O)        0.042     1.985 r  Pcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.985    Pcounter[3]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  Pcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.922     2.111    i_clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  Pcounter_reg[3]/C
                         clock pessimism             -0.524     1.587    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.107     1.694    Pcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Pbitmask_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pbitmask_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X4Y134         FDSE                                         r  Pbitmask_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDSE (Prop_fdse_C_Q)         0.141     1.728 r  Pbitmask_reg[6]/Q
                         net (fo=4, routed)           0.197     1.925    Pbitmask[6]
    SLICE_X4Y134         LUT6 (Prop_lut6_I5_O)        0.045     1.970 r  Pbitmask[6]_i_1/O
                         net (fo=1, routed)           0.000     1.970    Pbitmask[6]_i_1_n_0
    SLICE_X4Y134         FDSE                                         r  Pbitmask_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.922     2.111    i_clk_IBUF_BUFG
    SLICE_X4Y134         FDSE                                         r  Pbitmask_reg[6]/C
                         clock pessimism             -0.524     1.587    
    SLICE_X4Y134         FDSE (Hold_fdse_C_D)         0.091     1.678    Pbitmask_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Pbitmask_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pbitmask_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X4Y133         FDSE                                         r  Pbitmask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.141     1.727 r  Pbitmask_reg[4]/Q
                         net (fo=4, routed)           0.197     1.924    Pbitmask[4]
    SLICE_X4Y133         LUT6 (Prop_lut6_I5_O)        0.045     1.969 r  Pbitmask[4]_i_1/O
                         net (fo=1, routed)           0.000     1.969    Pbitmask[4]_i_1_n_0
    SLICE_X4Y133         FDSE                                         r  Pbitmask_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.921     2.110    i_clk_IBUF_BUFG
    SLICE_X4Y133         FDSE                                         r  Pbitmask_reg[4]/C
                         clock pessimism             -0.524     1.586    
    SLICE_X4Y133         FDSE (Hold_fdse_C_D)         0.091     1.677    Pbitmask_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 Pcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.410%)  route 0.215ns (53.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  Pcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  Pcounter_reg[2]/Q
                         net (fo=31, routed)          0.215     1.943    Pcounter[2]
    SLICE_X3Y133         LUT4 (Prop_lut4_I1_O)        0.045     1.988 r  Pcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.988    Pcounter[2]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  Pcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.922     2.111    i_clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  Pcounter_reg[2]/C
                         clock pessimism             -0.524     1.587    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.091     1.678    Pcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Pcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pcounter_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.924%)  route 0.247ns (57.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  Pcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  Pcounter_reg[0]/Q
                         net (fo=21, routed)          0.247     1.975    Pcounter[0]
    SLICE_X3Y132         LUT4 (Prop_lut4_I0_O)        0.045     2.020 r  Pcounter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.020    Pcounter[4]_i_2_n_0
    SLICE_X3Y132         FDSE                                         r  Pcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.921     2.110    i_clk_IBUF_BUFG
    SLICE_X3Y132         FDSE                                         r  Pcounter_reg[4]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X3Y132         FDSE (Hold_fdse_C_D)         0.107     1.707    Pcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 FSM_sequential_Pstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_Pstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.326%)  route 0.233ns (52.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  FSM_sequential_Pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164     1.749 r  FSM_sequential_Pstate_reg[2]/Q
                         net (fo=24, routed)          0.233     1.982    Pstate[2]
    SLICE_X2Y131         LUT5 (Prop_lut5_I2_O)        0.045     2.027 r  FSM_sequential_Pstate[2]_i_1/O
                         net (fo=1, routed)           0.000     2.027    FSM_sequential_Pstate[2]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  FSM_sequential_Pstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.920     2.109    i_clk_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  FSM_sequential_Pstate_reg[2]/C
                         clock pessimism             -0.524     1.585    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.120     1.705    FSM_sequential_Pstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Pcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pcounter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.924%)  route 0.247ns (57.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  Pcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  Pcounter_reg[0]/Q
                         net (fo=21, routed)          0.247     1.975    Pcounter[0]
    SLICE_X3Y132         LUT3 (Prop_lut3_I0_O)        0.045     2.020 r  Pcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.020    Pcounter[1]_i_1_n_0
    SLICE_X3Y132         FDSE                                         r  Pcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.921     2.110    i_clk_IBUF_BUFG
    SLICE_X3Y132         FDSE                                         r  Pcounter_reg[1]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X3Y132         FDSE (Hold_fdse_C_D)         0.092     1.692    Pcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 Pbitmask_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Pbitmask_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.990%)  route 0.237ns (56.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.648     1.585    i_clk_IBUF_BUFG
    SLICE_X4Y132         FDSE                                         r  Pbitmask_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDSE (Prop_fdse_C_Q)         0.141     1.726 r  Pbitmask_reg[7]/Q
                         net (fo=3, routed)           0.237     1.963    Pbitmask[7]
    SLICE_X4Y132         LUT6 (Prop_lut6_I5_O)        0.045     2.008 r  Pbitmask[7]_i_1/O
                         net (fo=1, routed)           0.000     2.008    Pbitmask[7]_i_1_n_0
    SLICE_X4Y132         FDSE                                         r  Pbitmask_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.920     2.109    i_clk_IBUF_BUFG
    SLICE_X4Y132         FDSE                                         r  Pbitmask_reg[7]/C
                         clock pessimism             -0.524     1.585    
    SLICE_X4Y132         FDSE (Hold_fdse_C_D)         0.092     1.677    Pbitmask_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y132   FSM_sequential_Pstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y131   FSM_sequential_Pstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y131   FSM_sequential_Pstate_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X4Y132   Pbitmask_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y133   Pbitmask_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X2Y132   Pbitmask_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X1Y132   Pbitmask_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X4Y133   Pbitmask_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X4Y133   Pbitmask_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y132   FSM_sequential_Pstate_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y131   FSM_sequential_Pstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y131   FSM_sequential_Pstate_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y132   Pbitmask_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y132   Pbitmask_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y133   Pbitmask_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X2Y132   Pbitmask_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X1Y132   Pbitmask_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y133   Pbitmask_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y133   Pbitmask_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y132   FSM_sequential_Pstate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y131   FSM_sequential_Pstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y131   FSM_sequential_Pstate_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y132   Pbitmask_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y133   Pbitmask_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X2Y132   Pbitmask_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X1Y132   Pbitmask_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y133   Pbitmask_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y133   Pbitmask_reg[5]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y134   Pbitmask_reg[6]/C



