# SAYEH Basic Computer

SAYEH basic computer implementation in VHDL.



TODOs
-----

- [ ] Zin & Cin in ALU are not used
- [ ] Implement effectiveAddress and writeBack states for controller
- [ ] How could I (Imediate) be written on Databus?
- [ ] What is fourRegister?