[04/15 13:03:12     0s] Checking out Encounter license ...
[04/15 13:03:12     0s] 	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
[04/15 13:03:12     0s] 	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
[04/15 13:03:12     0s] 	encblk		DENIED:		"Encounter_Block"
[04/15 13:03:12     0s] 	fegxl		DENIED:		"First_Encounter_GXL"
[04/15 13:03:12     0s] 	fexl		DENIED:		"FE_GPS"
[04/15 13:03:12     0s] 	nru		DENIED:		"NanoRoute_Ultra"
[04/15 13:03:12     0s] 	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
[04/15 13:03:12     0s] 	vdi		CHECKED OUT:	"Virtuoso_Digital_Implem"
[04/15 13:03:12     0s] Virtuoso_Digital_Implem 14.2 license checkout succeeded.
[04/15 13:03:12     0s] 	Maximum number of instance allowed (1 x 50000).
[04/15 13:03:27     4s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[04/15 13:03:27     4s] @(#)CDS: Encounter v14.26-s039_1 (64bit) 07/15/2015 11:34 (Linux 2.6.18-194.el5)
[04/15 13:03:27     4s] @(#)CDS: NanoRoute v14.26-s022 NR150713-1956/14_26-UB (database version 2.30, 267.6.1) {superthreading v1.25}
[04/15 13:03:27     4s] @(#)CDS: CeltIC v14.26-s013_1 (64bit) 07/14/2015 03:32:40 (Linux 2.6.18-194.el5)
[04/15 13:03:27     4s] @(#)CDS: AAE 14.26-s007 (64bit) 07/15/2015 (Linux 2.6.18-194.el5)
[04/15 13:03:27     4s] @(#)CDS: CTE 14.26-s010_1 (64bit) Jul 15 2015 01:38:12 (Linux 2.6.18-194.el5)
[04/15 13:03:27     4s] @(#)CDS: CPE v14.26-s026
[04/15 13:03:27     4s] @(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
[04/15 13:03:27     4s] @(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
[04/15 13:03:27     4s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/15 13:03:27     4s] @(#)CDS: RCDB 11.5
[04/15 13:03:27     4s] --- Starting "Encounter v14.26-s039_1" on Thu Apr 15 13:03:27 2021 (mem=96.1M) ---
[04/15 13:03:27     4s] --- Running on EEX057 (x86_64 w/Linux 2.6.32-754.28.1.el6.x86_64) ---
[04/15 13:03:27     4s] This version was compiled on Wed Jul 15 11:34:51 PDT 2015.
[04/15 13:03:27     4s] Set DBUPerIGU to 1000.
[04/15 13:03:27     4s] Set net toggle Scale Factor to 1.00
[04/15 13:03:27     4s] Set Shrink Factor to 1.00000
[04/15 13:03:27     4s] 
[04/15 13:03:27     4s] **INFO:  MMMC transition support version v31-84 
[04/15 13:03:27     4s] 
[04/15 13:03:27     4s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/15 13:03:27     4s] <CMD> suppressMessage ENCEXT-2799
[04/15 13:03:28     4s] Sourcing tcl/tk file "scripts/top.tcl" ...
[04/15 13:03:28     4s] <CMD> set init_verilog designs/csla_64bit.mapped.v
[04/15 13:03:28     4s] <CMD> set init_mmmc_file scripts/mmc2.view
[04/15 13:03:28     4s] <CMD> set init_lef_file {/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef}
[04/15 13:03:28     4s] <CMD> set init_pwr_net VDD
[04/15 13:03:28     4s] <CMD> set init_gnd_net VSS
[04/15 13:03:28     4s] <CMD> init_design
[04/15 13:03:28     4s] 
[04/15 13:03:28     4s] Loading LEF file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef ...
[04/15 13:03:28     4s] 
[04/15 13:03:28     4s] Loading LEF file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef ...
[04/15 13:03:28     4s] Set DBUPerIGU to M2 pitch 380.
[04/15 13:03:28     4s] 
[04/15 13:03:28     4s] viaInitial starts at Thu Apr 15 13:03:28 2021
viaInitial ends at Thu Apr 15 13:03:28 2021
*** Begin netlist parsing (mem=331.7M) ***
[04/15 13:03:28     4s] Reading netlist ...
[04/15 13:03:28     4s] Backslashed names will retain backslash and a trailing blank character.
[04/15 13:03:28     4s] Reading verilog netlist 'designs/csla_64bit.mapped.v'
[04/15 13:03:28     4s] 
[04/15 13:03:28     4s] *** Memory Usage v#1 (Current mem = 334.738M, initial mem = 96.059M) ***
[04/15 13:03:28     4s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=334.7M) ***
[04/15 13:03:28     4s] Top level cell is csla_64bit.
[04/15 13:03:28     4s] Loading view definition file from scripts/mmc2.view
[04/15 13:03:28     4s] Reading lib_slow timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
[04/15 13:03:28     4s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
[04/15 13:03:28     4s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[04/15 13:03:28     4s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/15 13:03:28     5s] Reading lib_fast timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib' ...
[04/15 13:03:28     5s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/15 13:03:28     5s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.09min, fe_real=0.27min, fe_mem=371.7M) ***
[04/15 13:03:28     5s] Starting recursive module instantiation check.
[04/15 13:03:28     5s] No recursion found.
[04/15 13:03:28     5s] Building hierarchical netlist for Cell csla_64bit ...
[04/15 13:03:28     5s] *** Netlist is unique.
[04/15 13:03:28     5s] ** info: there are 418 modules.
[04/15 13:03:28     5s] ** info: there are 785 stdCell insts.
[04/15 13:03:28     5s] 
[04/15 13:03:28     5s] *** Memory Usage v#1 (Current mem = 377.445M, initial mem = 96.059M) ***
[04/15 13:03:28     5s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/15 13:03:28     5s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/15 13:03:28     5s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/15 13:03:28     5s] Set Default Net Delay as 1000 ps.
[04/15 13:03:28     5s] Set Default Net Load as 0.5 pF. 
[04/15 13:03:28     5s] Set Input Pin Transition Delay as 0.1 ps.
[04/15 13:03:28     5s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/15 13:03:28     5s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[04/15 13:03:28     5s] Type 'man ENCEXT-6202' for more detail.
[04/15 13:03:28     5s] Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl ...
[04/15 13:03:28     5s] Cap table was created using Encounter 13.13-s017_1.
[04/15 13:03:28     5s] Process name: FreePDK45.
[04/15 13:03:28     5s] Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl ...
[04/15 13:03:28     5s] Cap table was created using Encounter 13.13-s017_1.
[04/15 13:03:28     5s] Process name: FreePDK45.
[04/15 13:03:28     5s] Importing multi-corner RC tables ... 
[04/15 13:03:28     5s] Summary of Active RC-Corners : 
[04/15 13:03:28     5s]  
[04/15 13:03:28     5s]  Analysis View: analysis_slow
[04/15 13:03:28     5s]     RC-Corner Name        : rc_worst
[04/15 13:03:28     5s]     RC-Corner Index       : 0
[04/15 13:03:28     5s]     RC-Corner Temperature : 125 Celsius
[04/15 13:03:28     5s]     RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl'
[04/15 13:03:28     5s]     RC-Corner PreRoute Res Factor         : 1.34
[04/15 13:03:28     5s]     RC-Corner PreRoute Cap Factor         : 1.1
[04/15 13:03:28     5s]     RC-Corner PostRoute Res Factor        : 1.34
[04/15 13:03:28     5s]     RC-Corner PostRoute Cap Factor        : 0.96
[04/15 13:03:28     5s]     RC-Corner PostRoute XCap Factor       : 1.22
[04/15 13:03:28     5s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
[04/15 13:03:28     5s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
[04/15 13:03:28     5s]     RC-Corner PostRoute Clock Cap Factor  : 0.969   
[04/15 13:03:28     5s]     RC-Corner PostRoute Clock Res Factor  : 1.34   	[Derived from postRoute_res (effortLevel low)]
[04/15 13:03:28     5s]     RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch'
[04/15 13:03:28     5s]  
[04/15 13:03:28     5s]  Analysis View: analysis_fast
[04/15 13:03:28     5s]     RC-Corner Name        : rc_best
[04/15 13:03:28     5s]     RC-Corner Index       : 1
[04/15 13:03:28     5s]     RC-Corner Temperature : 0 Celsius
[04/15 13:03:28     5s]     RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl'
[04/15 13:03:28     5s]     RC-Corner PreRoute Res Factor         : 1.34
[04/15 13:03:28     5s]     RC-Corner PreRoute Cap Factor         : 1.1
[04/15 13:03:28     5s]     RC-Corner PostRoute Res Factor        : 1.34
[04/15 13:03:28     5s]     RC-Corner PostRoute Cap Factor        : 0.96
[04/15 13:03:28     5s]     RC-Corner PostRoute XCap Factor       : 1.22
[04/15 13:03:28     5s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
[04/15 13:03:28     5s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
[04/15 13:03:28     5s]     RC-Corner PostRoute Clock Cap Factor  : 0.969   
[04/15 13:03:28     5s]     RC-Corner PostRoute Clock Res Factor  : 1.34   	[Derived from postRoute_res (effortLevel low)]
[04/15 13:03:28     5s]     RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch'
[04/15 13:03:28     5s] Technology file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch' associated with first view 'analysis_slow' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
[04/15 13:03:28     5s] *Info: initialize multi-corner CTS.
[04/15 13:03:28     5s] CTE reading timing constraint file 'designs/csla_64bit.mapped.sdc' ...
[04/15 13:03:28     5s] Current (total cpu=0:00:05.3, real=0:00:16.0, peak res=385.5M, current mem=482.8M)
[04/15 13:03:29     5s] **WARN: (TCLCMD-1142):	Virtual clock 'VCLK' is being created with no source objects. (File designs/csla_64bit.mapped.sdc, Line 74).
[04/15 13:03:29     5s] 
[04/15 13:03:29     5s] INFO (CTE): read_dc_script finished with 1 WARNING.
[04/15 13:03:29     5s] WARNING (CTE-25): Line: 8 of File designs/csla_64bit.mapped.sdc : Skipped unsupported command: set_units
[04/15 13:03:29     5s] 
[04/15 13:03:29     5s] 
[04/15 13:03:29     5s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=400.1M, current mem=497.3M)
[04/15 13:03:29     5s] Current (total cpu=0:00:05.4, real=0:00:17.0, peak res=400.1M, current mem=497.3M)
[04/15 13:03:29     5s] Total number of combinational cells: 99
[04/15 13:03:29     5s] Total number of sequential cells: 29
[04/15 13:03:29     5s] Total number of tristate cells: 6
[04/15 13:03:29     5s] Total number of level shifter cells: 0
[04/15 13:03:29     5s] Total number of power gating cells: 0
[04/15 13:03:29     5s] Total number of isolation cells: 0
[04/15 13:03:29     5s] Total number of power switch cells: 0
[04/15 13:03:29     5s] Total number of pulse generator cells: 0
[04/15 13:03:29     5s] Total number of always on buffers: 0
[04/15 13:03:29     5s] Total number of retention cells: 0
[04/15 13:03:29     5s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/15 13:03:29     5s] Total number of usable buffers: 9
[04/15 13:03:29     5s] List of unusable buffers:
[04/15 13:03:29     5s] Total number of unusable buffers: 0
[04/15 13:03:29     5s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/15 13:03:29     5s] Total number of usable inverters: 6
[04/15 13:03:29     5s] List of unusable inverters:
[04/15 13:03:29     5s] Total number of unusable inverters: 0
[04/15 13:03:29     5s] List of identified usable delay cells:
[04/15 13:03:29     5s] Total number of identified usable delay cells: 0
[04/15 13:03:29     5s] List of identified unusable delay cells:
[04/15 13:03:29     5s] Total number of identified unusable delay cells: 0
[04/15 13:03:29     5s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/15 13:03:29     5s] 
[04/15 13:03:29     5s] *** Summary of all messages that are not suppressed in this session:
[04/15 13:03:29     5s] Severity  ID               Count  Summary                                  
[04/15 13:03:29     5s] WARNING   ENCEXT-6202          1  In addition to the technology file, capa...
[04/15 13:03:29     5s] *** Message Summary: 1 warning(s), 0 error(s)
[04/15 13:03:29     5s] 
[04/15 13:03:29     5s] <CMD> setDesignMode -process 45
[04/15 13:03:29     5s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/15 13:03:29     5s] 	These values will be used by all post-route extraction engines, including TQRC, IQRC and QRC extraction.
[04/15 13:03:29     5s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/15 13:03:29     5s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/15 13:03:29     5s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[04/15 13:03:29     5s] <CMD> floorPlan -r 1 0.6 18 18 18 18
[04/15 13:03:29     5s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/15 13:03:29     5s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/15 13:03:29     5s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/15 13:03:29     5s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/15 13:03:29     5s] <CMD> loadIoFile scripts/csla_64bit.ioc -noAdjustDieSize
[04/15 13:03:29     5s] Reading IO assignment file "scripts/csla_64bit.ioc" ...
[04/15 13:03:29     5s] <CMD> saveDesign db/csla_64bit_floorplan.enc
[04/15 13:03:29     5s] Writing Netlist "db/csla_64bit_floorplan.enc.dat.tmp/csla_64bit.v.gz" ...
[04/15 13:03:29     5s] Saving AAE Data ...
[04/15 13:03:29     5s] Saving configuration ...
[04/15 13:03:29     5s] Saving preference file db/csla_64bit_floorplan.enc.dat.tmp/enc.pref.tcl ...
[04/15 13:03:29     5s] Saving floorplan ...
[04/15 13:03:29     5s] Saving Drc markers ...
[04/15 13:03:29     5s] ... No Drc file written since there is no markers found.
[04/15 13:03:29     5s] Saving placement ...
[04/15 13:03:29     5s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=498.4M) ***
[04/15 13:03:29     5s] Saving route ...
[04/15 13:03:29     5s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=499.4M) ***
[04/15 13:03:29     5s] Writing DEF file 'db/csla_64bit_floorplan.enc.dat.tmp/csla_64bit.def.gz', current time is Thu Apr 15 13:03:29 2021 ...
[04/15 13:03:29     5s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/15 13:03:29     5s] DEF file 'db/csla_64bit_floorplan.enc.dat.tmp/csla_64bit.def.gz' is written, current time is Thu Apr 15 13:03:29 2021 ...
[04/15 13:03:29     5s] Copying LEF file...
[04/15 13:03:29     5s] Copying Non-ILM Constraints file(s) ...
[04/15 13:03:29     5s] Modifying Mode File...
[04/15 13:03:29     6s] Modifying View File...
[04/15 13:03:29     6s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib...
[04/15 13:03:29     6s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb...
[04/15 13:03:29     6s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib...
[04/15 13:03:29     6s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb...
[04/15 13:03:29     6s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl...
[04/15 13:03:29     6s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch...
[04/15 13:03:29     6s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl...
[04/15 13:03:29     6s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch...
[04/15 13:03:29     6s] Copying designs/csla_64bit.mapped.sdc...
[04/15 13:03:30     6s] Modifying Globals File...
[04/15 13:03:30     6s] Modifying Power Constraints File...
[04/15 13:03:30     7s] Generated self-contained design: /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/db
[04/15 13:03:30     7s] *** Message Summary: 0 warning(s), 0 error(s)
[04/15 13:03:30     7s] 
[04/15 13:03:30     7s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all
[04/15 13:03:30     7s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all
[04/15 13:03:30     7s] <CMD> globalNetConnect VDD -type tiehi
[04/15 13:03:30     7s] <CMD> globalNetConnect VSS -type tielo
[04/15 13:03:30     7s] <CMD> addRing -center 1 -type core_rings -width 1.5 -spacing 0.9 -nets {VDD VSS} -layer {bottom metal9 top metal9 right metal10 left metal10}
[04/15 13:03:30     7s] 
[04/15 13:03:30     7s] The power planner created 8 wires.
[04/15 13:03:30     7s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 499.4M) ***
[04/15 13:03:30     7s] <CMD> addStripe -number_of_sets 1 -width 1.25 -spacing 0.9 -xleft_offset 20 -nets {VDD VSS} -layer metal10
[04/15 13:03:30     7s] 
[04/15 13:03:30     7s] Starting stripe generation ...
[04/15 13:03:30     7s] Non-Default setAddStripeOption Settings :
[04/15 13:03:30     7s]   NONE
[04/15 13:03:30     7s] Stripe generation is complete; vias are now being generated.
[04/15 13:03:30     7s] The power planner created 2 wires.
[04/15 13:03:30     7s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 501.4M) ***
[04/15 13:03:30     7s] <CMD> sroute -connect corePin -nets {VDD VSS} -layerChangeRange {metal1 metal10} -blockPinTarget nearestTarget -allowJogging 1 -crossoverViaLayerRange {metal1 metal10} -allowLayerChange 1 -targetViaLayerRange {metal1 metal10}
[04/15 13:03:30     7s] **WARN: (ENCSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/15 13:03:30     7s] *** Begin SPECIAL ROUTE on Thu Apr 15 13:03:30 2021 ***
[04/15 13:03:30     7s] SPECIAL ROUTE ran on directory: /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR
[04/15 13:03:30     7s] SPECIAL ROUTE ran on machine: EEX057 (Linux 2.6.32-754.28.1.el6.x86_64 Xeon 1.20Ghz)
[04/15 13:03:30     7s] 
[04/15 13:03:30     7s] Begin option processing ...
[04/15 13:03:30     7s] srouteConnectPowerBump set to false
[04/15 13:03:30     7s] routeSelectNet set to "VDD VSS"
[04/15 13:03:30     7s] routeSpecial set to true
[04/15 13:03:30     7s] srouteBottomLayerLimit set to 1
[04/15 13:03:30     7s] srouteBottomTargetLayerLimit set to 1
[04/15 13:03:30     7s] srouteConnectBlockPin set to false
[04/15 13:03:30     7s] srouteConnectConverterPin set to false
[04/15 13:03:30     7s] srouteConnectPadPin set to false
[04/15 13:03:30     7s] srouteConnectStripe set to false
[04/15 13:03:30     7s] srouteCrossoverViaBottomLayer set to 1
[04/15 13:03:30     7s] srouteCrossoverViaTopLayer set to 10
[04/15 13:03:30     7s] srouteFollowCorePinEnd set to 3
[04/15 13:03:30     7s] srouteFollowPadPin set to false
[04/15 13:03:30     7s] srouteJogControl set to "preferWithChanges differentLayer"
[04/15 13:03:30     7s] sroutePadPinAllPorts set to true
[04/15 13:03:30     7s] sroutePreserveExistingRoutes set to true
[04/15 13:03:30     7s] srouteRoutePowerBarPortOnBothDir set to true
[04/15 13:03:30     7s] srouteStopBlockPin set to "nearestTarget"
[04/15 13:03:30     7s] srouteTopLayerLimit set to 10
[04/15 13:03:30     7s] srouteTopTargetLayerLimit set to 10
[04/15 13:03:30     7s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1078.00 megs.
[04/15 13:03:30     7s] 
[04/15 13:03:30     7s] Reading DB technology information...
[04/15 13:03:30     7s] Finished reading DB technology information.
[04/15 13:03:30     7s] Reading floorplan and netlist information...
[04/15 13:03:30     7s] Finished reading floorplan and netlist information.
[04/15 13:03:30     7s] Read in 20 layers, 10 routing layers, 1 overlap layer
[04/15 13:03:30     7s] Read in 134 macros, 9 used
[04/15 13:03:30     7s] Read in 9 components
[04/15 13:03:30     7s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[04/15 13:03:30     7s] Read in 194 physical pins
[04/15 13:03:30     7s]   194 physical pins: 0 unplaced, 0 placed, 194 fixed
[04/15 13:03:30     7s] Read in 194 nets
[04/15 13:03:30     7s] Read in 2 special nets, 2 routed
[04/15 13:03:30     7s] Read in 212 terminals
[04/15 13:03:30     7s] 2 nets selected.
[04/15 13:03:30     7s] 
[04/15 13:03:30     7s] Begin power routing ...
[04/15 13:03:30     7s] CPU time for FollowPin 0 seconds
[04/15 13:03:30     7s] CPU time for FollowPin 0 seconds
[04/15 13:03:30     7s]   Number of Core ports routed: 56
[04/15 13:03:30     7s]   Number of Followpin connections: 28
[04/15 13:03:30     7s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1087.00 megs.
[04/15 13:03:30     7s] 
[04/15 13:03:30     7s] 
[04/15 13:03:30     7s] 
[04/15 13:03:30     7s]  Begin updating DB with routing results ...
[04/15 13:03:30     7s]  Updating DB with 47 via definition ...
[04/15 13:03:30     7s]  Updating DB with 194 io pins ...Extracting standard cell pins and blockage ...... 
[04/15 13:03:30     7s] Pin and blockage extraction finished
[04/15 13:03:30     7s] 
[04/15 13:03:30     7s] 
sroute post-processing starts at Thu Apr 15 13:03:30 2021
The viaGen is rebuilding shadow vias for net VSS.
[04/15 13:03:30     7s] sroute post-processing ends at Thu Apr 15 13:03:30 2021

sroute post-processing starts at Thu Apr 15 13:03:30 2021
The viaGen is rebuilding shadow vias for net VDD.
[04/15 13:03:30     7s] sroute post-processing ends at Thu Apr 15 13:03:30 2021
sroute: Total CPU time used = 0:0:0
[04/15 13:03:30     7s] sroute: Total Real time used = 0:0:0
[04/15 13:03:30     7s] sroute: Total Memory used = 8.30 megs
[04/15 13:03:30     7s] sroute: Total Peak Memory used = 509.65 megs
[04/15 13:03:30     7s] <CMD> saveDesign db/csla_64bit_powerplan.enc
[04/15 13:03:30     7s] Writing Netlist "db/csla_64bit_powerplan.enc.dat.tmp/csla_64bit.v.gz" ...
[04/15 13:03:30     7s] Saving AAE Data ...
[04/15 13:03:30     7s] Saving configuration ...
[04/15 13:03:30     7s] Saving preference file db/csla_64bit_powerplan.enc.dat.tmp/enc.pref.tcl ...
[04/15 13:03:31     7s] Saving floorplan ...
[04/15 13:03:31     7s] Saving Drc markers ...
[04/15 13:03:31     7s] ... No Drc file written since there is no markers found.
[04/15 13:03:31     7s] Saving placement ...
[04/15 13:03:31     7s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=509.7M) ***
[04/15 13:03:31     7s] Saving route ...
[04/15 13:03:31     7s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=509.7M) ***
[04/15 13:03:31     7s] Writing DEF file 'db/csla_64bit_powerplan.enc.dat.tmp/csla_64bit.def.gz', current time is Thu Apr 15 13:03:31 2021 ...
[04/15 13:03:31     7s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/15 13:03:31     7s] DEF file 'db/csla_64bit_powerplan.enc.dat.tmp/csla_64bit.def.gz' is written, current time is Thu Apr 15 13:03:31 2021 ...
[04/15 13:03:31     7s] Copying LEF file...
[04/15 13:03:31     7s] Copying Non-ILM Constraints file(s) ...
[04/15 13:03:31     7s] Modifying Mode File...
[04/15 13:03:31     7s] Modifying View File...
[04/15 13:03:31     7s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib...
[04/15 13:03:31     8s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb...
[04/15 13:03:31     8s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib...
[04/15 13:03:31     8s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb...
[04/15 13:03:31     8s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl...
[04/15 13:03:31     8s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch...
[04/15 13:03:31     8s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl...
[04/15 13:03:31     8s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch...
[04/15 13:03:31     8s] Copying designs/csla_64bit.mapped.sdc...
[04/15 13:03:31     8s] Modifying Globals File...
[04/15 13:03:32     8s] Modifying Power Constraints File...
[04/15 13:03:32     9s] Generated self-contained design: /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/db
[04/15 13:03:32     9s] *** Message Summary: 0 warning(s), 0 error(s)
[04/15 13:03:32     9s] 
[04/15 13:03:32     9s] <CMD> setPlaceMode -reset
[04/15 13:03:32     9s] <CMD> setPlaceMode -reorderScan 0
[04/15 13:03:32     9s] <CMD> placeDesign
[04/15 13:03:32     9s] *** Starting placeDesign default flow ***
[04/15 13:03:32     9s] **INFO: Enable pre-place timing setting for timing analysis
[04/15 13:03:32     9s] Set Using Default Delay Limit as 101.
[04/15 13:03:32     9s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/15 13:03:32     9s] Set Default Net Delay as 0 ps.
[04/15 13:03:32     9s] Set Default Net Load as 0 pF. 
[04/15 13:03:32     9s] **INFO: Analyzing IO path groups for slack adjustment
[04/15 13:03:32     9s] #################################################################################
[04/15 13:03:32     9s] # Design Stage: PreRoute
[04/15 13:03:32     9s] # Design Mode: 45nm
[04/15 13:03:32     9s] # Analysis Mode: MMMC non-OCV
[04/15 13:03:32     9s] # Extraction Mode: default
[04/15 13:03:32     9s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[04/15 13:03:32     9s] # Switching Delay Calculation Engine to AAE
[04/15 13:03:32     9s] #################################################################################
[04/15 13:03:32     9s] Calculate delays in BcWc mode...
[04/15 13:03:32     9s] Topological Sorting (CPU = 0:00:00.0, MEM = 518.7M, InitMEM = 518.7M)
[04/15 13:03:32     9s] AAE_INFO: Cdb files are: 
[04/15 13:03:32     9s]  	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
[04/15 13:03:32     9s] 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
[04/15 13:03:32     9s]  
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/15 13:03:32     9s] **WARN: (EMS-63):	Message <ENCESI-3311> has exceeded the default message display limit of 20.
[04/15 13:03:32     9s] To avoid this warning, increase the display limit per unique message by
[04/15 13:03:32     9s] using the set_message -limit <number> command.
[04/15 13:03:32     9s] The message limit can be removed by using the set_message -no_limit command.
[04/15 13:03:32     9s] Note that setting a very large number using the set_message -limit command
[04/15 13:03:32     9s] or removing the message limit using the set_message -no_limit command can
[04/15 13:03:32     9s] significantly increase the log file size.
[04/15 13:03:32     9s] To suppress a message, use the set_message -suppress command.
[04/15 13:03:33     9s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:03:33     9s] AAE_THRD: End delay calculation. (MEM=656.715 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:03:33     9s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 656.7M) ***
[04/15 13:03:33     9s] *** Start deleteBufferTree ***
[04/15 13:03:33     9s] Info: Detect buffers to remove automatically.
[04/15 13:03:33     9s] Analyzing netlist ...
[04/15 13:03:33     9s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[04/15 13:03:33     9s] Updating netlist
[04/15 13:03:33     9s] 
[04/15 13:03:33     9s] *summary: 18 instances (buffers/inverters) removed
[04/15 13:03:33     9s] *** Finish deleteBufferTree (0:00:00.0) ***
[04/15 13:03:33     9s] **INFO: Disable pre-place timing setting for timing analysis
[04/15 13:03:33     9s] Set Using Default Delay Limit as 1000.
[04/15 13:03:33     9s] Set Default Net Delay as 1000 ps.
[04/15 13:03:33     9s] Set Default Net Load as 0.5 pF. 
[04/15 13:03:33     9s] *** Starting "NanoPlace(TM) placement v#3 (mem=648.7M)" ...
[04/15 13:03:33    10s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[04/15 13:03:33    10s] Type 'man ENCTS-403' for more detail.
[04/15 13:03:34    11s] *** Build Buffered Sizing Timing Model
[04/15 13:03:34    11s] (cpu=0:00:01.0 mem=648.7M) ***
[04/15 13:03:34    11s] *** Build Virtual Sizing Timing Model
[04/15 13:03:34    11s] (cpu=0:00:01.1 mem=648.7M) ***
[04/15 13:03:34    11s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/15 13:03:34    11s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[04/15 13:03:34    11s] Define the scan chains before using this option.
[04/15 13:03:34    11s] Type 'man ENCSP-9042' for more detail.
[04/15 13:03:34    11s] #std cell=772 (0 fixed + 772 movable) #block=0 (0 floating + 0 preplaced)
[04/15 13:03:34    11s] #ioInst=0 #net=901 #term=2534 #term/net=2.81, #fixedIo=194, #floatIo=0, #fixedPin=194, #floatPin=0
[04/15 13:03:34    11s] stdCell: 772 single + 0 double + 0 multi
[04/15 13:03:34    11s] Total standard cell length = 0.6162 (mm), area = 0.0009 (mm^2)
[04/15 13:03:34    11s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:03:34    11s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:03:34    11s] Average module density = 0.598.
[04/15 13:03:34    11s] Density for the design = 0.598.
[04/15 13:03:34    11s]        = stdcell_area 3243 sites (863 um^2) / alloc_area 5427 sites (1444 um^2).
[04/15 13:03:34    11s] Pin Density = 0.781.
[04/15 13:03:34    11s]             = total # of pins 2534 / total Instance area 3243.
[04/15 13:03:34    11s] === lastAutoLevel = 6 
[04/15 13:03:35    11s] Clock gating cells determined by native netlist tracing.
[04/15 13:03:36    11s] Iteration  1: Total net bbox = 1.117e+04 (4.32e+03 6.85e+03)
[04/15 13:03:36    11s]               Est.  stn bbox = 1.161e+04 (4.54e+03 7.08e+03)
[04/15 13:03:36    11s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 652.9M
[04/15 13:03:36    11s] Iteration  2: Total net bbox = 1.117e+04 (4.32e+03 6.85e+03)
[04/15 13:03:36    11s]               Est.  stn bbox = 1.161e+04 (4.54e+03 7.08e+03)
[04/15 13:03:36    11s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 652.9M
[04/15 13:03:36    11s] Iteration  3: Total net bbox = 9.403e+03 (3.93e+03 5.47e+03)
[04/15 13:03:36    11s]               Est.  stn bbox = 9.919e+03 (4.18e+03 5.74e+03)
[04/15 13:03:36    11s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 652.9M
[04/15 13:03:36    11s] Total number of setup views is 1.
[04/15 13:03:36    11s] Total number of active setup views is 1.
[04/15 13:03:37    12s] Iteration  4: Total net bbox = 1.007e+04 (4.59e+03 5.48e+03)
[04/15 13:03:37    12s]               Est.  stn bbox = 1.067e+04 (4.89e+03 5.77e+03)
[04/15 13:03:37    12s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 652.9M
[04/15 13:03:37    12s] Iteration  5: Total net bbox = 1.001e+04 (4.67e+03 5.34e+03)
[04/15 13:03:37    12s]               Est.  stn bbox = 1.064e+04 (4.99e+03 5.65e+03)
[04/15 13:03:37    12s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 652.9M
[04/15 13:03:37    13s] Iteration  6: Total net bbox = 1.022e+04 (4.79e+03 5.43e+03)
[04/15 13:03:37    13s]               Est.  stn bbox = 1.086e+04 (5.11e+03 5.75e+03)
[04/15 13:03:37    13s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 652.9M
[04/15 13:03:37    13s] Iteration  7: Total net bbox = 1.068e+04 (5.04e+03 5.64e+03)
[04/15 13:03:37    13s]               Est.  stn bbox = 1.133e+04 (5.37e+03 5.96e+03)
[04/15 13:03:37    13s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 652.9M
[04/15 13:03:38    13s] Iteration  8: Total net bbox = 1.088e+04 (5.15e+03 5.73e+03)
[04/15 13:03:38    13s]               Est.  stn bbox = 1.154e+04 (5.48e+03 6.06e+03)
[04/15 13:03:38    13s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 652.9M
[04/15 13:03:38    13s] Congestion driven padding in post-place stage.
[04/15 13:03:38    13s] Congestion driven padding increases utilization from 0.597 to 0.950
[04/15 13:03:38    13s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.9M
[04/15 13:03:38    14s] Iteration  9: Total net bbox = 1.086e+04 (5.09e+03 5.77e+03)
[04/15 13:03:38    14s]               Est.  stn bbox = 1.151e+04 (5.42e+03 6.09e+03)
[04/15 13:03:38    14s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 655.9M
[04/15 13:03:38    14s] Iteration 10: Total net bbox = 1.086e+04 (5.09e+03 5.77e+03)
[04/15 13:03:38    14s]               Est.  stn bbox = 1.151e+04 (5.42e+03 6.09e+03)
[04/15 13:03:38    14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.9M
[04/15 13:03:38    14s] Iteration 11: Total net bbox = 1.086e+04 (5.09e+03 5.77e+03)
[04/15 13:03:38    14s]               Est.  stn bbox = 1.151e+04 (5.42e+03 6.09e+03)
[04/15 13:03:38    14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.9M
[04/15 13:03:38    14s] *** cost = 1.086e+04 (5.09e+03 5.77e+03) (cpu for global=0:00:03.0) real=0:00:03.0***
[04/15 13:03:38    14s] Info: 0 clock gating cells identified, 0 (on average) moved
[04/15 13:03:38    14s] Core Placement runtime cpu: 0:00:02.9 real: 0:00:03.0
[04/15 13:03:39    14s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:03:39    14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:03:39    14s] *** Starting refinePlace (0:00:13.8 mem=629.6M) ***
[04/15 13:03:39    14s] Total net length = 1.086e+04 (5.091e+03 5.767e+03) (ext = 8.237e+03)
[04/15 13:03:39    14s] Starting refinePlace ...
[04/15 13:03:39    14s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/15 13:03:39    14s]   Spread Effort: high, pre-route mode, useDDP on.
[04/15 13:03:39    14s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=629.6MB) @(0:00:13.8 - 0:00:13.8).
[04/15 13:03:39    14s] Move report: preRPlace moves 772 insts, mean move: 0.43 um, max move: 1.37 um
[04/15 13:03:39    14s] 	Max move on inst (bit64_RCadder1_i7/block_7__bit1adder_module/U3): (43.18, 51.01) --> (42.56, 50.26)
[04/15 13:03:39    14s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[04/15 13:03:39    14s] wireLenOptFixPriorityInst 0 inst fixed
[04/15 13:03:39    14s] Placement tweakage begins.
[04/15 13:03:39    14s] wire length = 1.129e+04
[04/15 13:03:39    14s] wire length = 1.106e+04
[04/15 13:03:39    14s] Placement tweakage ends.
[04/15 13:03:39    14s] Move report: tweak moves 108 insts, mean move: 1.11 um, max move: 2.92 um
[04/15 13:03:39    14s] 	Max move on inst (bit64_RCadder1_i6/U6): (31.16, 47.46) --> (29.64, 48.86)
[04/15 13:03:39    14s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/15 13:03:39    14s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=629.6MB) @(0:00:13.8 - 0:00:13.8).
[04/15 13:03:39    14s] Move report: Detail placement moves 772 insts, mean move: 0.55 um, max move: 2.63 um
[04/15 13:03:39    14s] 	Max move on inst (bit64_RCadder1_i6/U13): (24.97, 53.08) --> (26.22, 54.46)
[04/15 13:03:39    14s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 629.6MB
[04/15 13:03:39    14s] Statistics of distance of Instance movement in refine placement:
[04/15 13:03:39    14s]   maximum (X+Y) =         2.63 um
[04/15 13:03:39    14s]   inst (bit64_RCadder1_i6/U13) with max move: (24.9695, 53.0775) -> (26.22, 54.46)
[04/15 13:03:39    14s]   mean    (X+Y) =         0.55 um
[04/15 13:03:39    14s] Total instances flipped for WireLenOpt: 28
[04/15 13:03:39    14s] Summary Report:
[04/15 13:03:39    14s] Instances move: 772 (out of 772 movable)
[04/15 13:03:39    14s] Mean displacement: 0.55 um
[04/15 13:03:39    14s] Max displacement: 2.63 um (Instance: bit64_RCadder1_i6/U13) (24.9695, 53.0775) -> (26.22, 54.46)
[04/15 13:03:39    14s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[04/15 13:03:39    14s] Total instances moved : 772
[04/15 13:03:39    14s] Total net length = 1.078e+04 (4.945e+03 5.835e+03) (ext = 8.223e+03)
[04/15 13:03:39    14s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 629.6MB
[04/15 13:03:39    14s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=629.6MB) @(0:00:13.8 - 0:00:13.8).
[04/15 13:03:39    14s] *** Finished refinePlace (0:00:13.8 mem=629.6M) ***
[04/15 13:03:39    14s] Total net length = 1.080e+04 (4.937e+03 5.858e+03) (ext = 8.254e+03)
[04/15 13:03:39    14s] *** End of Placement (cpu=0:00:04.7, real=0:00:06.0, mem=629.6M) ***
[04/15 13:03:39    14s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:03:39    14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:03:39    14s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[04/15 13:03:39    14s] Density distribution unevenness ratio = 2.267%
[04/15 13:03:39    14s] *** Free Virtual Timing Model ...(mem=629.6M)
[04/15 13:03:39    14s] Starting IO pin assignment...
[04/15 13:03:39    14s] Starting congestion repair ...
[04/15 13:03:39    14s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[04/15 13:03:39    14s] *** Starting trialRoute (mem=629.6M) ***
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] There are 0 guide points passed to trialRoute for fixed pins.
[04/15 13:03:39    14s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/15 13:03:39    14s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/15 13:03:39    14s] Options:  -noPinGuide
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] routingBox: (0 0) (148910 147840)
[04/15 13:03:39    14s] coreBox:    (36100 36120) (112810 111720)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Phase 1a route (0:00:00.0 629.6M):
[04/15 13:03:39    14s] Est net length = 1.072e+04um = 4.921e+03H + 5.803e+03V
[04/15 13:03:39    14s] Usage: (9.1%H 12.3%V) = (5.904e+03um 8.871e+03um) = (3327 5340)
[04/15 13:03:39    14s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[04/15 13:03:39    14s] Overflow: 10 = 0 (0.00% H) + 10 (0.53% V)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Phase 1b route (0:00:00.0 631.6M):
[04/15 13:03:39    14s] Usage: (9.1%H 12.3%V) = (5.900e+03um 8.872e+03um) = (3325 5340)
[04/15 13:03:39    14s] Overflow: 10 = 0 (0.00% H) + 10 (0.53% V)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Phase 1c route (0:00:00.0 631.6M):
[04/15 13:03:39    14s] Usage: (9.1%H 12.3%V) = (5.891e+03um 8.874e+03um) = (3319 5341)
[04/15 13:03:39    14s] Overflow: 9 = 0 (0.00% H) + 9 (0.48% V)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Phase 1d route (0:00:00.0 631.6M):
[04/15 13:03:39    14s] Usage: (9.1%H 12.3%V) = (5.902e+03um 8.884e+03um) = (3324 5347)
[04/15 13:03:39    14s] Overflow: 4 = 0 (0.00% H) + 4 (0.22% V)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Phase 1a-1d Overflow: 0.00% H + 0.22% V (0:00:00.0 631.6M)

[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Phase 1e route (0:00:00.0 631.6M):
[04/15 13:03:39    14s] Usage: (9.1%H 12.3%V) = (5.902e+03um 8.884e+03um) = (3324 5347)
[04/15 13:03:39    14s] Overflow: 3 = 0 (0.00% H) + 3 (0.16% V)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Phase 1f route (0:00:00.0 631.6M):
[04/15 13:03:39    14s] Usage: (9.1%H 12.3%V) = (5.909e+03um 8.886e+03um) = (3328 5349)
[04/15 13:03:39    14s] Overflow: 1 = 0 (0.00% H) + 1 (0.05% V)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Congestion distribution:
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Remain	cntH		cntV
[04/15 13:03:39    14s] --------------------------------------
[04/15 13:03:39    14s]  -1:	0	 0.00%	1	 0.05%
[04/15 13:03:39    14s] --------------------------------------
[04/15 13:03:39    14s]   0:	0	 0.00%	13	 0.70%
[04/15 13:03:39    14s]   1:	0	 0.00%	8	 0.43%
[04/15 13:03:39    14s]   2:	0	 0.00%	14	 0.76%
[04/15 13:03:39    14s]   3:	0	 0.00%	15	 0.81%
[04/15 13:03:39    14s]   4:	0	 0.00%	14	 0.76%
[04/15 13:03:39    14s]   5:	1845	100.00%	1780	96.48%
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Phase 1e-1f Overflow: 0.00% H + 0.05% V (0:00:00.0 631.6M)

[04/15 13:03:39    14s] Global route (cpu=0.0s real=0.0s 631.6M)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] *** After '-updateRemainTrks' operation: 
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Usage: (9.8%H 12.3%V) = (6.361e+03um 8.899e+03um) = (3567 5358)
[04/15 13:03:39    14s] Overflow: 18 = 0 (0.00% H) + 18 (0.98% V)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Phase 1l Overflow: 0.00% H + 0.98% V (0:00:00.0 639.6M)

[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Congestion distribution:
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Remain	cntH		cntV
[04/15 13:03:39    14s] --------------------------------------
[04/15 13:03:39    14s]  -5:	0	 0.00%	1	 0.05%
[04/15 13:03:39    14s]  -3:	0	 0.00%	3	 0.16%
[04/15 13:03:39    14s]  -2:	0	 0.00%	4	 0.22%
[04/15 13:03:39    14s]  -1:	0	 0.00%	5	 0.27%
[04/15 13:03:39    14s] --------------------------------------
[04/15 13:03:39    14s]   0:	0	 0.00%	5	 0.27%
[04/15 13:03:39    14s]   1:	0	 0.00%	9	 0.49%
[04/15 13:03:39    14s]   2:	0	 0.00%	7	 0.38%
[04/15 13:03:39    14s]   3:	0	 0.00%	20	 1.08%
[04/15 13:03:39    14s]   4:	0	 0.00%	8	 0.43%
[04/15 13:03:39    14s]   5:	1845	100.00%	1783	96.64%
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] *** Completed Phase 1 route (0:00:00.1 639.6M) ***
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] ** np local hotspot detection info verbose **
[04/15 13:03:39    14s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Total length: 1.170e+04um, number of vias: 4220
[04/15 13:03:39    14s] M1(H) length: 3.021e+02um, number of vias: 2344
[04/15 13:03:39    14s] M2(V) length: 3.240e+03um, number of vias: 1302
[04/15 13:03:39    14s] M3(H) length: 3.510e+03um, number of vias: 273
[04/15 13:03:39    14s] M4(V) length: 2.261e+03um, number of vias: 199
[04/15 13:03:39    14s] M5(H) length: 1.307e+03um, number of vias: 102
[04/15 13:03:39    14s] M6(V) length: 1.077e+03um, number of vias: 0
[04/15 13:03:39    14s] M7(H) length: 0.000e+00um, number of vias: 0
[04/15 13:03:39    14s] M8(V) length: 0.000e+00um, number of vias: 0
[04/15 13:03:39    14s] M9(H) length: 0.000e+00um, number of vias: 0
[04/15 13:03:39    14s] M10(V) length: 0.000e+00um
[04/15 13:03:39    14s] *** Completed Phase 2 route (0:00:00.0 639.6M) ***
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] *** Finished all Phases (cpu=0:00:00.1 mem=639.6M) ***
[04/15 13:03:39    14s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[04/15 13:03:39    14s] Peak Memory Usage was 639.6M 
[04/15 13:03:39    14s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:00.1
[04/15 13:03:39    14s]   TrialRoute full (called once) runtime= 0:00:00.1
[04/15 13:03:39    14s]   GlbRouteEst (called once) runtime= 0:00:00.0
[04/15 13:03:39    14s] *** Finished trialRoute (cpu=0:00:00.1 mem=639.6M) ***
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] ** np local hotspot detection info verbose **
[04/15 13:03:39    14s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] describeCongestion: hCong = 0.00 vCong = 0.00
[04/15 13:03:39    14s] Trial Route Overflow 0.000000(H) 0.980438(V).
[04/15 13:03:39    14s] Start repairing congestion with level 1.
[04/15 13:03:39    14s] Skipped repairing congestion.
[04/15 13:03:39    14s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/15 13:03:39    14s] *** Finishing placeDesign default flow ***
[04/15 13:03:39    14s] **placeDesign ... cpu = 0: 0: 6, real = 0: 0: 7, mem = 629.6M **
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] *** Summary of all messages that are not suppressed in this session:
[04/15 13:03:39    14s] Severity  ID               Count  Summary                                  
[04/15 13:03:39    14s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[04/15 13:03:39    14s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[04/15 13:03:39    14s] WARNING   ENCESI-3311       8760  Pin %s of Cell %s for timing library %s ...
[04/15 13:03:39    14s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[04/15 13:03:39    14s] *** Message Summary: 8763 warning(s), 0 error(s)
[04/15 13:03:39    14s] 
[04/15 13:03:39    14s] <CMD> setExtractRCMode -engine preRoute
[04/15 13:03:39    14s] <CMD> optDesign -preCTS -outDir reports/preCTSTimingReports
[04/15 13:03:39    14s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:03:39    14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:03:39    14s] GigaOpt running with 1 threads.
[04/15 13:03:39    14s] Updating RC grid for preRoute extraction ...
[04/15 13:03:39    14s] Initializing multi-corner capacitance tables ... 
[04/15 13:03:39    15s] Initializing multi-corner resistance tables ...
[04/15 13:03:39    15s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 637.6M, totSessionCpu=0:00:15 **
[04/15 13:03:39    15s] Added -handlePreroute to trialRouteMode
[04/15 13:03:39    15s] *** optDesign -preCTS ***
[04/15 13:03:39    15s] DRC Margin: user margin 0.0; extra margin 0.2
[04/15 13:03:39    15s] Setup Target Slack: user slack 0; extra slack 0.1
[04/15 13:03:39    15s] Hold Target Slack: user slack 0
[04/15 13:03:39    15s] **WARN: (ENCOPT-3195):	Analysis mode has changed.
[04/15 13:03:39    15s] Type 'man ENCOPT-3195' for more detail.
[04/15 13:03:39    15s] Multi-VT timing optimization disabled based on library information.
[04/15 13:03:39    15s] *** Starting trialRoute (mem=638.6M) ***
[04/15 13:03:39    15s] 
[04/15 13:03:39    15s] There are 0 guide points passed to trialRoute for fixed pins.
[04/15 13:03:39    15s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/15 13:03:39    15s] Start to check current routing status for nets...
[04/15 13:03:39    15s] All nets are already routed correctly.
[04/15 13:03:39    15s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.1
[04/15 13:03:39    15s]   TrialRoute full (called once) runtime= 0:00:00.1
[04/15 13:03:39    15s]   TrialRoute check only (called once) runtime= 0:00:00.0
[04/15 13:03:39    15s]   GlbRouteEst (called once) runtime= 0:00:00.0
[04/15 13:03:39    15s] *** Finishing trialRoute (mem=638.6M) ***
[04/15 13:03:39    15s] 
[04/15 13:03:39    15s] Extraction called for design 'csla_64bit' of instances=772 and nets=903 using extraction engine 'preRoute' .
[04/15 13:03:39    15s] PreRoute RC Extraction called for design csla_64bit.
[04/15 13:03:39    15s] RC Extraction called in multi-corner(2) mode.
[04/15 13:03:39    15s] RCMode: PreRoute
[04/15 13:03:39    15s]       RC Corner Indexes            0       1   
[04/15 13:03:39    15s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/15 13:03:39    15s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:39    15s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/15 13:03:39    15s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:39    15s] Shrink Factor                : 1.00000
[04/15 13:03:39    15s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/15 13:03:39    15s] Using capacitance table file ...
[04/15 13:03:39    15s] Updating RC grid for preRoute extraction ...
[04/15 13:03:39    15s] Initializing multi-corner capacitance tables ... 
[04/15 13:03:40    15s] Initializing multi-corner resistance tables ...
[04/15 13:03:40    15s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 638.570M)
[04/15 13:03:40    15s] Found active setup analysis view analysis_slow
[04/15 13:03:40    15s] Found active hold analysis view analysis_fast
[04/15 13:03:40    15s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:03:40    15s] AAE_THRD: End delay calculation. (MEM=693.07 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:03:40    15s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.150  |
|           TNS (ns):| -1.524  |
|    Violating Paths:|   12    |
|          All Paths:|   65    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.757%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 659.2M, totSessionCpu=0:00:15 **
[04/15 13:03:40    15s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[04/15 13:03:40    15s] *** Starting optimizing excluded clock nets MEM= 660.2M) ***
[04/15 13:03:40    15s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 660.2M) ***
[04/15 13:03:40    15s] *info: There are 9 candidate Buffer cells
[04/15 13:03:40    15s] *info: There are 6 candidate Inverter cells
[04/15 13:03:40    16s] 
[04/15 13:03:40    16s] Netlist preparation processing... 
[04/15 13:03:40    16s] Removed 0 instance
[04/15 13:03:40    16s] *info: Marking 0 isolation instances dont touch
[04/15 13:03:40    16s] *info: Marking 0 level shifter instances dont touch
[04/15 13:03:40    16s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 744.2M, totSessionCpu=0:00:16 **
[04/15 13:03:40    16s] Begin: GigaOpt Global Optimization
[04/15 13:03:41    16s] *info: 2 special nets excluded.
[04/15 13:03:41    16s] *info: 2 no-driver nets excluded.
[04/15 13:03:41    16s] ** GigaOpt Global Opt WNS Slack -0.149  TNS Slack -1.524 
[04/15 13:03:41    16s] +--------+--------+----------+------------+--------+-------------+---------+---------------------------------------------------+
[04/15 13:03:41    16s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                     |
[04/15 13:03:41    16s] +--------+--------+----------+------------+--------+-------------+---------+---------------------------------------------------+
[04/15 13:03:41    16s] |  -0.149|  -1.524|    59.76%|   0:00:00.0|  885.9M|analysis_slow|  default| sum[54]                                           |
[04/15 13:03:41    16s] |  -0.092|  -0.650|    60.01%|   0:00:00.0|  885.9M|analysis_slow|  default| sum[55]                                           |
[04/15 13:03:41    17s] |   0.000|   0.000|    60.03%|   0:00:00.0|  885.9M|           NA|       NA| NA                                                |
[04/15 13:03:41    17s] +--------+--------+----------+------------+--------+-------------+---------+---------------------------------------------------+
[04/15 13:03:41    17s] 
[04/15 13:03:41    17s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=885.9M) ***
[04/15 13:03:41    17s] 
[04/15 13:03:41    17s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=885.9M) ***
[04/15 13:03:41    17s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/15 13:03:41    17s] End: GigaOpt Global Optimization
[04/15 13:03:41    17s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 763.9M, totSessionCpu=0:00:16 **
[04/15 13:03:41    17s] **INFO: Flow update: Timing closed and design is not congested.
[04/15 13:03:41    17s] *** Starting refinePlace (0:00:16.2 mem=763.9M) ***
[04/15 13:03:41    17s] Total net length = 1.123e+04 (5.181e+03 6.050e+03) (ext = 8.353e+03)
[04/15 13:03:41    17s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[04/15 13:03:41    17s] Density distribution unevenness ratio = 2.148%
[04/15 13:03:41    17s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=763.9MB) @(0:00:16.2 - 0:00:16.2).
[04/15 13:03:41    17s] Starting refinePlace ...
[04/15 13:03:41    17s]   Spread Effort: high, pre-route mode, useDDP on.
[04/15 13:03:41    17s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=765.9MB) @(0:00:16.2 - 0:00:16.2).
[04/15 13:03:41    17s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/15 13:03:41    17s] wireLenOptFixPriorityInst 0 inst fixed
[04/15 13:03:41    17s] Placement tweakage begins.
[04/15 13:03:41    17s] wire length = 1.110e+04
[04/15 13:03:41    17s] wire length = 1.108e+04
[04/15 13:03:41    17s] Placement tweakage ends.
[04/15 13:03:41    17s] Move report: tweak moves 24 insts, mean move: 1.47 um, max move: 4.56 um
[04/15 13:03:41    17s] 	Max move on inst (bit64_bit5mux_i4/U5): (22.23, 25.06) --> (26.79, 25.06)
[04/15 13:03:41    17s] Move report: legalization moves 6 insts, mean move: 0.88 um, max move: 1.78 um
[04/15 13:03:41    17s] 	Max move on inst (bit64_RCadder1_i8/U8): (48.07, 33.46) --> (47.69, 34.86)
[04/15 13:03:41    17s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=765.9MB) @(0:00:16.2 - 0:00:16.2).
[04/15 13:03:41    17s] Move report: Detail placement moves 30 insts, mean move: 1.35 um, max move: 4.56 um
[04/15 13:03:41    17s] 	Max move on inst (bit64_bit5mux_i4/U5): (22.23, 25.06) --> (26.79, 25.06)
[04/15 13:03:41    17s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 765.9MB
[04/15 13:03:41    17s] Statistics of distance of Instance movement in refine placement:
[04/15 13:03:41    17s]   maximum (X+Y) =         4.56 um
[04/15 13:03:41    17s]   inst (bit64_bit5mux_i4/U5) with max move: (22.23, 25.06) -> (26.79, 25.06)
[04/15 13:03:41    17s]   mean    (X+Y) =         1.35 um
[04/15 13:03:41    17s] Total instances flipped for WireLenOpt: 31
[04/15 13:03:41    17s] Total instances flipped, including legalization: 4
[04/15 13:03:41    17s] Summary Report:
[04/15 13:03:41    17s] Instances move: 30 (out of 773 movable)
[04/15 13:03:41    17s] Mean displacement: 1.35 um
[04/15 13:03:41    17s] Max displacement: 4.56 um (Instance: bit64_bit5mux_i4/U5) (22.23, 25.06) -> (26.79, 25.06)
[04/15 13:03:41    17s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[04/15 13:03:41    17s] Total instances moved : 30
[04/15 13:03:41    17s] Ripped up 87 affected routes.
[04/15 13:03:41    17s] Total net length = 1.127e+04 (5.224e+03 6.050e+03) (ext = 8.365e+03)
[04/15 13:03:41    17s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 765.9MB
[04/15 13:03:41    17s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=765.9MB) @(0:00:16.2 - 0:00:16.2).
[04/15 13:03:41    17s] *** Finished refinePlace (0:00:16.2 mem=765.9M) ***
[04/15 13:03:41    17s] Total net length = 1.119e+04 (5.160e+03 6.035e+03) (ext = 8.355e+03)
[04/15 13:03:41    17s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[04/15 13:03:41    17s] Density distribution unevenness ratio = 2.148%
[04/15 13:03:41    17s] Re-routed 87 nets
[04/15 13:03:41    17s] Extraction called for design 'csla_64bit' of instances=773 and nets=904 using extraction engine 'preRoute' .
[04/15 13:03:41    17s] PreRoute RC Extraction called for design csla_64bit.
[04/15 13:03:41    17s] RC Extraction called in multi-corner(2) mode.
[04/15 13:03:41    17s] RCMode: PreRoute
[04/15 13:03:41    17s]       RC Corner Indexes            0       1   
[04/15 13:03:41    17s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/15 13:03:41    17s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:41    17s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/15 13:03:41    17s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:41    17s] Shrink Factor                : 1.00000
[04/15 13:03:41    17s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/15 13:03:41    17s] Using capacitance table file ...
[04/15 13:03:41    17s] Initializing multi-corner capacitance tables ... 
[04/15 13:03:41    17s] Initializing multi-corner resistance tables ...
[04/15 13:03:41    17s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 765.863M)
[04/15 13:03:41    17s] #################################################################################
[04/15 13:03:41    17s] # Design Stage: PreRoute
[04/15 13:03:41    17s] # Design Mode: 45nm
[04/15 13:03:41    17s] # Analysis Mode: MMMC non-OCV
[04/15 13:03:41    17s] # Extraction Mode: default
[04/15 13:03:41    17s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[04/15 13:03:41    17s] # Switching Delay Calculation Engine to AAE
[04/15 13:03:41    17s] #################################################################################
[04/15 13:03:41    17s] AAE_INFO: 1 threads acquired from CTE.
[04/15 13:03:41    17s] Calculate delays in BcWc mode...
[04/15 13:03:41    17s] Topological Sorting (CPU = 0:00:00.0, MEM = 755.8M, InitMEM = 755.8M)
[04/15 13:03:42    17s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:03:42    17s] AAE_THRD: End delay calculation. (MEM=784.234 CPU=0:00:00.1 REAL=0:00:01.0)
[04/15 13:03:42    17s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 784.2M) ***
[04/15 13:03:42    17s] *** Timing NOT met, worst failing slack is 0.055
[04/15 13:03:42    17s] *** Check timing (0:00:00.0)
[04/15 13:03:42    17s] **INFO: Flow update: Design timing is met.
[04/15 13:03:42    17s] Found active setup analysis view analysis_slow
[04/15 13:03:42    17s] Found active hold analysis view analysis_fast
[04/15 13:03:42    17s] 
------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=744.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.055  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   65    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.033%
Routing Overflow: 0.00% H and 0.98% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 746.1M, totSessionCpu=0:00:17 **
[04/15 13:03:42    17s] *** Starting trialRoute (mem=746.1M) ***
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] There are 0 guide points passed to trialRoute for fixed pins.
[04/15 13:03:42    17s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/15 13:03:42    17s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/15 13:03:42    17s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Nr of prerouted/Fixed nets = 0
[04/15 13:03:42    17s] routingBox: (0 0) (148910 147840)
[04/15 13:03:42    17s] coreBox:    (36100 36120) (112810 111720)
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Phase 1a route (0:00:00.0 746.1M):
[04/15 13:03:42    17s] Est net length = 1.072e+04um = 4.912e+03H + 5.812e+03V
[04/15 13:03:42    17s] Usage: (9.1%H 12.3%V) = (5.890e+03um 8.868e+03um) = (3319 5338)
[04/15 13:03:42    17s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[04/15 13:03:42    17s] Overflow: 8 = 0 (0.00% H) + 8 (0.42% V)
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Phase 1b route (0:00:00.0 746.1M):
[04/15 13:03:42    17s] Usage: (9.1%H 12.3%V) = (5.887e+03um 8.869e+03um) = (3317 5338)
[04/15 13:03:42    17s] Overflow: 8 = 0 (0.00% H) + 8 (0.42% V)
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Phase 1c route (0:00:00.0 746.1M):
[04/15 13:03:42    17s] Usage: (9.1%H 12.3%V) = (5.874e+03um 8.871e+03um) = (3309 5339)
[04/15 13:03:42    17s] Overflow: 7 = 0 (0.00% H) + 7 (0.37% V)
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Phase 1d route (0:00:00.0 746.1M):
[04/15 13:03:42    17s] Usage: (9.1%H 12.3%V) = (5.884e+03um 8.881e+03um) = (3314 5345)
[04/15 13:03:42    17s] Overflow: 2 = 0 (0.00% H) + 2 (0.11% V)
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Phase 1a-1d Overflow: 0.00% H + 0.11% V (0:00:00.0 746.1M)

[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Phase 1e route (0:00:00.0 746.1M):
[04/15 13:03:42    17s] Usage: (9.1%H 12.3%V) = (5.884e+03um 8.882e+03um) = (3314 5346)
[04/15 13:03:42    17s] Overflow: 1 = 0 (0.00% H) + 1 (0.05% V)
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Phase 1f route (0:00:00.0 746.1M):
[04/15 13:03:42    17s] Usage: (9.1%H 12.3%V) = (5.884e+03um 8.882e+03um) = (3314 5346)
[04/15 13:03:42    17s] Overflow: 1 = 0 (0.00% H) + 1 (0.05% V)
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Congestion distribution:
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Remain	cntH		cntV
[04/15 13:03:42    17s] --------------------------------------
[04/15 13:03:42    17s]  -1:	0	 0.00%	1	 0.05%
[04/15 13:03:42    17s] --------------------------------------
[04/15 13:03:42    17s]   0:	0	 0.00%	14	 0.76%
[04/15 13:03:42    17s]   1:	0	 0.00%	9	 0.49%
[04/15 13:03:42    17s]   2:	0	 0.00%	14	 0.76%
[04/15 13:03:42    17s]   3:	0	 0.00%	13	 0.70%
[04/15 13:03:42    17s]   4:	0	 0.00%	16	 0.87%
[04/15 13:03:42    17s]   5:	1845	100.00%	1778	96.37%
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Phase 1e-1f Overflow: 0.00% H + 0.05% V (0:00:00.0 746.1M)

[04/15 13:03:42    17s] Global route (cpu=0.0s real=0.0s 746.1M)
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] *** After '-updateRemainTrks' operation: 
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Usage: (9.7%H 12.3%V) = (6.339e+03um 8.897e+03um) = (3554 5359)
[04/15 13:03:42    17s] Overflow: 18 = 0 (0.00% H) + 18 (1.00% V)
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Phase 1l Overflow: 0.00% H + 1.00% V (0:00:00.0 754.1M)

[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Congestion distribution:
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Remain	cntH		cntV
[04/15 13:03:42    17s] --------------------------------------
[04/15 13:03:42    17s]  -5:	0	 0.00%	1	 0.05%
[04/15 13:03:42    17s]  -3:	0	 0.00%	4	 0.22%
[04/15 13:03:42    17s]  -2:	0	 0.00%	3	 0.16%
[04/15 13:03:42    17s]  -1:	0	 0.00%	5	 0.27%
[04/15 13:03:42    17s] --------------------------------------
[04/15 13:03:42    17s]   0:	0	 0.00%	7	 0.38%
[04/15 13:03:42    17s]   1:	0	 0.00%	8	 0.43%
[04/15 13:03:42    17s]   2:	0	 0.00%	6	 0.33%
[04/15 13:03:42    17s]   3:	0	 0.00%	20	 1.08%
[04/15 13:03:42    17s]   4:	0	 0.00%	10	 0.54%
[04/15 13:03:42    17s]   5:	1845	100.00%	1781	96.53%
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] *** Completed Phase 1 route (0:00:00.1 754.1M) ***
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Total length: 1.171e+04um, number of vias: 4206
[04/15 13:03:42    17s] M1(H) length: 3.102e+02um, number of vias: 2344
[04/15 13:03:42    17s] M2(V) length: 3.182e+03um, number of vias: 1285
[04/15 13:03:42    17s] M3(H) length: 3.522e+03um, number of vias: 272
[04/15 13:03:42    17s] M4(V) length: 2.271e+03um, number of vias: 201
[04/15 13:03:42    17s] M5(H) length: 1.289e+03um, number of vias: 104
[04/15 13:03:42    17s] M6(V) length: 1.132e+03um, number of vias: 0
[04/15 13:03:42    17s] M7(H) length: 0.000e+00um, number of vias: 0
[04/15 13:03:42    17s] M8(V) length: 0.000e+00um, number of vias: 0
[04/15 13:03:42    17s] M9(H) length: 0.000e+00um, number of vias: 0
[04/15 13:03:42    17s] M10(V) length: 0.000e+00um
[04/15 13:03:42    17s] *** Completed Phase 2 route (0:00:00.0 754.1M) ***
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] *** Finished all Phases (cpu=0:00:00.1 mem=754.1M) ***
[04/15 13:03:42    17s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[04/15 13:03:42    17s] Peak Memory Usage was 754.1M 
[04/15 13:03:42    17s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:00.2
[04/15 13:03:42    17s]   TrialRoute full (called 2x) runtime= 0:00:00.2
[04/15 13:03:42    17s]   TrialRoute check only (called once) runtime= 0:00:00.0
[04/15 13:03:42    17s]   GlbRouteEst (called once) runtime= 0:00:00.0
[04/15 13:03:42    17s] *** Finished trialRoute (cpu=0:00:00.1 mem=754.1M) ***
[04/15 13:03:42    17s] 
[04/15 13:03:42    17s] Extraction called for design 'csla_64bit' of instances=773 and nets=904 using extraction engine 'preRoute' .
[04/15 13:03:42    17s] PreRoute RC Extraction called for design csla_64bit.
[04/15 13:03:42    17s] RC Extraction called in multi-corner(2) mode.
[04/15 13:03:42    17s] RCMode: PreRoute
[04/15 13:03:42    17s]       RC Corner Indexes            0       1   
[04/15 13:03:42    17s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/15 13:03:42    17s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:42    17s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/15 13:03:42    17s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:42    17s] Shrink Factor                : 1.00000
[04/15 13:03:42    17s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/15 13:03:42    17s] Using capacitance table file ...
[04/15 13:03:42    17s] Updating RC grid for preRoute extraction ...
[04/15 13:03:42    17s] Initializing multi-corner capacitance tables ... 
[04/15 13:03:42    17s] Initializing multi-corner resistance tables ...
[04/15 13:03:42    17s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 754.070M)
[04/15 13:03:42    18s] #################################################################################
[04/15 13:03:42    18s] # Design Stage: PreRoute
[04/15 13:03:42    18s] # Design Mode: 45nm
[04/15 13:03:42    18s] # Analysis Mode: MMMC non-OCV
[04/15 13:03:42    18s] # Extraction Mode: default
[04/15 13:03:42    18s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[04/15 13:03:42    18s] # Switching Delay Calculation Engine to AAE
[04/15 13:03:42    18s] #################################################################################
[04/15 13:03:42    18s] AAE_INFO: 1 threads acquired from CTE.
[04/15 13:03:42    18s] Calculate delays in BcWc mode...
[04/15 13:03:42    18s] Topological Sorting (CPU = 0:00:00.0, MEM = 782.2M, InitMEM = 782.2M)
[04/15 13:03:42    18s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:03:42    18s] AAE_THRD: End delay calculation. (MEM=782.227 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:03:42    18s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 782.2M) ***
[04/15 13:03:42    18s] Begin: GigaOpt postEco DRV Optimization
[04/15 13:03:42    18s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:03:42    18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:03:42    18s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[04/15 13:03:42    18s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
[04/15 13:03:42    18s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[04/15 13:03:42    18s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
[04/15 13:03:42    18s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[04/15 13:03:42    18s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.03 |          0|          0|  60.03  |            |           |
[04/15 13:03:42    18s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.03 |          0|          0|  60.03  |   0:00:00.0|     892.9M|
[04/15 13:03:42    18s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[04/15 13:03:42    18s] 
[04/15 13:03:42    18s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=892.9M) ***
[04/15 13:03:42    18s] 
[04/15 13:03:42    18s] End: GigaOpt postEco DRV Optimization
[04/15 13:03:42    18s] **INFO: Flow update: Design timing is met.
[04/15 13:03:42    18s] **INFO: Flow update: Design timing is met.
[04/15 13:03:42    18s] **INFO: Flow update: Design timing is met.
[04/15 13:03:42    18s] *** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
[04/15 13:03:42    18s] *** Starting trialRoute (mem=801.5M) ***
[04/15 13:03:42    18s] 
[04/15 13:03:42    18s] There are 0 guide points passed to trialRoute for fixed pins.
[04/15 13:03:42    18s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/15 13:03:42    18s] Start to check current routing status for nets...
[04/15 13:03:42    18s] All nets are already routed correctly.
[04/15 13:03:42    18s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.2
[04/15 13:03:42    18s]   TrialRoute full (called 2x) runtime= 0:00:00.2
[04/15 13:03:42    18s]   TrialRoute check only (called 2x) runtime= 0:00:00.0
[04/15 13:03:42    18s]   GlbRouteEst (called once) runtime= 0:00:00.0
[04/15 13:03:42    18s] *** Finishing trialRoute (mem=801.5M) ***
[04/15 13:03:42    18s] 
[04/15 13:03:42    18s] **INFO: Flow update: Design timing is met.
[04/15 13:03:42    18s] Extraction called for design 'csla_64bit' of instances=773 and nets=904 using extraction engine 'preRoute' .
[04/15 13:03:42    18s] PreRoute RC Extraction called for design csla_64bit.
[04/15 13:03:42    18s] RC Extraction called in multi-corner(2) mode.
[04/15 13:03:42    18s] RCMode: PreRoute
[04/15 13:03:42    18s]       RC Corner Indexes            0       1   
[04/15 13:03:42    18s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/15 13:03:42    18s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:42    18s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/15 13:03:42    18s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:42    18s] Shrink Factor                : 1.00000
[04/15 13:03:42    18s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/15 13:03:42    18s] Using capacitance table file ...
[04/15 13:03:42    18s] Initializing multi-corner capacitance tables ... 
[04/15 13:03:43    18s] Initializing multi-corner resistance tables ...
[04/15 13:03:43    18s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 812.535M)
[04/15 13:03:43    18s] #################################################################################
[04/15 13:03:43    18s] # Design Stage: PreRoute
[04/15 13:03:43    18s] # Design Mode: 45nm
[04/15 13:03:43    18s] # Analysis Mode: MMMC non-OCV
[04/15 13:03:43    18s] # Extraction Mode: default
[04/15 13:03:43    18s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[04/15 13:03:43    18s] # Switching Delay Calculation Engine to AAE
[04/15 13:03:43    18s] #################################################################################
[04/15 13:03:43    18s] AAE_INFO: 1 threads acquired from CTE.
[04/15 13:03:43    18s] Calculate delays in BcWc mode...
[04/15 13:03:43    18s] Topological Sorting (CPU = 0:00:00.0, MEM = 810.5M, InitMEM = 810.5M)
[04/15 13:03:43    18s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:03:43    18s] AAE_THRD: End delay calculation. (MEM=787.203 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:03:43    18s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 787.2M) ***
[04/15 13:03:43    18s] Reported timing to dir reports/preCTSTimingReports
[04/15 13:03:43    18s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 751.0M, totSessionCpu=0:00:18 **
[04/15 13:03:43    18s] Found active setup analysis view analysis_slow
[04/15 13:03:43    18s] Found active hold analysis view analysis_fast
[04/15 13:03:43    19s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.027  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   65    |   65    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.033%
Routing Overflow: 0.00% H and 1.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 749.0M, totSessionCpu=0:00:18 **
[04/15 13:03:43    19s] **WARN: (ENCOPT-3195):	Analysis mode has changed.
[04/15 13:03:43    19s] Type 'man ENCOPT-3195' for more detail.
[04/15 13:03:43    19s] *** Finished optDesign ***
[04/15 13:03:43    19s] 
[04/15 13:03:43    19s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.8 real=0:00:04.8)
[04/15 13:03:43    19s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[04/15 13:03:43    19s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[04/15 13:03:43    19s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[04/15 13:03:43    19s] <CMD> saveDesign db/csla_64bit_place.enc
[04/15 13:03:43    19s] Writing Netlist "db/csla_64bit_place.enc.dat.tmp/csla_64bit.v.gz" ...
[04/15 13:03:43    19s] Saving AAE Data ...
[04/15 13:03:43    19s] Saving configuration ...
[04/15 13:03:43    19s] Saving preference file db/csla_64bit_place.enc.dat.tmp/enc.pref.tcl ...
[04/15 13:03:43    19s] Saving floorplan ...
[04/15 13:03:43    19s] Saving Drc markers ...
[04/15 13:03:43    19s] ... No Drc file written since there is no markers found.
[04/15 13:03:43    19s] Saving placement ...
[04/15 13:03:43    19s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=670.5M) ***
[04/15 13:03:43    19s] Saving route ...
[04/15 13:03:43    19s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=670.5M) ***
[04/15 13:03:43    19s] Writing DEF file 'db/csla_64bit_place.enc.dat.tmp/csla_64bit.def.gz', current time is Thu Apr 15 13:03:43 2021 ...
[04/15 13:03:43    19s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/15 13:03:43    19s] DEF file 'db/csla_64bit_place.enc.dat.tmp/csla_64bit.def.gz' is written, current time is Thu Apr 15 13:03:43 2021 ...
[04/15 13:03:43    19s] Copying LEF file...
[04/15 13:03:43    19s] Copying Non-ILM Constraints file(s) ...
[04/15 13:03:43    19s] Modifying Mode File...
[04/15 13:03:44    19s] Modifying View File...
[04/15 13:03:44    19s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib...
[04/15 13:03:44    19s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb...
[04/15 13:03:44    19s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib...
[04/15 13:03:44    19s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb...
[04/15 13:03:44    19s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl...
[04/15 13:03:44    19s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch...
[04/15 13:03:44    19s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl...
[04/15 13:03:44    19s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch...
[04/15 13:03:44    19s] Copying designs/csla_64bit.mapped.sdc...
[04/15 13:03:44    20s] Modifying Globals File...
[04/15 13:03:45    20s] Modifying Power Constraints File...
[04/15 13:03:45    20s] Generated self-contained design: /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/db
[04/15 13:03:45    20s] *** Message Summary: 0 warning(s), 0 error(s)
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] <CMD> createClockTreeSpec -bufferList {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3} -file Clock.ctstch
[04/15 13:03:45    20s] **WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
[04/15 13:03:45    20s] Checking spec file integrity...
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] ******* createClockTreeSpec begin *******
[04/15 13:03:45    20s] Options:  -bufferList CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 -file Clock.ctstch 
[04/15 13:03:45    20s] New Clock Spec Generation is ON.
[04/15 13:03:45    20s] New CTE tracing is ON.
[04/15 13:03:45    20s] Handle Multi Mode on mixed active views: analysis_fast analysis_slow.
[04/15 13:03:45    20s] *Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
[04/15 13:03:45    20s] INFO: Include DontTouch Net from EDI DB.
[04/15 13:03:45    20s] Total 0 clock roots are extracted.
[04/15 13:03:45    20s] createClockTreeSpec invoking cleanupSpecifyClockTree
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] Reading clock tree spec file 'Clock.ctstch' ...
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] Switching off Advanced RC Correlation modes in AAE mode.
[04/15 13:03:45    20s] Active Analysis Views for CTS are,
[04/15 13:03:45    20s] #1 analysis_slow
[04/15 13:03:45    20s] #2 analysis_fast
[04/15 13:03:45    20s] Default Analysis Views is analysis_slow
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] ***** !! NOTE !! *****
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[04/15 13:03:45    20s] If you want to change the behavior, you need to use the SetDPinAsSync
[04/15 13:03:45    20s] or SetIoPinAsSync statement in the clock tree specification file,
[04/15 13:03:45    20s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[04/15 13:03:45    20s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[04/15 13:03:45    20s] before specifyClockTree command.
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=680.5M) ***
[04/15 13:03:45    20s] *** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=680.5M) ***
[04/15 13:03:45    20s] <CMD> setCTSMode -engine ck
[04/15 13:03:45    20s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS -updateIoLatency
[04/15 13:03:45    20s] -engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
[04/15 13:03:45    20s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 680.5M **
[04/15 13:03:45    20s] setCTSMode -engine ck -moveGateLimit 25
[04/15 13:03:45    20s] <clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] <clockDesign CMD> cleanupSpecifyClockTree
[04/15 13:03:45    20s] <clockDesign CMD> specifyClockTree -file Clock.ctstch
[04/15 13:03:45    20s] Checking spec file integrity...
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] Reading clock tree spec file 'Clock.ctstch' ...
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] Switching off Advanced RC Correlation modes in AAE mode.
[04/15 13:03:45    20s] Active Analysis Views for CTS are,
[04/15 13:03:45    20s] #1 analysis_slow
[04/15 13:03:45    20s] #2 analysis_fast
[04/15 13:03:45    20s] Default Analysis Views is analysis_slow
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] ***** !! NOTE !! *****
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[04/15 13:03:45    20s] If you want to change the behavior, you need to use the SetDPinAsSync
[04/15 13:03:45    20s] or SetIoPinAsSync statement in the clock tree specification file,
[04/15 13:03:45    20s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[04/15 13:03:45    20s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[04/15 13:03:45    20s] before specifyClockTree command.
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=680.5M) ***
[04/15 13:03:45    20s] <clockDesign CMD> changeClockStatus -all -fixedBuffers
[04/15 13:03:45    20s] Checking spec file integrity...
[04/15 13:03:45    20s] **ERROR: (ENCCK-114):	CTS could not find valid clock tree root in design. This is most probably caused by AutoCTSRootPin is not correctly specified in the clock spec file that is read in, or, the specified root pin is not valid. Please check the clock spec file before continuing.
[04/15 13:03:45    20s] *** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=680.5M) ***
[04/15 13:03:45    20s] <clockDesign CMD> deleteClockTree -all
[04/15 13:03:45    20s] Checking spec file integrity...
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] deleteClockTree Option :  -all 
[04/15 13:03:45    20s] **ERROR: (ENCCK-114):	CTS could not find valid clock tree root in design. This is most probably caused by AutoCTSRootPin is not correctly specified in the clock spec file that is read in, or, the specified root pin is not valid. Please check the clock spec file before continuing.
[04/15 13:03:45    20s] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=680.5M) ***
[04/15 13:03:45    20s] <clockDesign INFO> 'setCTSMode -synthPropagatedClock false' is used for ckSynthesis while executing 'clockDesign -updateIoLatency'
[04/15 13:03:45    20s] <clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
[04/15 13:03:45    20s] Checking spec file integrity...
[04/15 13:03:45    20s] **WARN: (ENCCK-178):	CTS cannot find a valid clock net.
[04/15 13:03:45    20s] **WARN: (ENCCK-313):	You have not specified a clock tree. Use the specifyClockTree command to do so.
[04/15 13:03:45    20s] *** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=680.5M) ***
[04/15 13:03:45    20s] <clockDesign INFO> 'setCTSMode -synthPropagatedClock true' is issued to restore setting
[04/15 13:03:45    20s] <clockDesign CMD> update_io_latency
[04/15 13:03:45    20s] **ERROR: (TCLCMD-1302):	The update_io_latency command cannot be run when the design is not in ideal mode. Check the setting: set_analysis_mode -clockPropagation sdcControl.
[04/15 13:03:45    20s] **ERROR: (ENCCK-9000):	**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 670.5M **
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] *** Summary of all messages that are not suppressed in this session:
[04/15 13:03:45    20s] Severity  ID               Count  Summary                                  
[04/15 13:03:45    20s] ERROR     ENCCK-114            2  CTS could not find valid clock tree root...
[04/15 13:03:45    20s] WARNING   ENCCK-178            1  CTS cannot find a valid clock net.       
[04/15 13:03:45    20s] ERROR     ENCCK-9000           1  %s                                       
[04/15 13:03:45    20s] WARNING   ENCCK-313            1  You have not specified a clock tree. Use...
[04/15 13:03:45    20s] *** Message Summary: 2 warning(s), 3 error(s)
[04/15 13:03:45    20s] 
[04/15 13:03:45    20s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/15 13:03:45    20s] <CMD> setAnalysisMode -cppr both
[04/15 13:03:45    20s] <CMD> optDesign -postCTS -outDir reports/postCTSTimingReports
[04/15 13:03:45    20s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:03:45    20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:03:45    20s] GigaOpt running with 1 threads.
[04/15 13:03:45    20s] Updating RC grid for preRoute extraction ...
[04/15 13:03:45    20s] Initializing multi-corner capacitance tables ... 
[04/15 13:03:45    21s] Initializing multi-corner resistance tables ...
[04/15 13:03:45    21s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 662.4M, totSessionCpu=0:00:20 **
[04/15 13:03:45    21s] *** optDesign -postCTS ***
[04/15 13:03:45    21s] DRC Margin: user margin 0.0; extra margin 0.2
[04/15 13:03:45    21s] Hold Target Slack: user slack 0
[04/15 13:03:45    21s] Setup Target Slack: user slack 0; extra slack 0.1
[04/15 13:03:45    21s] **WARN: (ENCOPT-3195):	Analysis mode has changed.
[04/15 13:03:45    21s] Type 'man ENCOPT-3195' for more detail.
[04/15 13:03:45    21s] Multi-VT timing optimization disabled based on library information.
[04/15 13:03:45    21s] *** Starting trialRoute (mem=662.4M) ***
[04/15 13:03:45    21s] 
[04/15 13:03:45    21s] There are 0 guide points passed to trialRoute for fixed pins.
[04/15 13:03:45    21s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/15 13:03:45    21s] Start to check current routing status for nets...
[04/15 13:03:45    21s] All nets are already routed correctly.
[04/15 13:03:45    21s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.2
[04/15 13:03:45    21s]   TrialRoute full (called 2x) runtime= 0:00:00.2
[04/15 13:03:45    21s]   TrialRoute check only (called 3x) runtime= 0:00:00.0
[04/15 13:03:45    21s]   GlbRouteEst (called once) runtime= 0:00:00.0
[04/15 13:03:45    21s] *** Finishing trialRoute (mem=662.4M) ***
[04/15 13:03:45    21s] 
[04/15 13:03:45    21s] Extraction called for design 'csla_64bit' of instances=773 and nets=904 using extraction engine 'preRoute' .
[04/15 13:03:45    21s] PreRoute RC Extraction called for design csla_64bit.
[04/15 13:03:45    21s] RC Extraction called in multi-corner(2) mode.
[04/15 13:03:45    21s] RCMode: PreRoute
[04/15 13:03:45    21s]       RC Corner Indexes            0       1   
[04/15 13:03:45    21s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/15 13:03:45    21s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:45    21s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/15 13:03:45    21s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:45    21s] Shrink Factor                : 1.00000
[04/15 13:03:45    21s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/15 13:03:45    21s] Using capacitance table file ...
[04/15 13:03:45    21s] Updating RC grid for preRoute extraction ...
[04/15 13:03:45    21s] Initializing multi-corner capacitance tables ... 
[04/15 13:03:46    21s] Initializing multi-corner resistance tables ...
[04/15 13:03:46    21s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 662.441M)
[04/15 13:03:46    21s] Found active setup analysis view analysis_slow
[04/15 13:03:46    21s] Found active hold analysis view analysis_fast
[04/15 13:03:46    21s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:03:46    21s] AAE_THRD: End delay calculation. (MEM=786.09 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:03:46    21s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.027  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   65    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.033%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 749.9M, totSessionCpu=0:00:21 **
[04/15 13:03:46    21s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[04/15 13:03:46    21s] *** Starting optimizing excluded clock nets MEM= 751.9M) ***
[04/15 13:03:46    21s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 751.9M) ***
[04/15 13:03:46    21s] *** Starting optimizing excluded clock nets MEM= 751.9M) ***
[04/15 13:03:46    21s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 751.9M) ***
[04/15 13:03:46    21s] Begin: GigaOpt Global Optimization
[04/15 13:03:46    22s] *info: 2 special nets excluded.
[04/15 13:03:46    22s] *info: 2 no-driver nets excluded.
[04/15 13:03:46    22s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/15 13:03:46    22s] +--------+--------+----------+------------+--------+-------------+---------+---------------------------------------------------+
[04/15 13:03:46    22s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                     |
[04/15 13:03:46    22s] +--------+--------+----------+------------+--------+-------------+---------+---------------------------------------------------+
[04/15 13:03:46    22s] |   0.000|   0.000|    60.03%|   0:00:00.0|  889.7M|analysis_slow|       NA| NA                                                |
[04/15 13:03:46    22s] +--------+--------+----------+------------+--------+-------------+---------+---------------------------------------------------+
[04/15 13:03:46    22s] 
[04/15 13:03:46    22s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=889.7M) ***
[04/15 13:03:46    22s] 
[04/15 13:03:46    22s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=889.7M) ***
[04/15 13:03:46    22s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/15 13:03:46    22s] End: GigaOpt Global Optimization
[04/15 13:03:46    22s] Found active setup analysis view analysis_slow
[04/15 13:03:46    22s] Found active hold analysis view analysis_fast
[04/15 13:03:46    22s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=767.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.027  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   65    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.033%
Routing Overflow: 0.00% H and 1.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 767.2M, totSessionCpu=0:00:21 **
[04/15 13:03:46    22s] Begin: Area Reclaim Optimization
[04/15 13:03:47    22s] Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 60.03
[04/15 13:03:47    22s] +----------+---------+--------+--------+------------+--------+
[04/15 13:03:47    22s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/15 13:03:47    22s] +----------+---------+--------+--------+------------+--------+
[04/15 13:03:47    22s] |    60.03%|        -|   0.027|   0.000|   0:00:00.0|  883.7M|
[04/15 13:03:47    22s] |    60.03%|        0|   0.027|   0.000|   0:00:00.0|  883.7M|
[04/15 13:03:47    22s] |    60.03%|        0|   0.027|   0.000|   0:00:00.0|  883.7M|
[04/15 13:03:47    22s] |    60.03%|        0|   0.027|   0.000|   0:00:00.0|  883.7M|
[04/15 13:03:47    22s] |    59.96%|        1|   0.036|   0.000|   0:00:00.0|  884.7M|
[04/15 13:03:47    22s] |    59.96%|        0|   0.036|   0.000|   0:00:00.0|  884.7M|
[04/15 13:03:47    22s] +----------+---------+--------+--------+------------+--------+
[04/15 13:03:47    22s] Reclaim Optimization End WNS Slack 0.036  TNS Slack 0.000 Density 59.96
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[04/15 13:03:47    22s] --------------------------------------------------------------
[04/15 13:03:47    22s] |                                   | Total     | Sequential |
[04/15 13:03:47    22s] --------------------------------------------------------------
[04/15 13:03:47    22s] | Num insts resized                 |       1  |       0    |
[04/15 13:03:47    22s] | Num insts undone                  |       0  |       0    |
[04/15 13:03:47    22s] | Num insts Downsized               |       1  |       0    |
[04/15 13:03:47    22s] | Num insts Samesized               |       0  |       0    |
[04/15 13:03:47    22s] | Num insts Upsized                 |       0  |       0    |
[04/15 13:03:47    22s] | Num multiple commits+uncommits    |       0  |       -    |
[04/15 13:03:47    22s] --------------------------------------------------------------
[04/15 13:03:47    22s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
[04/15 13:03:47    22s] Executing incremental physical updates
[04/15 13:03:47    22s] Executing incremental physical updates
[04/15 13:03:47    22s] *** Starting refinePlace (0:00:21.5 mem=808.4M) ***
[04/15 13:03:47    22s] Total net length = 1.124e+04 (5.182e+03 6.054e+03) (ext = 8.363e+03)
[04/15 13:03:47    22s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[04/15 13:03:47    22s] Density distribution unevenness ratio = 2.138%
[04/15 13:03:47    22s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=808.4MB) @(0:00:21.5 - 0:00:21.5).
[04/15 13:03:47    22s] Starting refinePlace ...
[04/15 13:03:47    22s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/15 13:03:47    22s]   Spread Effort: high, pre-route mode, useDDP on.
[04/15 13:03:47    22s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=808.4MB) @(0:00:21.5 - 0:00:21.5).
[04/15 13:03:47    22s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/15 13:03:47    22s] wireLenOptFixPriorityInst 0 inst fixed
[04/15 13:03:47    22s] Placement tweakage begins.
[04/15 13:03:47    22s] wire length = 1.110e+04
[04/15 13:03:47    22s] wire length = 1.109e+04
[04/15 13:03:47    22s] Placement tweakage ends.
[04/15 13:03:47    22s] Move report: tweak moves 4 insts, mean move: 1.00 um, max move: 1.52 um
[04/15 13:03:47    22s] 	Max move on inst (bit64_RCadder1_i4/U2): (20.33, 34.86) --> (21.85, 34.86)
[04/15 13:03:47    22s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/15 13:03:47    22s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=808.4MB) @(0:00:21.6 - 0:00:21.6).
[04/15 13:03:47    22s] Move report: Detail placement moves 4 insts, mean move: 1.00 um, max move: 1.52 um
[04/15 13:03:47    22s] 	Max move on inst (bit64_RCadder1_i4/U2): (20.33, 34.86) --> (21.85, 34.86)
[04/15 13:03:47    22s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 808.4MB
[04/15 13:03:47    22s] Statistics of distance of Instance movement in refine placement:
[04/15 13:03:47    22s]   maximum (X+Y) =         1.52 um
[04/15 13:03:47    22s]   inst (bit64_RCadder1_i4/U2) with max move: (20.33, 34.86) -> (21.85, 34.86)
[04/15 13:03:47    22s]   mean    (X+Y) =         1.00 um
[04/15 13:03:47    22s] Total instances flipped for WireLenOpt: 29
[04/15 13:03:47    22s] Total instances flipped, including legalization: 2
[04/15 13:03:47    22s] Summary Report:
[04/15 13:03:47    22s] Instances move: 4 (out of 773 movable)
[04/15 13:03:47    22s] Mean displacement: 1.00 um
[04/15 13:03:47    22s] Max displacement: 1.52 um (Instance: bit64_RCadder1_i4/U2) (20.33, 34.86) -> (21.85, 34.86)
[04/15 13:03:47    22s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[04/15 13:03:47    22s] Total instances moved : 4
[04/15 13:03:47    22s] Total net length = 1.125e+04 (5.196e+03 6.054e+03) (ext = 8.365e+03)
[04/15 13:03:47    22s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 808.4MB
[04/15 13:03:47    22s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=808.4MB) @(0:00:21.5 - 0:00:21.6).
[04/15 13:03:47    22s] *** Finished refinePlace (0:00:21.6 mem=808.4M) ***
[04/15 13:03:47    22s] Ripped up 0 affected routes.
[04/15 13:03:47    22s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=770.11M, totSessionCpu=0:00:22).
[04/15 13:03:47    22s] *** Starting trialRoute (mem=770.1M) ***
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] There are 0 guide points passed to trialRoute for fixed pins.
[04/15 13:03:47    22s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/15 13:03:47    22s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/15 13:03:47    22s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Nr of prerouted/Fixed nets = 0
[04/15 13:03:47    22s] routingBox: (0 0) (148910 147840)
[04/15 13:03:47    22s] coreBox:    (36100 36120) (112810 111720)
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Phase 1a route (0:00:00.0 770.1M):
[04/15 13:03:47    22s] Est net length = 1.072e+04um = 4.909e+03H + 5.809e+03V
[04/15 13:03:47    22s] Usage: (9.1%H 12.3%V) = (5.876e+03um 8.861e+03um) = (3312 5333)
[04/15 13:03:47    22s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[04/15 13:03:47    22s] Overflow: 8 = 0 (0.00% H) + 8 (0.42% V)
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Phase 1b route (0:00:00.0 772.1M):
[04/15 13:03:47    22s] Usage: (9.1%H 12.3%V) = (5.874e+03um 8.862e+03um) = (3310 5333)
[04/15 13:03:47    22s] Overflow: 8 = 0 (0.00% H) + 8 (0.42% V)
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Phase 1c route (0:00:00.0 772.1M):
[04/15 13:03:47    22s] Usage: (9.0%H 12.3%V) = (5.864e+03um 8.864e+03um) = (3304 5334)
[04/15 13:03:47    22s] Overflow: 7 = 0 (0.00% H) + 7 (0.37% V)
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Phase 1d route (0:00:00.0 772.1M):
[04/15 13:03:47    22s] Usage: (9.1%H 12.3%V) = (5.875e+03um 8.874e+03um) = (3309 5340)
[04/15 13:03:47    22s] Overflow: 2 = 0 (0.00% H) + 2 (0.11% V)
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Phase 1a-1d Overflow: 0.00% H + 0.11% V (0:00:00.0 772.1M)

[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Phase 1e route (0:00:00.0 772.1M):
[04/15 13:03:47    22s] Usage: (9.1%H 12.3%V) = (5.875e+03um 8.875e+03um) = (3309 5341)
[04/15 13:03:47    22s] Overflow: 1 = 0 (0.00% H) + 1 (0.05% V)
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Phase 1f route (0:00:00.0 772.1M):
[04/15 13:03:47    22s] Usage: (9.1%H 12.3%V) = (5.875e+03um 8.875e+03um) = (3309 5341)
[04/15 13:03:47    22s] Overflow: 1 = 0 (0.00% H) + 1 (0.05% V)
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Congestion distribution:
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Remain	cntH		cntV
[04/15 13:03:47    22s] --------------------------------------
[04/15 13:03:47    22s]  -1:	0	 0.00%	1	 0.05%
[04/15 13:03:47    22s] --------------------------------------
[04/15 13:03:47    22s]   0:	0	 0.00%	14	 0.76%
[04/15 13:03:47    22s]   1:	0	 0.00%	9	 0.49%
[04/15 13:03:47    22s]   2:	0	 0.00%	14	 0.76%
[04/15 13:03:47    22s]   3:	0	 0.00%	13	 0.70%
[04/15 13:03:47    22s]   4:	0	 0.00%	16	 0.87%
[04/15 13:03:47    22s]   5:	1845	100.00%	1778	96.37%
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Phase 1e-1f Overflow: 0.00% H + 0.05% V (0:00:00.0 772.1M)

[04/15 13:03:47    22s] Global route (cpu=0.0s real=0.0s 772.1M)
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] *** After '-updateRemainTrks' operation: 
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Usage: (9.7%H 12.3%V) = (6.330e+03um 8.891e+03um) = (3549 5355)
[04/15 13:03:47    22s] Overflow: 18 = 0 (0.00% H) + 18 (1.00% V)
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Phase 1l Overflow: 0.00% H + 1.00% V (0:00:00.0 780.1M)

[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Congestion distribution:
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Remain	cntH		cntV
[04/15 13:03:47    22s] --------------------------------------
[04/15 13:03:47    22s]  -5:	0	 0.00%	1	 0.05%
[04/15 13:03:47    22s]  -3:	0	 0.00%	4	 0.22%
[04/15 13:03:47    22s]  -2:	0	 0.00%	3	 0.16%
[04/15 13:03:47    22s]  -1:	0	 0.00%	5	 0.27%
[04/15 13:03:47    22s] --------------------------------------
[04/15 13:03:47    22s]   0:	0	 0.00%	7	 0.38%
[04/15 13:03:47    22s]   1:	0	 0.00%	8	 0.43%
[04/15 13:03:47    22s]   2:	0	 0.00%	6	 0.33%
[04/15 13:03:47    22s]   3:	0	 0.00%	20	 1.08%
[04/15 13:03:47    22s]   4:	0	 0.00%	10	 0.54%
[04/15 13:03:47    22s]   5:	1845	100.00%	1781	96.53%
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] *** Completed Phase 1 route (0:00:00.1 780.1M) ***
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Total length: 1.171e+04um, number of vias: 4201
[04/15 13:03:47    22s] M1(H) length: 3.095e+02um, number of vias: 2344
[04/15 13:03:47    22s] M2(V) length: 3.184e+03um, number of vias: 1280
[04/15 13:03:47    22s] M3(H) length: 3.525e+03um, number of vias: 272
[04/15 13:03:47    22s] M4(V) length: 2.311e+03um, number of vias: 201
[04/15 13:03:47    22s] M5(H) length: 1.286e+03um, number of vias: 104
[04/15 13:03:47    22s] M6(V) length: 1.094e+03um, number of vias: 0
[04/15 13:03:47    22s] M7(H) length: 0.000e+00um, number of vias: 0
[04/15 13:03:47    22s] M8(V) length: 0.000e+00um, number of vias: 0
[04/15 13:03:47    22s] M9(H) length: 0.000e+00um, number of vias: 0
[04/15 13:03:47    22s] M10(V) length: 0.000e+00um
[04/15 13:03:47    22s] *** Completed Phase 2 route (0:00:00.0 780.1M) ***
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] *** Finished all Phases (cpu=0:00:00.1 mem=780.1M) ***
[04/15 13:03:47    22s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[04/15 13:03:47    22s] Peak Memory Usage was 780.1M 
[04/15 13:03:47    22s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:00.3
[04/15 13:03:47    22s]   TrialRoute full (called 3x) runtime= 0:00:00.3
[04/15 13:03:47    22s]   TrialRoute check only (called 3x) runtime= 0:00:00.0
[04/15 13:03:47    22s]   GlbRouteEst (called once) runtime= 0:00:00.0
[04/15 13:03:47    22s] *** Finished trialRoute (cpu=0:00:00.1 mem=780.1M) ***
[04/15 13:03:47    22s] 
[04/15 13:03:47    22s] Extraction called for design 'csla_64bit' of instances=773 and nets=904 using extraction engine 'preRoute' .
[04/15 13:03:47    22s] PreRoute RC Extraction called for design csla_64bit.
[04/15 13:03:47    22s] RC Extraction called in multi-corner(2) mode.
[04/15 13:03:47    22s] RCMode: PreRoute
[04/15 13:03:47    22s]       RC Corner Indexes            0       1   
[04/15 13:03:47    22s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/15 13:03:47    22s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:47    22s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/15 13:03:47    22s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/15 13:03:47    22s] Shrink Factor                : 1.00000
[04/15 13:03:47    22s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/15 13:03:47    22s] Using capacitance table file ...
[04/15 13:03:47    22s] Updating RC grid for preRoute extraction ...
[04/15 13:03:47    22s] Initializing multi-corner capacitance tables ... 
[04/15 13:03:47    23s] Initializing multi-corner resistance tables ...
[04/15 13:03:47    23s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 780.109M)
[04/15 13:03:47    23s] #################################################################################
[04/15 13:03:47    23s] # Design Stage: PreRoute
[04/15 13:03:47    23s] # Design Mode: 45nm
[04/15 13:03:47    23s] # Analysis Mode: MMMC OCV
[04/15 13:03:47    23s] # Extraction Mode: default
[04/15 13:03:47    23s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[04/15 13:03:47    23s] # Switching Delay Calculation Engine to AAE
[04/15 13:03:47    23s] #################################################################################
[04/15 13:03:47    23s] AAE_INFO: 1 threads acquired from CTE.
[04/15 13:03:47    23s] Calculate early delays in OCV mode...
[04/15 13:03:47    23s] Calculate late delays in OCV mode...
[04/15 13:03:47    23s] Topological Sorting (CPU = 0:00:00.0, MEM = 808.2M, InitMEM = 808.2M)
[04/15 13:03:47    23s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:03:47    23s] AAE_THRD: End delay calculation. (MEM=793.004 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:03:47    23s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 793.0M) ***
[04/15 13:03:47    23s] Found active setup analysis view analysis_slow
[04/15 13:03:47    23s] Found active hold analysis view analysis_fast
[04/15 13:03:47    23s] 
------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=754.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.033  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   65    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
Routing Overflow: 0.00% H and 1.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 756.8M, totSessionCpu=0:00:22 **
[04/15 13:03:48    23s] **INFO: Flow update: Design timing is met.
[04/15 13:03:48    23s] Found active setup analysis view analysis_slow
[04/15 13:03:48    23s] Found active hold analysis view analysis_fast
[04/15 13:03:48    23s] 
------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=754.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.033  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   65    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
Routing Overflow: 0.00% H and 1.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 754.8M, totSessionCpu=0:00:22 **
[04/15 13:03:48    23s] Reported timing to dir reports/postCTSTimingReports
[04/15 13:03:48    23s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 754.8M, totSessionCpu=0:00:22 **
[04/15 13:03:48    23s] Found active setup analysis view analysis_slow
[04/15 13:03:48    23s] Found active hold analysis view analysis_fast
[04/15 13:03:48    23s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   65    |   65    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
Routing Overflow: 0.00% H and 1.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 752.8M, totSessionCpu=0:00:23 **
[04/15 13:03:48    23s] **WARN: (ENCOPT-3195):	Analysis mode has changed.
[04/15 13:03:48    23s] Type 'man ENCOPT-3195' for more detail.
[04/15 13:03:48    23s] *** Finished optDesign ***
[04/15 13:03:48    23s] 
[04/15 13:03:48    23s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:03.5 real=0:00:03.5)
[04/15 13:03:48    23s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[04/15 13:03:48    23s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.4 real=0:00:00.4)
[04/15 13:03:48    23s] <CMD> optDesign -postCTS -hold -outDir reports/postCTSTimingReports
[04/15 13:03:48    23s] GigaOpt running with 1 threads.
[04/15 13:03:48    23s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:03:48    23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:03:48    23s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 681.4M, totSessionCpu=0:00:23 **
[04/15 13:03:48    23s] *** optDesign -postCTS ***
[04/15 13:03:48    23s] DRC Margin: user margin 0.0
[04/15 13:03:48    23s] Hold Target Slack: user slack 0
[04/15 13:03:48    23s] Setup Target Slack: user slack 0;
[04/15 13:03:48    23s] *** Starting trialRoute (mem=681.4M) ***
[04/15 13:03:48    23s] 
[04/15 13:03:48    23s] There are 0 guide points passed to trialRoute for fixed pins.
[04/15 13:03:48    23s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/15 13:03:48    23s] Start to check current routing status for nets...
[04/15 13:03:48    23s] All nets are already routed correctly.
[04/15 13:03:48    23s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.3
[04/15 13:03:48    23s]   TrialRoute full (called 3x) runtime= 0:00:00.3
[04/15 13:03:48    23s]   TrialRoute check only (called 4x) runtime= 0:00:00.0
[04/15 13:03:48    23s]   GlbRouteEst (called once) runtime= 0:00:00.0
[04/15 13:03:48    23s] *** Finishing trialRoute (mem=681.4M) ***
[04/15 13:03:48    23s] 
[04/15 13:03:48    24s] *info: All cells identified as Buffer and Delay cells:
[04/15 13:03:48    24s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[04/15 13:03:48    24s] *info: ------------------------------------------------------------------
[04/15 13:03:48    24s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[04/15 13:03:48    24s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[04/15 13:03:48    24s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:03:48    24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:03:48    24s] GigaOpt Hold Optimizer is used
[04/15 13:03:48    24s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[04/15 13:03:48    24s] *info: Run optDesign holdfix with 1 thread.
[04/15 13:03:48    24s] Starting initialization (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:23.0 mem=919.8M ***
[04/15 13:03:48    24s] *info: Starting Blocking QThread with 1 CPU
[04/15 13:03:48    24s] #################################################################################
[04/15 13:03:48    24s] # Design Stage: PreRoute
[04/15 13:03:48    24s] # Design Mode: 45nm
[04/15 13:03:48    24s] # Analysis Mode: MMMC OCV
[04/15 13:03:48    24s] # Extraction Mode: default
[04/15 13:03:48    24s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[04/15 13:03:48    24s] # Switching Delay Calculation Engine to AAE
[04/15 13:03:48    24s] #################################################################################
[04/15 13:03:48    24s] AAE_INFO: 1 threads acquired from CTE.
[04/15 13:03:48    24s] Calculate late delays in OCV mode...
[04/15 13:03:48    24s] Calculate early delays in OCV mode...
[04/15 13:03:48    24s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/15 13:03:48    24s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[04/15 13:03:48    24s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:03:48    24s] AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:03:48    24s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[04/15 13:03:48    24s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[04/15 13:03:48    24s] Found active setup analysis view analysis_slow
[04/15 13:03:48    24s] Found active hold analysis view analysis_fast
[04/15 13:03:49    24s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[04/15 13:03:49    24s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:23.0 mem=929.4M ***
[04/15 13:03:49    24s] **ERROR: (TCLCMD-1146):	Path Group 'reg2reg' not found.
[04/15 13:03:49    24s] --------------------------------------------------- 
[04/15 13:03:49    24s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/15 13:03:49    24s] --------------------------------------------------- 
[04/15 13:03:49    24s]          WNS    reg2regWNS   view
[04/15 13:03:49    24s]    -0.067 ns   -922337203685477.625 ns   analysis_slow
[04/15 13:03:49    24s] --------------------------------------------------- 
[04/15 13:03:49    24s]    -0.067 ns   -922337203685477.625 ns
[04/15 13:03:49    24s] --------------------------------------------------- 
[04/15 13:03:49    24s] Found active setup analysis view analysis_slow
[04/15 13:03:49    24s] Found active hold analysis view analysis_fast
[04/15 13:03:49    24s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.033  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   65    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
------------------------------------------------------------

[04/15 13:03:49    24s] *Info: minBufDelay = 0.066700 ns ;  LibStdDelay = 0.026500 ns;  minBufSize = 3192000 (3); worstDelayView: analysis_slow 
[04/15 13:03:49    24s] Footprint list for hold buffering 
[04/15 13:03:49    24s] =================================================================
[04/15 13:03:49    24s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/15 13:03:49    24s] ------------------------------------------------------------------
[04/15 13:03:49    24s] *Info:       13.9       4.86    3.0  55.90 BUF_X1 (A,Z)
[04/15 13:03:49    24s] *Info:       18.4       4.55    3.0  68.89 CLKBUF_X1 (A,Z)
[04/15 13:03:49    24s] *Info:       14.4       4.63    4.0  27.86 BUF_X2 (A,Z)
[04/15 13:03:49    24s] *Info:       17.8       4.02    4.0  34.37 CLKBUF_X2 (A,Z)
[04/15 13:03:49    24s] *Info:       18.0       4.04    5.0  23.16 CLKBUF_X3 (A,Z)
[04/15 13:03:49    24s] *Info:       13.6       5.02    7.0  13.91 BUF_X4 (A,Z)
[04/15 13:03:49    24s] *Info:       14.5       4.66   13.0   6.97 BUF_X8 (A,Z)
[04/15 13:03:49    24s] *Info:       14.6       4.64   25.0   3.50 BUF_X16 (A,Z)
[04/15 13:03:49    24s] *Info:       15.1       4.62   49.0   1.77 BUF_X32 (A,Z)
[04/15 13:03:49    24s] =================================================================
[04/15 13:03:49    24s] --------------------------------------------------- 
[04/15 13:03:49    24s]    Hold Timing Summary  - Initial 
[04/15 13:03:49    24s] --------------------------------------------------- 
[04/15 13:03:49    24s]  Target slack: 0.000 ns
[04/15 13:03:49    24s] View: analysis_fast 
[04/15 13:03:49    24s] 	WNS: 200000.000 
[04/15 13:03:49    24s] 	TNS: 0.000 
[04/15 13:03:49    24s] 	VP: 0 
[04/15 13:03:49    24s] 	Worst hold path end point: sum[54] 
[04/15 13:03:49    24s] --------------------------------------------------- 
[04/15 13:03:49    24s]    Setup Timing Summary  - Initial 
[04/15 13:03:49    24s] --------------------------------------------------- 
[04/15 13:03:49    24s]  Target slack: 0.000 ns
[04/15 13:03:49    24s] View: analysis_slow 
[04/15 13:03:49    24s] 	WNS: -0.067 
[04/15 13:03:49    24s] 	TNS: -0.357 
[04/15 13:03:49    24s] 	VP: 10 
[04/15 13:03:49    24s] 	Worst setup path end point:sum[55] 
[04/15 13:03:49    24s] --------------------------------------------------- 
[04/15 13:03:49    24s] *** Hold timing is met. Hold fixing is not needed 
[04/15 13:03:49    24s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 773.1M, totSessionCpu=0:00:23 **
[04/15 13:03:49    24s] Reported timing to dir reports/postCTSTimingReports
[04/15 13:03:49    24s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 773.1M, totSessionCpu=0:00:23 **
[04/15 13:03:49    24s] Found active setup analysis view analysis_slow
[04/15 13:03:49    24s] Found active hold analysis view analysis_fast
[04/15 13:03:49    24s] *info: Starting Blocking QThread with 1 CPU
[04/15 13:03:49    24s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:03:49    24s] AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:03:49    25s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   65    |   65    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |
|          All Paths:|    0    |   N/A   |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
Routing Overflow: 0.00% H and 1.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:00.0, MEM=773.1M
[04/15 13:03:49    25s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 771.1M, totSessionCpu=0:00:23 **
[04/15 13:03:49    25s] *** Finished optDesign ***
[04/15 13:03:49    25s] 
[04/15 13:03:49    25s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.8 real=0:00:01.3)
[04/15 13:03:49    25s] <CMD> saveDesign db/csla_64bit_cts.enc
[04/15 13:03:49    25s] Checking spec file integrity...
[04/15 13:03:49    25s] Writing Netlist "db/csla_64bit_cts.enc.dat.tmp/csla_64bit.v.gz" ...
[04/15 13:03:49    25s] Saving AAE Data ...
[04/15 13:03:49    25s] Saving clock tree spec file 'db/csla_64bit_cts.enc.dat.tmp/csla_64bit.ctstch' ...
[04/15 13:03:49    25s] Saving configuration ...
[04/15 13:03:49    25s] Saving preference file db/csla_64bit_cts.enc.dat.tmp/enc.pref.tcl ...
[04/15 13:03:49    25s] Saving floorplan ...
[04/15 13:03:49    25s] Saving Drc markers ...
[04/15 13:03:49    25s] ... No Drc file written since there is no markers found.
[04/15 13:03:49    25s] Saving placement ...
[04/15 13:03:49    25s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=697.2M) ***
[04/15 13:03:49    25s] Saving route ...
[04/15 13:03:49    25s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=697.2M) ***
[04/15 13:03:49    25s] Writing DEF file 'db/csla_64bit_cts.enc.dat.tmp/csla_64bit.def.gz', current time is Thu Apr 15 13:03:49 2021 ...
[04/15 13:03:49    25s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/15 13:03:49    25s] DEF file 'db/csla_64bit_cts.enc.dat.tmp/csla_64bit.def.gz' is written, current time is Thu Apr 15 13:03:49 2021 ...
[04/15 13:03:49    25s] Copying LEF file...
[04/15 13:03:49    25s] Copying Non-ILM Constraints file(s) ...
[04/15 13:03:49    25s] Modifying Mode File...
[04/15 13:03:50    25s] Modifying View File...
[04/15 13:03:50    25s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib...
[04/15 13:03:50    25s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb...
[04/15 13:03:50    25s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib...
[04/15 13:03:50    25s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb...
[04/15 13:03:50    25s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl...
[04/15 13:03:50    25s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch...
[04/15 13:03:50    25s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl...
[04/15 13:03:50    25s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch...
[04/15 13:03:50    25s] Copying designs/csla_64bit.mapped.sdc...
[04/15 13:03:50    26s] Modifying Globals File...
[04/15 13:03:51    26s] Modifying Power Constraints File...
[04/15 13:03:51    26s] Generated self-contained design: /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/db
[04/15 13:03:51    26s] *** Message Summary: 0 warning(s), 0 error(s)
[04/15 13:03:51    26s] 
[04/15 13:03:51    26s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[04/15 13:03:51    26s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[04/15 13:03:51    26s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[04/15 13:03:51    26s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[04/15 13:03:51    26s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[04/15 13:03:51    26s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[04/15 13:03:51    26s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[04/15 13:03:51    26s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/15 13:03:51    26s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/15 13:03:51    26s] <CMD> routeDesign -globalDetail
[04/15 13:03:51    26s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 609.48 (MB), peak = 701.20 (MB)
[04/15 13:03:51    26s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/15 13:03:51    26s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:03:51    26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:03:51    26s] Begin checking placement ... (start mem=697.2M, init mem=697.2M)
[04/15 13:03:51    26s] *info: Placed = 773           
[04/15 13:03:51    26s] *info: Unplaced = 0           
[04/15 13:03:51    26s] Placement Density:59.96%(866/1444)
[04/15 13:03:51    26s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=697.2M)
[04/15 13:03:51    26s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[04/15 13:03:51    26s] #**INFO: honoring user setting for routeWithSiDriven set to true
[04/15 13:03:51    26s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[04/15 13:03:51    26s] 
[04/15 13:03:51    26s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/15 13:03:51    26s] *** Changed status on (0) nets in Clock.
[04/15 13:03:51    26s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=697.2M) ***
[04/15 13:03:51    26s] 
[04/15 13:03:51    26s] globalDetailRoute
[04/15 13:03:51    26s] 
[04/15 13:03:51    26s] #setNanoRouteMode -routeWithSiDriven true
[04/15 13:03:51    26s] #setNanoRouteMode -routeWithTimingDriven true
[04/15 13:03:51    26s] #Start globalDetailRoute on Thu Apr 15 13:03:51 2021
[04/15 13:03:51    26s] #
[04/15 13:03:51    26s] #Generating timing graph information, please wait...
[04/15 13:03:51    26s] #902 total nets, 0 already routed, 0 will ignore in trialRoute
[04/15 13:03:51    26s] Updating RC grid for preRoute extraction ...
[04/15 13:03:51    26s] Initializing multi-corner capacitance tables ... 
[04/15 13:03:51    27s] Initializing multi-corner resistance tables ...
[04/15 13:03:51    27s] #Dump tif for version 2.1
[04/15 13:03:52    27s] AAE_THRD: End delay calculation. (MEM=718.137 CPU=0:00:00.0 REAL=0:00:00.0)
[04/15 13:03:52    27s] AAE_THRD: End delay calculation. (MEM=718.137 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:03:52    27s] #Write timing file took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 601.09 (MB), peak = 701.20 (MB)
[04/15 13:03:52    27s] #Done generating timing graph information.
[04/15 13:03:52    27s] ### Ignoring a total of 1 master slice layers:
[04/15 13:03:52    27s] ###  poly
[04/15 13:03:52    27s] #Start reading timing information from file .timing_file_6284.tif.gz ...
[04/15 13:03:52    27s] #Read in timing information for 194 ports, 773 instances from timing file .timing_file_6284.tif.gz.
[04/15 13:03:52    27s] #NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
[04/15 13:03:52    27s] #Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
[04/15 13:03:52    27s] #Start routing data preparation.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.070.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.070.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
[04/15 13:03:52    27s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
[04/15 13:03:52    27s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
[04/15 13:03:52    27s] #Minimum voltage of a net in the design = 0.000.
[04/15 13:03:52    27s] #Maximum voltage of a net in the design = 1.250.
[04/15 13:03:52    27s] #Voltage range [0.000 - 0.000] has 1 net.
[04/15 13:03:52    27s] #Voltage range [1.250 - 1.250] has 1 net.
[04/15 13:03:52    27s] #Voltage range [0.000 - 1.250] has 902 nets.
[04/15 13:03:52    28s] # metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
[04/15 13:03:52    28s] # metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
[04/15 13:03:52    28s] # metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
[04/15 13:03:52    28s] # metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[04/15 13:03:52    28s] # metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[04/15 13:03:52    28s] # metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[04/15 13:03:52    28s] # metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[04/15 13:03:52    28s] # metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[04/15 13:03:52    28s] # metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
[04/15 13:03:52    28s] # metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
[04/15 13:03:52    28s] #Regenerating Ggrids automatically.
[04/15 13:03:52    28s] #Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
[04/15 13:03:52    28s] #Using automatically generated G-grids.
[04/15 13:03:52    28s] #Done routing data preparation.
[04/15 13:03:52    28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 641.27 (MB), peak = 701.20 (MB)
[04/15 13:03:52    28s] #Merging special wires...
[04/15 13:03:52    28s] #904 (100.00%) nets are without wires.
[04/15 13:03:52    28s] #Total number of nets = 904.
[04/15 13:03:52    28s] #Using S.M.A.R.T. routing technology.
[04/15 13:03:52    28s] #Number of eco nets is 0
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #Start data preparation...
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #Data preparation is done on Thu Apr 15 13:03:52 2021
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #Analyzing routing resource...
[04/15 13:03:52    28s] #Routing resource analysis is done on Thu Apr 15 13:03:52 2021
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #  Resource Analysis:
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/15 13:03:52    28s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/15 13:03:52    28s] #  --------------------------------------------------------------
[04/15 13:03:52    28s] #  Metal 1        H         528           0         676    23.96%
[04/15 13:03:52    28s] #  Metal 2        V         392           0         676     0.00%
[04/15 13:03:52    28s] #  Metal 3        H         519           0         676     0.00%
[04/15 13:03:52    28s] #  Metal 4        V         261           0         676     0.00%
[04/15 13:03:52    28s] #  Metal 5        H         260           0         676     0.00%
[04/15 13:03:52    28s] #  Metal 6        V         261           0         676     0.00%
[04/15 13:03:52    28s] #  Metal 7        H          88           0         676     0.00%
[04/15 13:03:52    28s] #  Metal 8        V          89           0         676     8.28%
[04/15 13:03:52    28s] #  Metal 9        H          38           7         676    24.56%
[04/15 13:03:52    28s] #  Metal 10       V          34          10         676    18.93%
[04/15 13:03:52    28s] #  --------------------------------------------------------------
[04/15 13:03:52    28s] #  Total                   2470       3.71%  6760     7.57%
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 641.55 (MB), peak = 701.20 (MB)
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #start global routing iteration 1...
[04/15 13:03:52    28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 644.13 (MB), peak = 701.20 (MB)
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #start global routing iteration 2...
[04/15 13:03:52    28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 644.35 (MB), peak = 701.20 (MB)
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #Total number of routable nets = 904.
[04/15 13:03:52    28s] #Total number of nets in the design = 904.
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #904 routable nets have only global wires.
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #Routed nets constraints summary:
[04/15 13:03:52    28s] #-----------------------------
[04/15 13:03:52    28s] #        Rules   Unconstrained  
[04/15 13:03:52    28s] #-----------------------------
[04/15 13:03:52    28s] #      Default             904  
[04/15 13:03:52    28s] #-----------------------------
[04/15 13:03:52    28s] #        Total             904  
[04/15 13:03:52    28s] #-----------------------------
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #Routing constraints summary of the whole design:
[04/15 13:03:52    28s] #-----------------------------
[04/15 13:03:52    28s] #        Rules   Unconstrained  
[04/15 13:03:52    28s] #-----------------------------
[04/15 13:03:52    28s] #      Default             904  
[04/15 13:03:52    28s] #-----------------------------
[04/15 13:03:52    28s] #        Total             904  
[04/15 13:03:52    28s] #-----------------------------
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #                 OverCon       OverCon       OverCon          
[04/15 13:03:52    28s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[04/15 13:03:52    28s] #     Layer         (1-2)         (3-4)           (5)   OverCon
[04/15 13:03:52    28s] #  ------------------------------------------------------------
[04/15 13:03:52    28s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/15 13:03:52    28s] #   Metal 2     12(1.78%)      4(0.59%)      3(0.44%)   (2.81%)
[04/15 13:03:52    28s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/15 13:03:52    28s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/15 13:03:52    28s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/15 13:03:52    28s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/15 13:03:52    28s] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/15 13:03:52    28s] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/15 13:03:52    28s] #   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/15 13:03:52    28s] #  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/15 13:03:52    28s] #  ------------------------------------------------------------
[04/15 13:03:52    28s] #     Total     12(0.19%)      4(0.06%)      3(0.05%)   (0.30%)
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #Complete Global Routing.
[04/15 13:03:52    28s] #Total wire length = 10114 um.
[04/15 13:03:52    28s] #Total half perimeter of net bounding box = 11643 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal1 = 0 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal2 = 1633 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal3 = 2975 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal4 = 2336 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal5 = 1808 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal6 = 1362 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal7 = 0 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal8 = 0 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal9 = 0 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal10 = 0 um.
[04/15 13:03:52    28s] #Total number of vias = 3470
[04/15 13:03:52    28s] #Up-Via Summary (total 3470):
[04/15 13:03:52    28s] #           
[04/15 13:03:52    28s] #-----------------------
[04/15 13:03:52    28s] #  Metal 1         2079
[04/15 13:03:52    28s] #  Metal 2          840
[04/15 13:03:52    28s] #  Metal 3          261
[04/15 13:03:52    28s] #  Metal 4          194
[04/15 13:03:52    28s] #  Metal 5           96
[04/15 13:03:52    28s] #-----------------------
[04/15 13:03:52    28s] #                  3470 
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #Max overcon = 5 tracks.
[04/15 13:03:52    28s] #Total overcon = 0.30%.
[04/15 13:03:52    28s] #Worst layer Gcell overcon rate = 0.00%.
[04/15 13:03:52    28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 644.41 (MB), peak = 701.20 (MB)
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #Start data preparation for track assignment...
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #Data preparation is done on Thu Apr 15 13:03:52 2021
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 644.43 (MB), peak = 701.20 (MB)
[04/15 13:03:52    28s] #Start Track Assignment.
[04/15 13:03:52    28s] #Done with 677 horizontal wires in 1 hboxes and 686 vertical wires in 1 hboxes.
[04/15 13:03:52    28s] #Done with 139 horizontal wires in 1 hboxes and 123 vertical wires in 1 hboxes.
[04/15 13:03:52    28s] #Complete Track Assignment.
[04/15 13:03:52    28s] #Total wire length = 9997 um.
[04/15 13:03:52    28s] #Total half perimeter of net bounding box = 11643 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal1 = 0 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal2 = 1539 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal3 = 2904 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal4 = 2364 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal5 = 1813 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal6 = 1377 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal7 = 0 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal8 = 0 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal9 = 0 um.
[04/15 13:03:52    28s] #Total wire length on LAYER metal10 = 0 um.
[04/15 13:03:52    28s] #Total number of vias = 3470
[04/15 13:03:52    28s] #Up-Via Summary (total 3470):
[04/15 13:03:52    28s] #           
[04/15 13:03:52    28s] #-----------------------
[04/15 13:03:52    28s] #  Metal 1         2079
[04/15 13:03:52    28s] #  Metal 2          840
[04/15 13:03:52    28s] #  Metal 3          261
[04/15 13:03:52    28s] #  Metal 4          194
[04/15 13:03:52    28s] #  Metal 5           96
[04/15 13:03:52    28s] #-----------------------
[04/15 13:03:52    28s] #                  3470 
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 612.61 (MB), peak = 701.20 (MB)
[04/15 13:03:52    28s] #
[04/15 13:03:52    28s] #Cpu time = 00:00:00
[04/15 13:03:52    28s] #Elapsed time = 00:00:00
[04/15 13:03:52    28s] #Increased memory = 7.56 (MB)
[04/15 13:03:52    28s] #Total memory = 612.61 (MB)
[04/15 13:03:52    28s] #Peak memory = 701.20 (MB)
[04/15 13:03:53    28s] #Using S.M.A.R.T. routing technology.
[04/15 13:03:53    28s] #routeSiEffort set to high
[04/15 13:03:53    28s] #
[04/15 13:03:53    28s] #Start Detail Routing..
[04/15 13:03:53    28s] #start initial detail routing ...
[04/15 13:03:55    30s] #    number of violations = 2
[04/15 13:03:55    30s] #
[04/15 13:03:55    30s] #    By Layer and Type :
[04/15 13:03:55    30s] #	          Short   Totals
[04/15 13:03:55    30s] #	metal1        0        0
[04/15 13:03:55    30s] #	metal2        0        0
[04/15 13:03:55    30s] #	metal3        1        1
[04/15 13:03:55    30s] #	metal4        1        1
[04/15 13:03:55    30s] #	Totals        2        2
[04/15 13:03:55    30s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 691.23 (MB), peak = 701.20 (MB)
[04/15 13:03:55    30s] #start 1st optimization iteration ...
[04/15 13:03:55    30s] #    number of violations = 0
[04/15 13:03:55    30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.24 (MB), peak = 701.20 (MB)
[04/15 13:03:55    30s] #Complete Detail Routing.
[04/15 13:03:55    30s] #Total wire length = 10973 um.
[04/15 13:03:55    30s] #Total half perimeter of net bounding box = 11643 um.
[04/15 13:03:55    30s] #Total wire length on LAYER metal1 = 298 um.
[04/15 13:03:55    30s] #Total wire length on LAYER metal2 = 2037 um.
[04/15 13:03:55    30s] #Total wire length on LAYER metal3 = 2773 um.
[04/15 13:03:55    30s] #Total wire length on LAYER metal4 = 2243 um.
[04/15 13:03:55    30s] #Total wire length on LAYER metal5 = 2015 um.
[04/15 13:03:55    30s] #Total wire length on LAYER metal6 = 1607 um.
[04/15 13:03:55    30s] #Total wire length on LAYER metal7 = 0 um.
[04/15 13:03:55    30s] #Total wire length on LAYER metal8 = 0 um.
[04/15 13:03:55    30s] #Total wire length on LAYER metal9 = 0 um.
[04/15 13:03:55    30s] #Total wire length on LAYER metal10 = 0 um.
[04/15 13:03:55    30s] #Total number of vias = 4525
[04/15 13:03:55    30s] #Up-Via Summary (total 4525):
[04/15 13:03:55    30s] #           
[04/15 13:03:55    30s] #-----------------------
[04/15 13:03:55    30s] #  Metal 1         2359
[04/15 13:03:55    30s] #  Metal 2         1538
[04/15 13:03:55    30s] #  Metal 3          316
[04/15 13:03:55    30s] #  Metal 4          204
[04/15 13:03:55    30s] #  Metal 5          108
[04/15 13:03:55    30s] #-----------------------
[04/15 13:03:55    30s] #                  4525 
[04/15 13:03:55    30s] #
[04/15 13:03:55    30s] #Total number of DRC violations = 0
[04/15 13:03:55    30s] #Cpu time = 00:00:02
[04/15 13:03:55    30s] #Elapsed time = 00:00:02
[04/15 13:03:55    30s] #Increased memory = 78.62 (MB)
[04/15 13:03:55    30s] #Total memory = 691.25 (MB)
[04/15 13:03:55    30s] #Peak memory = 701.20 (MB)
[04/15 13:03:55    31s] #
[04/15 13:03:55    31s] #Start Post Route wire spreading..
[04/15 13:03:55    31s] #
[04/15 13:03:55    31s] #Start data preparation for wire spreading...
[04/15 13:03:55    31s] #
[04/15 13:03:55    31s] #Data preparation is done on Thu Apr 15 13:03:55 2021
[04/15 13:03:55    31s] #
[04/15 13:03:55    31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.27 (MB), peak = 701.20 (MB)
[04/15 13:03:55    31s] #
[04/15 13:03:55    31s] #Spread distance (# of tracks): min = 0.500000; max = 2.000000
[04/15 13:03:55    31s] #
[04/15 13:03:55    31s] #Start Post Route Wire Spread.
[04/15 13:03:55    31s] #Done with 132 horizontal wires in 1 hboxes and 82 vertical wires in 1 hboxes.
[04/15 13:03:55    31s] #Complete Post Route Wire Spread.
[04/15 13:03:55    31s] #
[04/15 13:03:55    31s] #Total wire length = 11048 um.
[04/15 13:03:55    31s] #Total half perimeter of net bounding box = 11643 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal1 = 298 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal2 = 2049 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal3 = 2802 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal4 = 2267 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal5 = 2025 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal6 = 1607 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal7 = 0 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal8 = 0 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal9 = 0 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal10 = 0 um.
[04/15 13:03:55    31s] #Total number of vias = 4525
[04/15 13:03:55    31s] #Up-Via Summary (total 4525):
[04/15 13:03:55    31s] #           
[04/15 13:03:55    31s] #-----------------------
[04/15 13:03:55    31s] #  Metal 1         2359
[04/15 13:03:55    31s] #  Metal 2         1538
[04/15 13:03:55    31s] #  Metal 3          316
[04/15 13:03:55    31s] #  Metal 4          204
[04/15 13:03:55    31s] #  Metal 5          108
[04/15 13:03:55    31s] #-----------------------
[04/15 13:03:55    31s] #                  4525 
[04/15 13:03:55    31s] #
[04/15 13:03:55    31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 625.27 (MB), peak = 701.20 (MB)
[04/15 13:03:55    31s] #
[04/15 13:03:55    31s] #Post Route wire spread is done.
[04/15 13:03:55    31s] #Total wire length = 11048 um.
[04/15 13:03:55    31s] #Total half perimeter of net bounding box = 11643 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal1 = 298 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal2 = 2049 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal3 = 2802 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal4 = 2267 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal5 = 2025 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal6 = 1607 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal7 = 0 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal8 = 0 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal9 = 0 um.
[04/15 13:03:55    31s] #Total wire length on LAYER metal10 = 0 um.
[04/15 13:03:55    31s] #Total number of vias = 4525
[04/15 13:03:55    31s] #Up-Via Summary (total 4525):
[04/15 13:03:55    31s] #           
[04/15 13:03:55    31s] #-----------------------
[04/15 13:03:55    31s] #  Metal 1         2359
[04/15 13:03:55    31s] #  Metal 2         1538
[04/15 13:03:55    31s] #  Metal 3          316
[04/15 13:03:55    31s] #  Metal 4          204
[04/15 13:03:55    31s] #  Metal 5          108
[04/15 13:03:55    31s] #-----------------------
[04/15 13:03:55    31s] #                  4525 
[04/15 13:03:55    31s] #
[04/15 13:03:55    31s] #
[04/15 13:03:55    31s] #Start DRC checking..
[04/15 13:03:56    31s] #    number of violations = 0
[04/15 13:03:56    31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.85 (MB), peak = 701.20 (MB)
[04/15 13:03:56    31s] #    number of violations = 0
[04/15 13:03:56    31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.85 (MB), peak = 701.20 (MB)
[04/15 13:03:56    31s] #CELL_VIEW csla_64bit,init has no DRC violation.
[04/15 13:03:56    31s] #Total number of DRC violations = 0
[04/15 13:03:56    31s] #detailRoute Statistics:
[04/15 13:03:56    31s] #Cpu time = 00:00:03
[04/15 13:03:56    31s] #Elapsed time = 00:00:03
[04/15 13:03:56    31s] #Increased memory = 64.24 (MB)
[04/15 13:03:56    31s] #Total memory = 676.85 (MB)
[04/15 13:03:56    31s] #Peak memory = 701.20 (MB)
[04/15 13:03:56    31s] #
[04/15 13:03:56    31s] #globalDetailRoute statistics:
[04/15 13:03:56    31s] #Cpu time = 00:00:05
[04/15 13:03:56    31s] #Elapsed time = 00:00:05
[04/15 13:03:56    31s] #Increased memory = 67.37 (MB)
[04/15 13:03:56    31s] #Total memory = 676.94 (MB)
[04/15 13:03:56    31s] #Peak memory = 701.20 (MB)
[04/15 13:03:56    31s] #Number of warnings = 36
[04/15 13:03:56    31s] #Total number of warnings = 38
[04/15 13:03:56    31s] #Number of fails = 0
[04/15 13:03:56    31s] #Total number of fails = 0
[04/15 13:03:56    31s] #Complete globalDetailRoute on Thu Apr 15 13:03:56 2021
[04/15 13:03:56    31s] #
[04/15 13:03:56    31s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 676.95 (MB), peak = 701.20 (MB)
[04/15 13:03:56    31s] *** Message Summary: 0 warning(s), 0 error(s)
[04/15 13:03:56    31s] 
[04/15 13:03:56    31s] <CMD> setExtractRCMode -engine postRoute
[04/15 13:03:56    31s] <CMD> setExtractRCMode -effortLevel medium
[04/15 13:03:56    31s] <CMD> setDelayCalMode -engine default -SIAware true
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] <CMD> optDesign -postRoute -outDir reports/postRouteTimingReports
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/15 13:03:56    31s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:03:56    31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] GigaOpt running with 1 threads.
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[04/15 13:03:56    31s] This command "optDesign -postRoute -outDir reports/postRouteTimingReports" required an extra checkout of license tpsxl.
[04/15 13:03:56    31s] Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
[04/15 13:03:56    31s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 705.7M, totSessionCpu=0:00:30 **
[04/15 13:03:56    31s] #Created 135 library cell signatures
[04/15 13:03:56    31s] #Created 904 NETS and 0 SPECIALNETS signatures
[04/15 13:03:56    31s] #Created 774 instance signatures
[04/15 13:03:56    31s] Begin checking placement ... (start mem=705.7M, init mem=705.7M)
[04/15 13:03:56    31s] *info: Placed = 773           
[04/15 13:03:56    31s] *info: Unplaced = 0           
[04/15 13:03:56    31s] Placement Density:59.96%(866/1444)
[04/15 13:03:56    31s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=705.7M)
[04/15 13:03:56    31s] Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
[04/15 13:03:56    31s]  Initial DC engine is -> aae
[04/15 13:03:56    31s]  
[04/15 13:03:56    31s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/15 13:03:56    31s]  
[04/15 13:03:56    31s]  
[04/15 13:03:56    31s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/15 13:03:56    31s]  
[04/15 13:03:56    31s] Reset EOS DB
[04/15 13:03:56    31s] Resetting the settings 
[04/15 13:03:56    31s] Ignoring AAE DB Resetting ...
[04/15 13:03:56    31s]  Set Options for AAE Based Opt flow 
[04/15 13:03:56    31s] *** optDesign -postRoute ***
[04/15 13:03:56    31s] DRC Margin: user margin 0.0; extra margin 0
[04/15 13:03:56    31s] Setup Target Slack: user slack 0
[04/15 13:03:56    31s] Hold Target Slack: user slack 0
[04/15 13:03:56    31s] Multi-VT timing optimization disabled based on library information.
[04/15 13:03:56    31s] ** INFO : this run is activating 'postRoute' automaton
[04/15 13:03:56    31s] Extraction called for design 'csla_64bit' of instances=773 and nets=904 using extraction engine 'postRoute' at effort level 'medium' .
[04/15 13:03:56    31s] Turbo QRC (TQRC) Extraction in Multi-Corner mode called for design 'csla_64bit'. Number of corners is 2.
[04/15 13:03:56    31s] No TQRC parasitic data in Encounter. Going for full-chip extraction.
[04/15 13:03:57    32s] TQRC Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[04/15 13:03:57    32s] 
[04/15 13:03:57    32s] TQRC Extraction engine initialization using 2 tech files:
[04/15 13:03:57    32s] 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch at temperature 125C & 
[04/15 13:03:57    32s] 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch at temperature 0C . 
[04/15 13:03:57    32s] 
[04/15 13:03:57    32s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[04/15 13:03:58    33s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/TQRC_15-Apr-2021_13:03:56_6284_H7sFYx/extr.csla_64bit.layermap.log'.
[04/15 13:03:58    33s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[04/15 13:03:58    33s] TQRC Extraction engine initialized successfully.
[04/15 13:03:58    33s] 
[04/15 13:03:58    33s] Dumping TQRC extraction options in file 'extLogDir/TQRC_15-Apr-2021_13:03:56_6284_H7sFYx/extr.csla_64bit.extraction_options.log'.
[04/15 13:03:58    33s] Initialization for TQRC Fullchip Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 774.703M)
[04/15 13:03:58    33s] 
[04/15 13:03:58    33s] Geometry processing of Gray and Metal fill STARTED.... DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 775.707M)
[04/15 13:03:58    33s] Geometry processing of nets STARTED.................... DONE (NETS: 902  Geometries: 10931  CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 781.781M)
[04/15 13:03:58    33s] 
[04/15 13:03:58    33s] Extraction of Geometries STARTED.
[04/15 13:03:58    33s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[04/15 13:04:00    35s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[04/15 13:04:00    35s] Extraction of Geometries DONE (NETS: 902  CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 916.215M)
[04/15 13:04:00    35s] 
[04/15 13:04:00    35s] Parasitic Network Creation STARTED
[04/15 13:04:00    35s] Creating parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for storing RC.
[04/15 13:04:00    35s] ....................
[04/15 13:04:00    35s] Number of Extracted Resistors     : 8022
[04/15 13:04:00    35s] Number of Extracted Ground Caps   : 8972
[04/15 13:04:00    35s] Number of Extracted Coupling Caps : 580
[04/15 13:04:00    35s] Parasitic Network Creation DONE (Nets: 902  CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 845.426M)
[04/15 13:04:00    35s] 
[04/15 13:04:00    35s] TQRC Extraction engine is being closed... 
[04/15 13:04:00    35s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=845.422M)
[04/15 13:04:00    35s] Opening parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for reading.
[04/15 13:04:00    35s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=835.406M)
[04/15 13:04:00    35s] TQRC Fullchip Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:04.0  MEM: 835.406M)
[04/15 13:04:00    35s] Opening parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for reading.
[04/15 13:04:00    36s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 837.4M)
[04/15 13:04:00    36s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[04/15 13:04:00    36s] SI iteration 1 ... 
[04/15 13:04:00    36s] #################################################################################
[04/15 13:04:00    36s] # Design Stage: PostRoute
[04/15 13:04:00    36s] # Design Mode: 45nm
[04/15 13:04:00    36s] # Analysis Mode: MMMC OCV
[04/15 13:04:00    36s] # Extraction Mode: detail/spef
[04/15 13:04:00    36s] # Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
[04/15 13:04:00    36s] # Switching Delay Calculation Engine to AAE-SI
[04/15 13:04:00    36s] #################################################################################
[04/15 13:04:00    36s] AAE_INFO: 1 threads acquired from CTE.
[04/15 13:04:00    36s] Setting infinite Tws ...
[04/15 13:04:00    36s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 837.4M)
[04/15 13:04:00    36s] 	 First Iteration Infinite Tw... 
[04/15 13:04:00    36s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 837.4M)
[04/15 13:04:00    36s] Calculate early delays in OCV mode...
[04/15 13:04:00    36s] Calculate late delays in OCV mode...
[04/15 13:04:00    36s] Topological Sorting (CPU = 0:00:00.0, MEM = 837.4M, InitMEM = 837.4M)
[04/15 13:04:01    36s] AAE_INFO-618: Total number of nets in the design is 904,  100.0 percent of the nets selected for SI analysis
[04/15 13:04:01    36s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:04:01    36s] AAE_THRD: End delay calculation. (MEM=861.609 CPU=0:00:00.2 REAL=0:00:01.0)
[04/15 13:04:01    36s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 861.6M) ***
[04/15 13:04:01    36s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 861.6M)
[04/15 13:04:01    36s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/15 13:04:01    36s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 823.5M)
[04/15 13:04:01    36s] 
[04/15 13:04:01    36s] Executing IPO callback for view pruning ..
[04/15 13:04:01    36s] SI iteration 2 ... 
[04/15 13:04:01    36s] AAE_INFO: 1 threads acquired from CTE.
[04/15 13:04:01    36s] Calculate early delays in OCV mode...
[04/15 13:04:01    36s] Calculate late delays in OCV mode...
[04/15 13:04:01    36s] AAE_INFO-618: Total number of nets in the design is 904,  98.9 percent of the nets selected for SI analysis
[04/15 13:04:01    36s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:04:01    36s] AAE_THRD: End delay calculation. (MEM=853.609 CPU=0:00:00.2 REAL=0:00:00.0)
[04/15 13:04:01    36s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 853.6M) ***
[04/15 13:04:01    36s] *** Done Building Timing Graph (cpu=0:00:01, real=0:00:01, mem=815.45M, totSessionCpu=0:00:34).
[04/15 13:04:01    36s] Found active setup analysis view analysis_slow
[04/15 13:04:01    36s] Found active hold analysis view analysis_fast
[04/15 13:04:01    36s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.124  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   65    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 817.5M, totSessionCpu=0:00:34 **
[04/15 13:04:01    36s] Setting latch borrow mode to budget during optimization.
[04/15 13:04:01    36s] Glitch fixing enabled
[04/15 13:04:01    36s] **INFO: Start fixing DRV (Mem = 874.69M) ...
[04/15 13:04:01    36s] **INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
[04/15 13:04:01    36s] **INFO: Start fixing DRV iteration 1 ...
[04/15 13:04:01    36s] Begin: GigaOpt DRV Optimization
[04/15 13:04:01    36s] Glitch fixing enabled
[04/15 13:04:01    36s] DRV pessimism of 5.00% is used.
[04/15 13:04:01    36s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/15 13:04:01    36s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |         |            |           |
[04/15 13:04:01    36s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/15 13:04:01    36s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
[04/15 13:04:01    36s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/15 13:04:01    36s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.12 |          0|          0|  59.96  |            |           |
[04/15 13:04:01    36s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.12 |          0|          0|  59.96  |   0:00:00.0|    1092.6M|
[04/15 13:04:01    36s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/15 13:04:01    36s] 
[04/15 13:04:01    36s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1092.6M) ***
[04/15 13:04:01    36s] 
[04/15 13:04:01    36s] Begin: glitch net info
[04/15 13:04:01    36s] glitch slack range: number of glitch nets
[04/15 13:04:01    36s] glitch slack < -0.32 : 0
[04/15 13:04:01    36s] -0.32 < glitch slack < -0.28 : 0
[04/15 13:04:01    36s] -0.28 < glitch slack < -0.24 : 0
[04/15 13:04:01    36s] -0.24 < glitch slack < -0.2 : 0
[04/15 13:04:01    36s] -0.2 < glitch slack < -0.16 : 0
[04/15 13:04:01    36s] -0.16 < glitch slack < -0.12 : 0
[04/15 13:04:01    36s] -0.12 < glitch slack < -0.08 : 0
[04/15 13:04:01    36s] -0.08 < glitch slack < -0.04 : 0
[04/15 13:04:01    36s] -0.04 < glitch slack : 0
[04/15 13:04:01    36s] End: glitch net info
[04/15 13:04:01    36s] drv optimizer changes nothing and skips refinePlace
[04/15 13:04:01    36s] End: GigaOpt DRV Optimization
[04/15 13:04:01    36s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 972.5M, totSessionCpu=0:00:35 **
[04/15 13:04:01    36s] *info:
[04/15 13:04:01    36s] **INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 972.52M).
[04/15 13:04:01    36s] Found active setup analysis view analysis_slow
[04/15 13:04:01    36s] Found active hold analysis view analysis_fast
[04/15 13:04:01    36s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=972.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.124  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   65    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 972.5M, totSessionCpu=0:00:35 **
[04/15 13:04:01    37s] *** Timing Is met
[04/15 13:04:01    37s] *** Check timing (0:00:00.0)
[04/15 13:04:01    37s] *** Setup timing is met (target slack 0ns)
[04/15 13:04:01    37s]   Timing Snapshot:
[04/15 13:04:01    37s]      Weighted WNS: 0.000
[04/15 13:04:01    37s]       All  PG WNS: 0.000
[04/15 13:04:01    37s]       High PG WNS: 0.000
[04/15 13:04:01    37s]       All  PG TNS: 0.000
[04/15 13:04:01    37s]       High PG TNS: 0.000
[04/15 13:04:01    37s]          Tran DRV: 0
[04/15 13:04:01    37s]           Cap DRV: 0
[04/15 13:04:01    37s]        Fanout DRV: 0
[04/15 13:04:01    37s]            Glitch: 0
[04/15 13:04:01    37s]    Category Slack: { [L, 0.124] }
[04/15 13:04:01    37s] 
[04/15 13:04:01    37s] Default Rule : ""
[04/15 13:04:01    37s] Non Default Rules :
[04/15 13:04:01    37s] Worst Slack : 214748.365 ns
[04/15 13:04:01    37s] Total 0 nets layer assigned (0.0).
[04/15 13:04:01    37s] GigaOpt: setting up router preferences
[04/15 13:04:01    37s] GigaOpt: 0 nets assigned router directives
[04/15 13:04:01    37s] 
[04/15 13:04:01    37s] Start Assign Priority Nets ...
[04/15 13:04:01    37s] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[04/15 13:04:01    37s] Existing Priority Nets 0 (0.0%)
[04/15 13:04:01    37s] Assigned Priority Nets 0 (0.0%)
[04/15 13:04:01    37s] Default Rule : ""
[04/15 13:04:01    37s] Non Default Rules :
[04/15 13:04:01    37s] Worst Slack : 0.124 ns
[04/15 13:04:01    37s] Total 0 nets layer assigned (0.1).
[04/15 13:04:01    37s] GigaOpt: setting up router preferences
[04/15 13:04:01    37s] GigaOpt: 0 nets assigned router directives
[04/15 13:04:01    37s] 
[04/15 13:04:01    37s] Start Assign Priority Nets ...
[04/15 13:04:01    37s] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[04/15 13:04:01    37s] Existing Priority Nets 0 (0.0%)
[04/15 13:04:01    37s] Total Assign Priority Nets 7 (0.8%)
[04/15 13:04:01    37s] Found active setup analysis view analysis_slow
[04/15 13:04:01    37s] Found active hold analysis view analysis_fast
[04/15 13:04:02    37s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.124  |   N/A   |   N/A   |   N/A   |  0.124  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   65    |   N/A   |   N/A   |   N/A   |   65    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
Total number of glitch violations: 0
------------------------------------------------------------
Active setup views: analysis_slow 
[04/15 13:04:02    37s] Active hold views: analysis_fast 
[04/15 13:04:02    37s] Latch borrow mode reset to max_borrow
[04/15 13:04:02    37s] -routeWithEco false                      # bool, default=false
[04/15 13:04:02    37s] -routeWithEco true                       # bool, default=false, user setting
[04/15 13:04:02    37s] -routeSelectedNetOnly false              # bool, default=false
[04/15 13:04:02    37s] -routeWithTimingDriven true              # bool, default=false, user setting
[04/15 13:04:02    37s] -routeWithTimingDriven false             # bool, default=false, user setting
[04/15 13:04:02    37s] -routeWithSiDriven true                  # bool, default=false, user setting
[04/15 13:04:02    37s] -routeWithSiDriven false                 # bool, default=false, user setting
[04/15 13:04:02    37s] -drouteStartIteration 0                  # int, default=0, user setting
[04/15 13:04:02    37s] -drouteStartIteration 0                  # int, default=0
[04/15 13:04:02    37s] 
[04/15 13:04:02    37s] globalDetailRoute
[04/15 13:04:02    37s] 
[04/15 13:04:02    37s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/15 13:04:02    37s] #setNanoRouteMode -routeWithEco true
[04/15 13:04:02    37s] #setNanoRouteMode -routeWithSiDriven false
[04/15 13:04:02    37s] #setNanoRouteMode -routeWithTimingDriven false
[04/15 13:04:02    37s] #Start globalDetailRoute on Thu Apr 15 13:04:02 2021
[04/15 13:04:02    37s] #
[04/15 13:04:02    37s] Closing parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:04:02    37s] #NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
[04/15 13:04:02    37s] #Loading the last recorded routing design signature
[04/15 13:04:02    37s] #No placement changes detected since last routing
[04/15 13:04:02    37s] #Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
[04/15 13:04:02    37s] #Start routing data preparation.
[04/15 13:04:02    37s] #Minimum voltage of a net in the design = 0.000.
[04/15 13:04:02    37s] #Maximum voltage of a net in the design = 1.250.
[04/15 13:04:02    37s] #Voltage range [0.000 - 0.000] has 1 net.
[04/15 13:04:02    37s] #Voltage range [1.250 - 1.250] has 1 net.
[04/15 13:04:02    37s] #Voltage range [0.000 - 1.250] has 902 nets.
[04/15 13:04:02    37s] # metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
[04/15 13:04:02    37s] # metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
[04/15 13:04:02    37s] # metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
[04/15 13:04:02    37s] # metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[04/15 13:04:02    37s] # metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[04/15 13:04:02    37s] # metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[04/15 13:04:02    37s] # metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[04/15 13:04:02    37s] # metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[04/15 13:04:02    37s] # metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
[04/15 13:04:02    37s] # metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
[04/15 13:04:02    37s] #Regenerating Ggrids automatically.
[04/15 13:04:02    37s] #Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
[04/15 13:04:02    37s] #Using automatically generated G-grids.
[04/15 13:04:02    37s] #7/904 = 0% of signal nets have been set as priority nets
[04/15 13:04:02    37s] #Done routing data preparation.
[04/15 13:04:02    37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.81 (MB), peak = 785.80 (MB)
[04/15 13:04:02    37s] #Merging special wires...
[04/15 13:04:02    37s] #Found 0 nets for post-route si or timing fixing.
[04/15 13:04:02    37s] #WARNING (NRGR-22) Design is already detail routed.
[04/15 13:04:02    37s] #
[04/15 13:04:02    37s] #Start data preparation for track assignment...
[04/15 13:04:02    37s] #
[04/15 13:04:02    37s] #Data preparation is done on Thu Apr 15 13:04:02 2021
[04/15 13:04:02    37s] #
[04/15 13:04:02    37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.82 (MB), peak = 785.80 (MB)
[04/15 13:04:02    37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.82 (MB), peak = 785.80 (MB)
[04/15 13:04:02    37s] #
[04/15 13:04:02    37s] #Cpu time = 00:00:00
[04/15 13:04:02    37s] #Elapsed time = 00:00:00
[04/15 13:04:02    37s] #Increased memory = -23.88 (MB)
[04/15 13:04:02    37s] #Total memory = 666.82 (MB)
[04/15 13:04:02    37s] #Peak memory = 785.80 (MB)
[04/15 13:04:02    37s] #
[04/15 13:04:02    37s] #Start Detail Routing..
[04/15 13:04:02    37s] #start 1st optimization iteration ...
[04/15 13:04:02    37s] #    number of violations = 0
[04/15 13:04:02    37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 668.94 (MB), peak = 785.80 (MB)
[04/15 13:04:02    37s] #Complete Detail Routing.
[04/15 13:04:02    37s] #Total wire length = 11048 um.
[04/15 13:04:02    37s] #Total half perimeter of net bounding box = 11643 um.
[04/15 13:04:02    37s] #Total wire length on LAYER metal1 = 298 um.
[04/15 13:04:02    37s] #Total wire length on LAYER metal2 = 2049 um.
[04/15 13:04:02    37s] #Total wire length on LAYER metal3 = 2802 um.
[04/15 13:04:02    37s] #Total wire length on LAYER metal4 = 2267 um.
[04/15 13:04:02    37s] #Total wire length on LAYER metal5 = 2025 um.
[04/15 13:04:02    37s] #Total wire length on LAYER metal6 = 1607 um.
[04/15 13:04:02    37s] #Total wire length on LAYER metal7 = 0 um.
[04/15 13:04:02    37s] #Total wire length on LAYER metal8 = 0 um.
[04/15 13:04:02    37s] #Total wire length on LAYER metal9 = 0 um.
[04/15 13:04:02    37s] #Total wire length on LAYER metal10 = 0 um.
[04/15 13:04:02    37s] #Total number of vias = 4525
[04/15 13:04:02    37s] #Up-Via Summary (total 4525):
[04/15 13:04:02    37s] #           
[04/15 13:04:02    37s] #-----------------------
[04/15 13:04:02    37s] #  Metal 1         2359
[04/15 13:04:02    37s] #  Metal 2         1538
[04/15 13:04:02    37s] #  Metal 3          316
[04/15 13:04:02    37s] #  Metal 4          204
[04/15 13:04:02    37s] #  Metal 5          108
[04/15 13:04:02    37s] #-----------------------
[04/15 13:04:02    37s] #                  4525 
[04/15 13:04:02    37s] #
[04/15 13:04:02    37s] #Total number of DRC violations = 0
[04/15 13:04:02    37s] #Cpu time = 00:00:00
[04/15 13:04:02    37s] #Elapsed time = 00:00:00
[04/15 13:04:02    37s] #Increased memory = 2.12 (MB)
[04/15 13:04:02    37s] #Total memory = 668.94 (MB)
[04/15 13:04:02    37s] #Peak memory = 785.80 (MB)
[04/15 13:04:02    37s] #detailRoute Statistics:
[04/15 13:04:02    37s] #Cpu time = 00:00:00
[04/15 13:04:02    37s] #Elapsed time = 00:00:00
[04/15 13:04:02    37s] #Increased memory = 2.12 (MB)
[04/15 13:04:02    37s] #Total memory = 668.94 (MB)
[04/15 13:04:02    37s] #Peak memory = 785.80 (MB)
[04/15 13:04:02    37s] #Updating routing design signature
[04/15 13:04:02    37s] #Created 135 library cell signatures
[04/15 13:04:02    37s] #Created 904 NETS and 0 SPECIALNETS signatures
[04/15 13:04:02    37s] #Created 774 instance signatures
[04/15 13:04:02    37s] #
[04/15 13:04:02    37s] #globalDetailRoute statistics:
[04/15 13:04:02    37s] #Cpu time = 00:00:00
[04/15 13:04:02    37s] #Elapsed time = 00:00:00
[04/15 13:04:02    37s] #Increased memory = -22.09 (MB)
[04/15 13:04:02    37s] #Total memory = 666.85 (MB)
[04/15 13:04:02    37s] #Peak memory = 785.80 (MB)
[04/15 13:04:02    37s] #Number of warnings = 1
[04/15 13:04:02    37s] #Total number of warnings = 39
[04/15 13:04:02    37s] #Number of fails = 0
[04/15 13:04:02    37s] #Total number of fails = 0
[04/15 13:04:02    37s] #Complete globalDetailRoute on Thu Apr 15 13:04:02 2021
[04/15 13:04:02    37s] #
[04/15 13:04:02    37s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 832.7M, totSessionCpu=0:00:35 **
[04/15 13:04:02    37s] -routeWithEco false                      # bool, default=false
[04/15 13:04:02    37s] -routeSelectedNetOnly false              # bool, default=false
[04/15 13:04:02    37s] -routeWithTimingDriven true              # bool, default=false, user setting
[04/15 13:04:02    37s] -routeWithSiDriven true                  # bool, default=false, user setting
[04/15 13:04:02    37s] -drouteStartIteration 0                  # int, default=0, user setting
[04/15 13:04:02    37s] Extraction called for design 'csla_64bit' of instances=773 and nets=904 using extraction engine 'postRoute' at effort level 'medium' .
[04/15 13:04:02    37s] Turbo QRC (TQRC) Extraction in Multi-Corner mode called for design 'csla_64bit'. Number of corners is 2.
[04/15 13:04:02    37s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=838.016M)
[04/15 13:04:02    37s] Opening parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for reading.
[04/15 13:04:02    37s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=852.766M)
[04/15 13:04:02    37s] No changed net or region found. No need to perform incremental extraction. Changed status to 'Extracted'.
[04/15 13:04:02    37s] Finished Generating Timing Windows
[04/15 13:04:02    37s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 850.8M, totSessionCpu=0:00:35 **
[04/15 13:04:02    37s] *** Done Building Timing Graph (cpu=0:00:00, real=0:00:00, mem=850.77M, totSessionCpu=0:00:35).
[04/15 13:04:02    37s] Setting latch borrow mode to budget during optimization.
[04/15 13:04:02    37s] Footprint XOR2_X1 has at least 2 pins...
[04/15 13:04:02    37s] Footprint XNOR2_X1 has at least 3 pins...
[04/15 13:04:02    37s] Footprint TLAT_X1 has at least 4 pins...
[04/15 13:04:02    37s] Footprint SDFF_X1 has at least 5 pins...
[04/15 13:04:02    37s] *** Number of Vt Cells Partition = 1
[04/15 13:04:02    37s] Running setup recovery post routing.
[04/15 13:04:02    37s]   Timing Snapshot:
[04/15 13:04:02    37s]      Weighted WNS: 0.000
[04/15 13:04:02    37s]       All  PG WNS: 0.000
[04/15 13:04:02    37s]       High PG WNS: 0.000
[04/15 13:04:02    37s]       All  PG TNS: 0.000
[04/15 13:04:02    37s]       High PG TNS: 0.000
[04/15 13:04:02    37s]          Tran DRV: 0
[04/15 13:04:02    37s]           Cap DRV: 0
[04/15 13:04:02    37s]        Fanout DRV: 0
[04/15 13:04:02    37s]            Glitch: 0
[04/15 13:04:02    37s]    Category Slack: { [L, 0.124] }
[04/15 13:04:02    37s] 
[04/15 13:04:02    37s] 
[04/15 13:04:02    37s] 
[04/15 13:04:02    37s]  Recovery Manager:
[04/15 13:04:02    37s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.100) - Skip
[04/15 13:04:02    37s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.075) - Skip
[04/15 13:04:02    37s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[04/15 13:04:02    37s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[04/15 13:04:02    37s] 
[04/15 13:04:02    37s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 850.8M, totSessionCpu=0:00:35 **
[04/15 13:04:02    37s] Checking DRV degradation...
[04/15 13:04:02    37s] Skipping DRV degradation check as timing recovery is disabled or not needed
[04/15 13:04:02    37s] Skipping setup slack recovery as setup timing is met
[04/15 13:04:02    37s] *** Done Building Timing Graph (cpu=0:00:00, real=0:00:00, mem=850.77M, totSessionCpu=0:00:35).
[04/15 13:04:02    37s] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=850.77M, totSessionCpu=0:00:35 .
[04/15 13:04:02    37s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 850.8M, totSessionCpu=0:00:35 **
[04/15 13:04:02    37s] 
[04/15 13:04:02    37s] Active setup views: analysis_slow 
[04/15 13:04:02    37s] Active hold views: analysis_fast 
[04/15 13:04:02    37s] Latch borrow mode reset to max_borrow
[04/15 13:04:02    37s] Active setup views: analysis_slow 
[04/15 13:04:02    37s] Active hold views: analysis_fast 
[04/15 13:04:02    37s] Reported timing to dir reports/postRouteTimingReports
[04/15 13:04:02    37s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 850.8M, totSessionCpu=0:00:36 **
[04/15 13:04:02    37s] Begin: glitch net info
[04/15 13:04:02    37s] glitch slack range: number of glitch nets
[04/15 13:04:02    37s] glitch slack < -0.32 : 0
[04/15 13:04:02    37s] -0.32 < glitch slack < -0.28 : 0
[04/15 13:04:02    37s] -0.28 < glitch slack < -0.24 : 0
[04/15 13:04:02    37s] -0.24 < glitch slack < -0.2 : 0
[04/15 13:04:02    37s] -0.2 < glitch slack < -0.16 : 0
[04/15 13:04:02    37s] -0.16 < glitch slack < -0.12 : 0
[04/15 13:04:02    37s] -0.12 < glitch slack < -0.08 : 0
[04/15 13:04:02    37s] -0.08 < glitch slack < -0.04 : 0
[04/15 13:04:02    37s] -0.04 < glitch slack : 0
[04/15 13:04:02    37s] End: glitch net info
[04/15 13:04:02    37s] Found active setup analysis view analysis_slow
[04/15 13:04:02    37s] Found active hold analysis view analysis_fast
[04/15 13:04:02    37s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.124  |  0.124  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   65    |   65    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 846.8M, totSessionCpu=0:00:36 **
[04/15 13:04:02    37s]  ReSet Options after AAE Based Opt flow 
[04/15 13:04:02    37s] *** Finished optDesign ***
[04/15 13:04:02    37s] 
[04/15 13:04:02    37s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.4 real=0:00:06.8)
[04/15 13:04:02    37s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/15 13:04:02    37s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:04.2 real=0:00:04.7)
[04/15 13:04:02    37s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[04/15 13:04:02    37s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[04/15 13:04:02    37s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/15 13:04:02    37s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[04/15 13:04:02    37s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[04/15 13:04:02    37s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[04/15 13:04:02    37s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/15 13:04:02    37s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[04/15 13:04:02    37s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/15 13:04:02    38s] <CMD> optDesign -postRoute -hold -outDir reports/postRouteTimingReports
[04/15 13:04:02    38s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/15 13:04:02    38s] GigaOpt running with 1 threads.
[04/15 13:04:02    38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:04:02    38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:04:02    38s] Initializing multi-corner capacitance tables ... 
[04/15 13:04:03    38s] Initializing multi-corner resistance tables ...
[04/15 13:04:03    38s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 846.8M, totSessionCpu=0:00:36 **
[04/15 13:04:03    38s] #Created 135 library cell signatures
[04/15 13:04:03    38s] #Created 904 NETS and 0 SPECIALNETS signatures
[04/15 13:04:03    38s] #Created 774 instance signatures
[04/15 13:04:03    38s] Begin checking placement ... (start mem=846.8M, init mem=846.8M)
[04/15 13:04:03    38s] *info: Placed = 773           
[04/15 13:04:03    38s] *info: Unplaced = 0           
[04/15 13:04:03    38s] Placement Density:59.96%(866/1444)
[04/15 13:04:03    38s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=846.8M)
[04/15 13:04:03    38s] Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
[04/15 13:04:03    38s]  Initial DC engine is -> aae
[04/15 13:04:03    38s]  
[04/15 13:04:03    38s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/15 13:04:03    38s]  
[04/15 13:04:03    38s]  
[04/15 13:04:03    38s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/15 13:04:03    38s]  
[04/15 13:04:03    38s] Reset EOS DB
[04/15 13:04:03    38s] Resetting the settings 
[04/15 13:04:03    38s] Ignoring AAE DB Resetting ...
[04/15 13:04:03    38s]  Set Options for AAE Based Opt flow 
[04/15 13:04:03    38s] *** optDesign -postRoute ***
[04/15 13:04:03    38s] DRC Margin: user margin 0.0; extra margin 0
[04/15 13:04:03    38s] Setup Target Slack: user slack 0
[04/15 13:04:03    38s] Hold Target Slack: user slack 0
[04/15 13:04:03    38s] ** INFO : this run is activating 'postRoute' automaton
[04/15 13:04:03    38s] Extraction called for design 'csla_64bit' of instances=773 and nets=904 using extraction engine 'postRoute' at effort level 'medium' .
[04/15 13:04:03    38s] Turbo QRC (TQRC) Extraction in Multi-Corner mode called for design 'csla_64bit'. Number of corners is 2.
[04/15 13:04:03    38s] No changed net or region found. No need to perform incremental extraction.
[04/15 13:04:03    38s] *info: All cells identified as Buffer and Delay cells:
[04/15 13:04:03    38s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[04/15 13:04:03    38s] *info: ------------------------------------------------------------------
[04/15 13:04:03    38s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[04/15 13:04:03    38s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[04/15 13:04:03    38s] GigaOpt Hold Optimizer is used
[04/15 13:04:03    38s] Opening parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for reading.
[04/15 13:04:03    38s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 838.7M)
[04/15 13:04:03    39s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[04/15 13:04:03    39s] *info: Run optDesign holdfix with 1 thread.
[04/15 13:04:03    39s] Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:36.8 mem=1054.6M ***
[04/15 13:04:03    39s] *info: Starting Blocking QThread with 1 CPU
[04/15 13:04:03    39s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[04/15 13:04:03    39s] SI iteration 1 ... 
[04/15 13:04:03    39s] Begin IPO call back ...
[04/15 13:04:03    39s] End IPO call back ...
[04/15 13:04:03    39s] #################################################################################
[04/15 13:04:03    39s] # Design Stage: PostRoute
[04/15 13:04:03    39s] # Design Mode: 45nm
[04/15 13:04:03    39s] # Analysis Mode: MMMC OCV
[04/15 13:04:03    39s] # Extraction Mode: detail/spef
[04/15 13:04:03    39s] # Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
[04/15 13:04:03    39s] # Switching Delay Calculation Engine to AAE-SI
[04/15 13:04:03    39s] #################################################################################
[04/15 13:04:04    39s] AAE_INFO: 1 threads acquired from CTE.
[04/15 13:04:04    39s] Setting infinite Tws ...
[04/15 13:04:04    39s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/15 13:04:04    39s] 	 First Iteration Infinite Tw... 
[04/15 13:04:04    39s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/15 13:04:04    39s] Calculate late delays in OCV mode...
[04/15 13:04:04    39s] Calculate early delays in OCV mode...
[04/15 13:04:04    39s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/15 13:04:04    39s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[04/15 13:04:04    39s] AAE_INFO-618: Total number of nets in the design is 904,  100.0 percent of the nets selected for SI analysis
[04/15 13:04:04    39s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:04:04    39s] AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:04:04    39s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 0.0M) ***
[04/15 13:04:04    39s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/15 13:04:04    39s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/15 13:04:04    39s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/15 13:04:04    39s] 
[04/15 13:04:04    39s] Executing IPO callback for view pruning ..
[04/15 13:04:04    39s] SI iteration 2 ... 
[04/15 13:04:04    39s] AAE_INFO: 1 threads acquired from CTE.
[04/15 13:04:04    39s] Calculate late delays in OCV mode...
[04/15 13:04:04    39s] Calculate early delays in OCV mode...
[04/15 13:04:04    39s] AAE_INFO-618: Total number of nets in the design is 904,  98.9 percent of the nets selected for SI analysis
[04/15 13:04:04    39s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:04:04    39s] AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:04:04    39s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[04/15 13:04:04    39s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=0.0M ***
[04/15 13:04:04    39s] Found active setup analysis view analysis_slow
[04/15 13:04:04    39s] Found active hold analysis view analysis_fast
[04/15 13:04:04    39s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=0.0M ***
[04/15 13:04:04    39s] Timing Data dump into file .holdtw.analysis_fast.6284.twf, for view: analysis_fast 
[04/15 13:04:04    39s] 	 Dumping view 1 analysis_fast 
[04/15 13:04:04    39s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[04/15 13:04:04    39s] SI iteration 1 ... 
[04/15 13:04:04    39s] Begin IPO call back ...
[04/15 13:04:04    39s] End IPO call back ...
[04/15 13:04:04    39s] #################################################################################
[04/15 13:04:04    39s] # Design Stage: PostRoute
[04/15 13:04:04    39s] # Design Mode: 45nm
[04/15 13:04:04    39s] # Analysis Mode: MMMC OCV
[04/15 13:04:04    39s] # Extraction Mode: detail/spef
[04/15 13:04:04    39s] # Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
[04/15 13:04:04    39s] # Switching Delay Calculation Engine to AAE-SI
[04/15 13:04:04    39s] #################################################################################
[04/15 13:04:04    39s] AAE_INFO: 1 threads acquired from CTE.
[04/15 13:04:04    39s] Setting infinite Tws ...
[04/15 13:04:04    39s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1052.6M)
[04/15 13:04:04    39s] 	 First Iteration Infinite Tw... 
[04/15 13:04:04    39s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1052.6M)
[04/15 13:04:04    39s] Calculate early delays in OCV mode...
[04/15 13:04:04    39s] Calculate late delays in OCV mode...
[04/15 13:04:04    39s] Topological Sorting (CPU = 0:00:00.0, MEM = 1052.6M, InitMEM = 1052.6M)
[04/15 13:04:04    39s] AAE_INFO-618: Total number of nets in the design is 904,  100.0 percent of the nets selected for SI analysis
[04/15 13:04:04    39s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:04:04    39s] AAE_THRD: End delay calculation. (MEM=1073.21 CPU=0:00:00.2 REAL=0:00:00.0)
[04/15 13:04:04    39s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1073.2M) ***
[04/15 13:04:04    39s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1073.2M)
[04/15 13:04:04    39s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/15 13:04:04    39s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1035.1M)
[04/15 13:04:04    39s] 
[04/15 13:04:04    39s] Executing IPO callback for view pruning ..
[04/15 13:04:04    40s] SI iteration 2 ... 
[04/15 13:04:04    40s] AAE_INFO: 1 threads acquired from CTE.
[04/15 13:04:04    40s] Calculate early delays in OCV mode...
[04/15 13:04:04    40s] Calculate late delays in OCV mode...
[04/15 13:04:05    40s] AAE_INFO-618: Total number of nets in the design is 904,  98.9 percent of the nets selected for SI analysis
[04/15 13:04:05    40s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:04:05    40s] AAE_THRD: End delay calculation. (MEM=1065.21 CPU=0:00:00.2 REAL=0:00:01.0)
[04/15 13:04:05    40s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1065.2M) ***
[04/15 13:04:05    40s] Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:02.0 totSessionCpu=0:00:37.3 mem=1065.2M ***
[04/15 13:04:05    40s] **ERROR: (TCLCMD-1146):	Path Group 'reg2reg' not found.
[04/15 13:04:05    40s] --------------------------------------------------- 
[04/15 13:04:05    40s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/15 13:04:05    40s] --------------------------------------------------- 
[04/15 13:04:05    40s]          WNS    reg2regWNS   view
[04/15 13:04:05    40s]     0.124 ns   -922337203685477.625 ns   analysis_slow
[04/15 13:04:05    40s] --------------------------------------------------- 
[04/15 13:04:05    40s]     0.124 ns   -922337203685477.625 ns
[04/15 13:04:05    40s] --------------------------------------------------- 
[04/15 13:04:05    40s]   Timing Snapshot:
[04/15 13:04:05    40s]      Weighted WNS: 0.000
[04/15 13:04:05    40s]       All  PG WNS: 0.000
[04/15 13:04:05    40s]       High PG WNS: 0.000
[04/15 13:04:05    40s]       All  PG TNS: 0.000
[04/15 13:04:05    40s]       High PG TNS: 0.000
[04/15 13:04:05    40s]          Tran DRV: 0
[04/15 13:04:05    40s]           Cap DRV: 0
[04/15 13:04:05    40s]        Fanout DRV: 0
[04/15 13:04:05    40s]            Glitch: 0
[04/15 13:04:05    40s]    Category Slack: { [L, 0.124] }
[04/15 13:04:05    40s] 
[04/15 13:04:05    40s] Found active setup analysis view analysis_slow
[04/15 13:04:05    40s] Found active hold analysis view analysis_fast
[04/15 13:04:05    40s] Loading timing data from .holdtw.analysis_fast.6284.twf 
[04/15 13:04:05    40s] 	 Loading view 1 analysis_fast 
[04/15 13:04:05    40s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.124  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   65    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
------------------------------------------------------------

[04/15 13:04:05    40s] *Info: minBufDelay = 0.066700 ns ;  LibStdDelay = 0.026500 ns;  minBufSize = 3192000 (3); worstDelayView: analysis_slow 
[04/15 13:04:05    40s] Footprint list for hold buffering 
[04/15 13:04:05    40s] =================================================================
[04/15 13:04:05    40s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/15 13:04:05    40s] ------------------------------------------------------------------
[04/15 13:04:05    40s] *Info:       13.9       4.86    3.0  55.90 BUF_X1 (A,Z)
[04/15 13:04:05    40s] *Info:       18.4       4.55    3.0  68.89 CLKBUF_X1 (A,Z)
[04/15 13:04:05    40s] *Info:       14.4       4.63    4.0  27.86 BUF_X2 (A,Z)
[04/15 13:04:05    40s] *Info:       17.8       4.02    4.0  34.37 CLKBUF_X2 (A,Z)
[04/15 13:04:05    40s] *Info:       18.0       4.04    5.0  23.16 CLKBUF_X3 (A,Z)
[04/15 13:04:05    40s] *Info:       13.6       5.02    7.0  13.91 BUF_X4 (A,Z)
[04/15 13:04:05    40s] *Info:       14.5       4.66   13.0   6.97 BUF_X8 (A,Z)
[04/15 13:04:05    40s] *Info:       14.6       4.64   25.0   3.50 BUF_X16 (A,Z)
[04/15 13:04:05    40s] *Info:       15.1       4.62   49.0   1.77 BUF_X32 (A,Z)
[04/15 13:04:05    40s] =================================================================
[04/15 13:04:05    40s] --------------------------------------------------- 
[04/15 13:04:05    40s]    Hold Timing Summary  - Initial 
[04/15 13:04:05    40s] --------------------------------------------------- 
[04/15 13:04:05    40s]  Target slack: 0.000 ns
[04/15 13:04:05    40s] View: analysis_fast 
[04/15 13:04:05    40s] 	WNS: 200000.000 
[04/15 13:04:05    40s] 	TNS: 0.000 
[04/15 13:04:05    40s] 	VP: 0 
[04/15 13:04:05    40s] 	Worst hold path end point: sum[54] 
[04/15 13:04:05    40s] --------------------------------------------------- 
[04/15 13:04:05    40s]    Setup Timing Summary  - Initial 
[04/15 13:04:05    40s] --------------------------------------------------- 
[04/15 13:04:05    40s]  Target slack: 0.000 ns
[04/15 13:04:05    40s] View: analysis_slow 
[04/15 13:04:05    40s] 	WNS: 0.124 
[04/15 13:04:05    40s] 	TNS: 0.000 
[04/15 13:04:05    40s] 	VP: 0 
[04/15 13:04:05    40s] 	Worst setup path end point:sum[60] 
[04/15 13:04:05    40s] --------------------------------------------------- 
[04/15 13:04:05    40s] *** Hold timing is met. Hold fixing is not needed 
[04/15 13:04:05    40s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 914.6M, totSessionCpu=0:00:38 **
[04/15 13:04:05    40s] Active setup views: analysis_slow 
[04/15 13:04:05    40s] Active hold views: analysis_fast 
[04/15 13:04:05    40s] Reported timing to dir reports/postRouteTimingReports
[04/15 13:04:05    40s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 914.6M, totSessionCpu=0:00:38 **
[04/15 13:04:05    40s] Begin: glitch net info
[04/15 13:04:05    40s] glitch slack range: number of glitch nets
[04/15 13:04:05    40s] glitch slack < -0.32 : 0
[04/15 13:04:05    40s] -0.32 < glitch slack < -0.28 : 0
[04/15 13:04:05    40s] -0.28 < glitch slack < -0.24 : 0
[04/15 13:04:05    40s] -0.24 < glitch slack < -0.2 : 0
[04/15 13:04:05    40s] -0.2 < glitch slack < -0.16 : 0
[04/15 13:04:05    40s] -0.16 < glitch slack < -0.12 : 0
[04/15 13:04:05    40s] -0.12 < glitch slack < -0.08 : 0
[04/15 13:04:05    40s] -0.08 < glitch slack < -0.04 : 0
[04/15 13:04:05    40s] -0.04 < glitch slack : 0
[04/15 13:04:05    40s] End: glitch net info
[04/15 13:04:05    40s] Found active setup analysis view analysis_slow
[04/15 13:04:05    40s] Found active hold analysis view analysis_fast
[04/15 13:04:05    40s] *info: Starting Blocking QThread with 1 CPU
[04/15 13:04:05    40s] AAE_INFO-618: Total number of nets in the design is 904,  100.0 percent of the nets selected for SI analysis
[04/15 13:04:05    40s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:04:05    40s] AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[04/15 13:04:05    40s] AAE_INFO-618: Total number of nets in the design is 904,  98.9 percent of the nets selected for SI analysis
[04/15 13:04:05    40s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/15 13:04:05    40s] AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[04/15 13:04:06    41s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.124  |  0.124  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   65    |   65    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |
|          All Paths:|    0    |   N/A   |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, MEM=914.6M
[04/15 13:04:06    41s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 912.6M, totSessionCpu=0:00:38 **
[04/15 13:04:06    41s]  ReSet Options after AAE Based Opt flow 
[04/15 13:04:06    41s] *** Finished optDesign ***
[04/15 13:04:06    41s] 
[04/15 13:04:06    41s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:02.1 real=0:00:03.3)
[04/15 13:04:06    41s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/15 13:04:06    41s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[04/15 13:04:06    41s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/15 13:04:06    41s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:01.1 real=0:00:01.7)
[04/15 13:04:06    41s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/15 13:04:06    41s] Opening parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for reading.
[04/15 13:04:06    41s] Closing parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d'. 1804 times net's RC data read were performed.
[04/15 13:04:06    41s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 912.6M)
[04/15 13:04:06    41s] <CMD> setDelayCalMode -SIAware false
[04/15 13:04:06    41s] <CMD> setDelayCalMode -engine signalStorm
[04/15 13:04:06    41s] **WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
[04/15 13:04:06    41s] <CMD> timeDesign -signoff -si -outDir reports/signoffTimingReports
[04/15 13:04:06    41s] **WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
[04/15 13:04:06    41s] Set Using Elmore Delay Limit as 300.
[04/15 13:04:06    41s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[04/15 13:04:06    41s] **INFO: signalStorm engine is used for delay analysis with -signoff option
[04/15 13:04:06    41s] Closing parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:04:06    41s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[04/15 13:04:06    41s] Type 'man ENCEXT-3493' for more detail.
[04/15 13:04:06    41s] siFlowRuntime: Start timeDesign -postRoute -si : realTime (0.0secs) : cpuTime (0.0secs) : Thu Apr 15 13:04:06 HKT 2021
[04/15 13:04:06    41s] -pruneSetupViewsForHoldFixing true         # bool, default=true, private
[04/15 13:04:06    41s] siFlow: ========= Start Loop  Extraction ==========
[04/15 13:04:06    41s] **WARN: (ENCEXT-1285):	The data for incremental TQRC/IQRC extraction is deleted because when the extractRC command is invoked, the parasitic data is reset. This forces the next TQRC/IQRC extraction run to be full chip.
[04/15 13:04:06    41s] Extraction called for design 'csla_64bit' of instances=773 and nets=904 using extraction engine 'postRoute' at effort level 'signoff' .
[04/15 13:04:08    42s] Writing DEF file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/qrc.def.gz', current time is Thu Apr 15 13:04:08 2021 ...
[04/15 13:04:08    42s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/15 13:04:08    42s] DEF file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/qrc.def.gz' is written, current time is Thu Apr 15 13:04:08 2021 ...
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s]   Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
[04/15 13:04:09    42s] 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
[04/15 13:04:09    42s] -------------------------------------------------------------------------------------------------------------------
[04/15 13:04:09    42s]                                     Copyright 2015 Cadence Design Systems,
[04/15 13:04:09    42s] Inc.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] extract \
[04/15 13:04:09    42s] 	 -selection "all" \
[04/15 13:04:09    42s] 	 -type "rc_coupled"
[04/15 13:04:09    42s] extraction_setup \
[04/15 13:04:09    42s] 	 -max_fracture_length 50 \
[04/15 13:04:09    42s] 	 -promote_pin_pad "LOGICAL"
[04/15 13:04:09    42s] filter_coupling_cap \
[04/15 13:04:09    42s] 	 -cap_filtering_mode "absolute_and_relative" \
[04/15 13:04:09    42s] 	 -coupling_cap_threshold_absolute 0.1 \
[04/15 13:04:09    42s] 	 -coupling_cap_threshold_relative 1.0 \
[04/15 13:04:09    42s] 	 -total_cap_threshold 0.0
[04/15 13:04:09    42s] input_db -type def \
[04/15 13:04:09    42s] 	 -lef_file_list_file "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/qrc.leflist"
[04/15 13:04:09    42s] log_file \
[04/15 13:04:09    42s] 	 -dump_options true \
[04/15 13:04:09    42s] 	 -file_name "qrc_6284_20210415_13:04:06.log"
[04/15 13:04:09    42s] output_db -type spef \
[04/15 13:04:09    42s] 	 -short_incomplete_net_pins true \
[04/15 13:04:09    42s] 	 -subtype "STANDARD"
[04/15 13:04:09    42s] output_setup \
[04/15 13:04:09    42s] 	 -compressed true \
[04/15 13:04:09    42s] 	 -directory_name "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV" \
[04/15 13:04:09    42s] 	 -file_name "csla_64bit" \
[04/15 13:04:09    42s] 	 -temporary_directory_name "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV"
[04/15 13:04:09    42s] process_technology \
[04/15 13:04:09    42s] 	 -technology_corner \
[04/15 13:04:09    42s] 		"rc_worst" \
[04/15 13:04:09    42s] 		"rc_best" \
[04/15 13:04:09    42s] 	 -technology_library_file "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/_qrc_techlib.defs" \
[04/15 13:04:09    42s] 	 -technology_name "_qrc_tech_" \
[04/15 13:04:09    42s] 	 -temperature \
[04/15 13:04:09    42s] 		125 \
[04/15 13:04:09    42s] 		0
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-102) : Starting at 2021-Apr-15 13:04:09 (2021-Apr-15 05:04:09 GMT).
[04/15 13:04:09    42s] Running binary as: 
[04/15 13:04:09    42s]  /usr/eelocal/cadence/ext142/tools/extraction/bin/64bit/qrc -cmd
[04/15 13:04:09    42s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/qrc.cmd
[04/15 13:04:09    42s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/qrc.def.gz  
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-142) : Command line arguments:
[04/15 13:04:09    42s] "-cmd"
[04/15 13:04:09    42s] "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/qrc.cmd"
[04/15 13:04:09    42s] "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/qrc.def.gz"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option log_file = "qrc_6284_20210415_13:04:06.log"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option max_error_messages = "100"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option message_detail_level = "10"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option tech_file = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option library_name = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option gray_data = "obs"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_directory_name =
[04/15 13:04:09    42s] "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[04/15 13:04:09    42s] "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/.qrctemp"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_file_name = "csla_64bit"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option spef_define_file = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option reduce_output = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option debug_log = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option spef_output = "generic"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option dspf_output = "none"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option net_cc_output = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option rcdb_output = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option hierarchy_char = "/"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option bus_chars = "[]"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option pin_char = ":"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option layout_scale = "1.0"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option dump_options = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option treat_special_chars = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option compressed_output = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option max_resistor_length = "50"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option total_c_threshold = "0"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option relative_c_threshold = "1"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option parallel_options = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option metal_fill_type = "floating"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option density_check_method = "none"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option temperature = "125"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option inductance_extraction = "none"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option inductance_type = "partial"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "0.1"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option timeout = "604800"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option num_of_trials = "0"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_oa = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option report_details = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option report_shorts = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option compress_cache_files = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option disable_instances = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option disable_subnodes = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option dump_erosion_info = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option silicon_width_printing = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option add_explicit_vias = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option cap_ground_net = "0"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option top_cell = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option input_directory_name = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option binary_input = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option binary_output = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option bump_map_file = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option enable_bump_instance = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option stitch_bump_model = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option eco_file = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option LEF files =
[04/15 13:04:09    42s] "/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef
[04/15 13:04:09    42s] /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef"
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option GDSII files = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option SPICE files = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option ignored macros = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-143) : Option black macros = ""
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-276) : Layer settings were not specified.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-548) : Fill layer settings were not specified.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-550) : Active Fill layer settings were not specified.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[04/15 13:04:09    42s] 
[04/15 13:04:09    42s] INFO (EXTHPY-232) : Preprocessing stage started at Thu Apr 15 13:04:09 2021.
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] WARNING (EXTGRMP-330) : LEF layer "active" is not mapped with any tech file layer. 
[04/15 13:04:12    42s] Ignoring its definition.
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 27 macro definitions did not
[04/15 13:04:12    42s] include any obstruction data. The first 10 were:
[04/15 13:04:12    42s]  ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4
[04/15 13:04:12    42s] FILLCELL_X8 INV_X1 INV_X16 INV_X2
[04/15 13:04:12    42s] Check the library inputs and log files from library setup to determine
[04/15 13:04:12    42s] whether there is a problem.
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-205) : Reading DEF file:
[04/15 13:04:12    42s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/qrc.def.gz
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-195) : Line 107: reading VIAS section. Expecting 47.
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-195) : Line 405: reading COMPONENTS section. Expecting 773.
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-195) : Line 1954: reading PINS section. Expecting 194.
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-195) : Line 2539: reading SPECIALNETS section. Expecting 2.
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-195) : Line 3410: reading NETS section. Expecting 904.
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[04/15 13:04:12    42s]   DEF/GDS/OASIS/LEF file 
[04/15 13:04:12    42s]     does NOT contain MetalFill data. 
[04/15 13:04:12    42s]   Techfile  
[04/15 13:04:12    42s]     does NOT contain WEE data.     
[04/15 13:04:12    42s]     does NOT contain Erosion data t=f( density ) 
[04/15 13:04:12    42s]     does NOT contain R(w) data.    
[04/15 13:04:12    42s]     does NOT contain R(w, s) data.  
[04/15 13:04:12    42s]     does NOT contain TC(w) data.    
[04/15 13:04:12    42s]     does NOT contain T/B enlargement data. 
[04/15 13:04:12    42s]     does     contain Floating Metal Fill models. 
[04/15 13:04:12    42s]     does NOT contain WBE data. 
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[04/15 13:04:12    42s]  MetalFill        : OFF 
[04/15 13:04:12    42s]  WEE Effects      : n/a 
[04/15 13:04:12    42s]  Erosion Effects  : n/a t=f(density) 
[04/15 13:04:12    42s]  T/B Enlargements : n/a 
[04/15 13:04:12    42s]  R(w) Effects     : n/a 
[04/15 13:04:12    42s]  R(w,s) Effects   : n/a 
[04/15 13:04:12    42s]  TC(w) Effects    : n/a 
[04/15 13:04:12    42s] Some effects indicate n/a because of non-availability of relevant input
[04/15 13:04:12    42s] data (or) requested to be off.
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter1: 1013
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter2: 1.3
[04/15 13:04:12    42s] 
[04/15 13:04:12    42s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter3: YES
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTGRMP-3841) : Preparations for RC computations started. 
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTGRMP-509) : The extracted temperature is 125, the reference temperature is 25 for the
[04/15 13:04:15    42s] process rc_worst. However, the techfile does not contain TC1/TC2 data for
[04/15 13:04:15    42s] any conductor and via layers!
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTGRMP-509) : The extracted temperature is 0, the reference temperature is 25 for the
[04/15 13:04:15    42s] process rc_best. However, the techfile does not contain TC1/TC2 data for
[04/15 13:04:15    42s] any conductor and via layers!
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTGRMP-211) : Reading geometric data from DEF file:
[04/15 13:04:15    42s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/qrc.def.gz
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 1%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 2%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 3%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 4%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 5%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 6%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 7%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 8%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 9%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 10%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 11%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 12%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 13%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 14%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 15%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 16%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 17%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 18%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 19%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 20%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 21%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 22%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 23%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 24%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 25%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 26%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 27%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 28%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 29%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 30%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 31%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 32%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 33%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 34%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 35%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 36%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 37%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 38%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 39%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 40%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 41%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 42%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 43%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 44%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 45%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 46%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 47%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 48%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 49%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 50%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 51%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 52%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 53%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 54%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 55%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 56%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 57%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 58%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 59%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 60%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 61%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 62%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 63%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 64%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 65%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 66%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 67%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 68%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 69%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 70%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 71%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 72%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 73%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 74%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 75%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 76%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 77%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 78%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 79%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 80%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 81%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 82%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 83%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 84%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 85%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 86%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 87%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 88%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 89%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 90%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 91%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 92%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 93%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 94%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 95%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 96%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 97%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 98%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTSNZ-133) : 99%
[04/15 13:04:15    42s] 
[04/15 13:04:15    42s] INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.
[04/15 13:04:22    42s] 
[04/15 13:04:22    42s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Thu Apr 15 13:04:22 2021.
[04/15 13:04:22    42s] 
[04/15 13:04:22    42s] INFO (EXTHPY-173) : Capacitance extraction started at Thu Apr 15 13:04:22 2021.
[04/15 13:04:24    42s] 
[04/15 13:04:24    42s] INFO (EXTHPY-103) : Extracting capacitance values.
[04/15 13:04:24    42s] 
[04/15 13:04:24    42s] INFO (EXTHPY-104) :    0%
[04/15 13:04:25    42s] 
[04/15 13:04:25    42s] INFO (EXTHPY-104) :    100%
[04/15 13:04:25    42s] 
[04/15 13:04:25    42s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Thu Apr 15 13:04:25 2021.
[04/15 13:04:25    42s] 
[04/15 13:04:25    42s] INFO (EXTHPY-175) : Output generation started at Thu Apr 15 13:04:25 2021.
[04/15 13:04:28    42s] 
[04/15 13:04:28    42s] INFO (EXTSNZ-156) :    0%
[04/15 13:04:28    42s] 
[04/15 13:04:28    42s] INFO (EXTSNZ-156) :    10%
[04/15 13:04:28    42s] 
[04/15 13:04:28    42s] INFO (EXTSNZ-156) :    20%
[04/15 13:04:28    42s] 
[04/15 13:04:28    42s] INFO (EXTSNZ-156) :    30%
[04/15 13:04:28    42s] 
[04/15 13:04:28    42s] INFO (EXTSNZ-156) :    40%
[04/15 13:04:28    42s] 
[04/15 13:04:28    42s] INFO (EXTSNZ-156) :    50%
[04/15 13:04:28    42s] 
[04/15 13:04:28    42s] INFO (EXTSNZ-156) :    60%
[04/15 13:04:28    42s] 
[04/15 13:04:28    42s] INFO (EXTSNZ-156) :    70%
[04/15 13:04:28    42s] 
[04/15 13:04:28    42s] INFO (EXTSNZ-156) :    80%
[04/15 13:04:28    42s] 
[04/15 13:04:28    42s] INFO (EXTSNZ-156) :    90%
[04/15 13:04:31    42s] 
[04/15 13:04:31    42s] INFO (EXTHPY-176) : Output generation completed successfully at Thu Apr 15 13:04:31 2021.
[04/15 13:04:32    42s] 
[04/15 13:04:32    42s] Ending at 2021-Apr-15 13:04:32 (2021-Apr-15 05:04:32 GMT).
[04/15 13:04:32    42s] 
[04/15 13:04:32    42s]  Tool:                    Cadence Quantus QRC Extraction 64-bit
[04/15 13:04:32    42s]  Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
[04/15 13:04:32    42s]  IR Build No:             099 
[04/15 13:04:32    42s]  Techfile:                
[04/15 13:04:32    42s]     rc_worst
[04/15 13:04:32    42s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/_qrc_techdir/rc_worst/qrcTechFile
[04/15 13:04:32    42s] ; version: p13.1.0102
[04/15 13:04:32    42s]     rc_best
[04/15 13:04:32    42s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/_qrc_techdir/rc_best/qrcTechFile
[04/15 13:04:32    42s] ; version: p13.1.0102 
[04/15 13:04:32    42s]  License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
[04/15 13:04:32    42s] QRC_Advanced_Analysis 
[04/15 13:04:32    42s]  User Name:               khchandi
[04/15 13:04:32    42s]  Host Name:               EEX057
[04/15 13:04:32    42s]  Host OS Release:         Linux 2.6.32-754.28.1.el6.x86_64
[04/15 13:04:32    42s]  Host OS Version:         #1 SMP Wed Mar 11 18:38:45 UTC 2020
[04/15 13:04:32    42s]  Run duration:            00:00:07 CPU time, 00:00:23 clock time
[04/15 13:04:32    42s]  Max (Total) memory used: 569 MB
[04/15 13:04:32    42s]  Max (CPU) memory used:   518 MB
[04/15 13:04:32    42s]  Max Temp-Directory used: 1 MB
[04/15 13:04:32    42s]  Nets/hour:               463K nets/CPU-hr, 141K nets/clock-hr
[04/15 13:04:32    42s]  Design data:
[04/15 13:04:32    42s]     Components:           773
[04/15 13:04:32    42s]     Phy components:       0
[04/15 13:04:32    42s]     Nets:                 902
[04/15 13:04:32    42s]     Unconnected pins:     0
[04/15 13:04:32    42s]  Warning messages:        15
[04/15 13:04:32    42s]  Error messages:          0
[04/15 13:04:32    42s] 
[04/15 13:04:32    42s] Exit code 0.
[04/15 13:04:32    42s] Cadence Quantus QRC Extraction completed successfully at 2021-Apr-15
[04/15 13:04:32    42s] 13:04:32 (2021-Apr-15 05:04:32 GMT).
[04/15 13:04:32    45s] *** qrc completed. ***
[04/15 13:04:32    45s] spefIn Option :  -rc_corner rc_worst /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/csla_64bit_rc_worst_125.spef.gz 
[04/15 13:04:32    45s] Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[04/15 13:04:32    45s] spefIn Option :  -rc_corner rc_best /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/csla_64bit_rc_best_0.spef.gz 
[04/15 13:04:32    45s] ***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 793.020M)
[04/15 13:04:32    45s] 
[04/15 13:04:32    45s] 
[04/15 13:04:32    45s] SPEF files for RC Corner rc_worst:
[04/15 13:04:32    45s] Top-level spef file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/csla_64bit_rc_worst_125.spef.gz'.
[04/15 13:04:32    45s] RC Database Creation Started (CPU Time= 0:00:00.0  MEM= 793.0M)
[04/15 13:04:32    45s] Creating parasitic data file './csla_64bit_6284_i8SEyC_rc_worst.rcdb.d' for storing RC.
[04/15 13:04:32    45s] 
[04/15 13:04:32    45s] Reading TopLevel spef file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/csla_64bit_rc_worst_125.spef.gz'
[04/15 13:04:32    45s] Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
[04/15 13:04:32    45s] Reading D_NET section...
[04/15 13:04:32    45s] 
[04/15 13:04:32    45s] Number of Resistors     :  6064
[04/15 13:04:32    45s] Number of Ground Caps   :  4896
[04/15 13:04:32    45s] Number of Coupling Caps :  716
[04/15 13:04:32    45s] RC Database Creation Completed (CPU Time= 0:00:00.0  MEM= 857.0M)
[04/15 13:04:32    45s] 
[04/15 13:04:32    45s] SPEF files for RC Corner rc_best:
[04/15 13:04:32    45s] Top-level spef file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/csla_64bit_rc_best_0.spef.gz'.
[04/15 13:04:32    45s] RC Database Creation Started (CPU Time= 0:00:00.0  MEM= 809.8M)
[04/15 13:04:32    45s] Creating parasitic data file './csla_64bit_6284_i8SEyC_rc_best.rcdb.d' for storing RC.
[04/15 13:04:32    45s] 
[04/15 13:04:32    45s] Reading TopLevel spef file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_Z6VaKV/csla_64bit_rc_best_0.spef.gz'
[04/15 13:04:32    45s] Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
[04/15 13:04:32    45s] Reading D_NET section...
[04/15 13:04:32    45s] 
[04/15 13:04:32    45s] Number of Resistors     :  6064
[04/15 13:04:32    45s] Number of Ground Caps   :  4893
[04/15 13:04:32    45s] Number of Coupling Caps :  716
[04/15 13:04:32    45s] RC Database Creation Completed (CPU Time= 0:00:00.0  MEM= 851.8M)
[04/15 13:04:32    45s] RC Database Merging Started (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 809.8M)
[04/15 13:04:32    45s]  Corner: rc_worst
[04/15 13:04:32    45s]  Corner: rc_best
[04/15 13:04:32    45s] Opening parasitic data file './csla_64bit_6284_i8SEyC_rc_worst.rcdb.d' for reading.
[04/15 13:04:32    45s] Opening parasitic data file './csla_64bit_6284_i8SEyC_rc_best.rcdb.d' for reading.
[04/15 13:04:32    45s] RC Database Creation Started (CPU Time= 0:00:00.0  MEM= 811.8M)
[04/15 13:04:32    45s] Creating parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for storing RC.
[04/15 13:04:32    45s] RC Database Creation Completed (CPU Time= 0:00:00.0  MEM= 859.8M)
[04/15 13:04:32    45s] Closing parasitic data file './csla_64bit_6284_i8SEyC_rc_best.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:04:32    45s] Closing parasitic data file './csla_64bit_6284_i8SEyC_rc_worst.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:04:32    45s] RC Database Merging Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 813.8M)
[04/15 13:04:32    45s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=807.770M)
[04/15 13:04:32    45s] Opening parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for reading.
[04/15 13:04:32    46s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=809.770M)
[04/15 13:04:32    46s] ***** SPEF Reading completed (CPU Time: 0:00:00.2 Real Time: 0:00:00.0 MEM: 809.770M)
[04/15 13:04:32    46s] 
[04/15 13:04:32    46s] This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[04/15 13:04:32    46s] siFlowRuntime: Done extraction : realTime (26.0secs) : cpuTime (24.39secs) : Thu Apr 15 13:04:32 HKT 2021
[04/15 13:04:32    46s] siFlow: Writing timing window file in early late mode.
[04/15 13:04:33    46s] siFlowRuntime: Done twf generation : realTime (1.0secs) : cpuTime (0.66secs) : Thu Apr 15 13:04:33 HKT 2021
[04/15 13:04:33    46s] siFlow: Running noise analysis using single thread.
[04/15 13:04:33    46s] siFlow: Running noise analysis for view analysis_slow
[04/15 13:04:33    46s] siFlow: ======= Start Loop  CeltIC Noise Analysis ............. Thu Apr 15 13:04:33 HKT 2021 =======
[04/15 13:04:33    46s] siFlow: CeltIC working directory: celtic_tmp_ZiRKpX
[04/15 13:04:34    46s] **WARN: (SI-2308) Setting timing_enable_simultaneous_setup_hold_mode to false in OCV/SI analysis may lead to unreliable results.                     [set_run_mode]
[04/15 13:04:34    46s] INFO:(SI-9558) Propagated noise mode is on by default for glitch analysis          [celtic_ndc]
[04/15 13:04:34    46s] INFO:(SI-122) CdB used in SI analysis :  /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb           [celtic_ndc]
[04/15 13:04:34    46s] CDB supply set:CPU=0.01, REAL=0.00, TOTCPU=24.72, TOTREAL=1.00, MEM=0.00MB, TOTMEM=2.83MB
[04/15 13:04:34    46s] si_initialization:CPU=0.01, REAL=0.00, TOTCPU=24.73, TOTREAL=1.00, MEM=0.00MB, TOTMEM=2.83MB
[04/15 13:04:34    46s] INFO:(SI-6069) Using /tmp for temporary files, as neither the environment variable TMPDIR 
        nor the tcl variable parm_tmpdir is set.          [celtic_ndc]
[04/15 13:04:34    46s] 
[04/15 13:04:34    46s] Evaluating/Parsing black boxes...
[04/15 13:04:34    46s] 
[04/15 13:04:34    46s] load_netlist:CPU=0.14, REAL=0.00, TOTCPU=24.87, TOTREAL=1.00, MEM=22.00MB, TOTMEM=24.83MB
[04/15 13:04:34    46s] Noise run mode set as follows:
[04/15 13:04:34    46s]       Process: 45nm
[04/15 13:04:34    46s]       Mode: Signoff
[04/15 13:04:34    46s]       Simulation Resolution: 1e-12
[04/15 13:04:34    46s]       Fast Slew: 25e-12
[04/15 13:04:34    46s]       Slow Slew: 100e-12
[04/15 13:04:34    46s]       Virtual Attacker Fast Slew: 100e-12
[04/15 13:04:34    46s]       Port resistance: 1e3
[04/15 13:04:34    46s]       Gtol: 0.05
[04/15 13:04:34    46s] INFO:(SI-6040) Number of clocks processed : 1          [load_timing]
[04/15 13:04:34    46s] INFO:(SI-6040) Number of Slew Data processed : 2536          [load_timing]
[04/15 13:04:34    46s] INFO:(SI-6040) Number of Timing Window Data processed : 2536          [load_timing]
[04/15 13:04:34    46s] INFO:(SI-6040) Number of Constants processed : 0          [load_timing]
[04/15 13:04:34    46s] INFO:(SI-6040) Number of Driver Strength data processed : 0          [load_timing]
[04/15 13:04:34    46s] INFO:(SI-6040) Number of External Load data processed : 65          [load_timing]
[04/15 13:04:34    46s] read_twf:CPU=0.06, REAL=0.00, TOTCPU=24.93, TOTREAL=1.00, MEM=4.00MB, TOTMEM=28.83MB
[04/15 13:04:34    46s] INFO:(SI-9584) Setting 0.19V peak threshold for glitch analysis          [set_thresh]
[04/15 13:04:34    46s] INFO:(SI-9585) Setting 0.001ns absolute delta delay threshold          [set_thresh]
[04/15 13:04:34    46s] Final flattened circuit: 773 cell instances, 904 nets, 0 echo instances.
[04/15 13:04:34    46s] Qualify Xtors:CPU=0.03 REAL=0.00 MEM=2.00MB 
[04/15 13:04:34    46s] INFO:(SI-9517) Loading cells..          [celtic_ndc]
[04/15 13:04:34    46s] INFO:(SI-9520) Loaded 10 cells          [celtic]
[04/15 13:04:34    46s] Spice ckt loaded:CPU=0.15 REAL=0.00 MEM=2.00MB 
[04/15 13:04:34    46s] INFO:(SI-9547) 902 out of 902 Nets can be analyzed
        	0 out of 902 Nets cannot be analyzed          [process_netlist]
[04/15 13:04:34    46s] INFO:(SI-9552) Starting latch identification ..          [process_netlist]
[04/15 13:04:34    46s] INFO:(SI-9553) Finished latch identification.          [process_netlist]
[04/15 13:04:34    46s] INFO:(SI-9554) Identified 0 latch cells for noise stability check          [process_netlist]
[04/15 13:04:34    46s] INFO:(SI-9555) Identified 0 latch inst for noise stability check          [process_netlist]
[04/15 13:04:34    46s] INFO:(SI-6029) Starting noise graph creation          [ngr]
[04/15 13:04:34    46s] INFO:(SI-9556) Finished with process_netlist command          [process_netlist]
[04/15 13:04:34    46s] process_netlist:CPU=0.19 REAL=0.00 TOTCPU=25.13 TOTREAL=1.00 MEM=4.00MB TOTMEM=32.83MB
[04/15 13:04:34    46s] process_constraint:CPU=0.00, REAL=0.00, TOTCPU=25.14, TOTREAL=1.00, MEM=0.00MB, TOTMEM=32.83MB
[04/15 13:04:34    46s] Trace clock nets:CPU=0.00, REAL=0.00, TOTCPU=25.14, TOTREAL=1.00, MEM=0.00MB, TOTMEM=32.83MB
[04/15 13:04:34    46s] INFO:(SI-6135) Setting the virtual attacker mode to current.          [celtic_ndc]
[04/15 13:04:34    46s] Create xcapmap:CPU=0.05, REAL=0.00, TOTCPU=25.19, TOTREAL=1.00, MEM=0.00MB, TOTMEM=32.83MB
[04/15 13:04:34    46s] INFO:(SI-9510) Starting noise analysis          [analyze_noise]
[04/15 13:04:34    46s] CCC analysis init:CPU=0.00, REAL=0.00, TOTCPU=25.19, TOTREAL=1.00, MEM=19.54MB, TOTMEM=52.37MB
[04/15 13:04:34    46s] *********************************************************************
[04/15 13:04:34    46s] analyze_noise 	SUMMARY
[04/15 13:04:34    46s] analyze_noise: 	Number of cells in design = 773
[04/15 13:04:34    46s] analyze_noise: 	Number of black boxes in design = 0
[04/15 13:04:34    46s] analyze_noise: 	Number of nets analyzed = 902
[04/15 13:04:34    46s] analyze_noise: 	Number of DC tolerance violations (VH + VL) = 0
[04/15 13:04:34    46s] analyze_noise: 	Number of receiver output peak violations (VH + VL) = 0
[04/15 13:04:34    46s] analyze_noise: 	Number of total problem noisenets = 0
[04/15 13:04:34    46s] *********************************************************************
[04/15 13:04:34    46s] analyze_noise Analysis finished at Thu Apr 15 13:04:34 +0800 2021
[04/15 13:04:34    46s] analyze_noise:CPU=0.19, REAL=0.00, TOTCPU=25.39, TOTREAL=1.00, MEM=0.00MB, TOTMEM=52.37MB
[04/15 13:04:34    46s] Generated histogram:CPU=0.00, REAL=0.00, TOTCPU=25.39, TOTREAL=1.00, MEM=0.00MB, TOTMEM=52.37MB
[04/15 13:04:34    46s] **WARN: (TCLCMD-1234):	In multi-mode, multi-corner analysis mode, you should include the -view option with the read_sdf command to annotate the SDF file to specific view(s). Without the -view option, the SDF file will only be annotated to the current default view.
[04/15 13:04:34    46s] reports: Generating reports ...
[04/15 13:04:34    46s] **WARN: (SI-2190) The default for report generation has changed from HTML to text. To generate an HTML report, specify the -html option to the generate_report command.                    [reports]
[04/15 13:04:34    46s] reports: Generated 0 records in celtic_tmp_ZiRKpX/analysis_slow/celtic_noise_slack.text.gz.
[04/15 13:04:34    46s] SI reports:CPU=0.02, REAL=0.00, TOTCPU=25.42, TOTREAL=1.00, MEM=0.00MB, TOTMEM=52.37MB
[04/15 13:04:34    46s] INFO:(SI-9516) ECO changes will be written to celtic_tmp_ZiRKpX/analysis_slow/celtic.eco          [celtic_ndc]
[04/15 13:04:34    46s] INFO:(SI-6084) Completed ECO analysis          [analyze_noise]
[04/15 13:04:34    46s] *********************************************************************
[04/15 13:04:34    46s] report_eco 	SUMMARY
[04/15 13:04:34    46s] report_eco: 	Number of glitch ECO changes = 0
[04/15 13:04:34    46s] report_eco: 	Number of  delay ECO changes = 0
[04/15 13:04:34    46s] report_eco: 	Number of  slope ECO changes = 0
[04/15 13:04:34    46s] report_eco: 	Number of ECO skipped        = 0
[04/15 13:04:34    46s] *********************************************************************
[04/15 13:04:34    46s] reports: Generating SDF ...
[04/15 13:04:34    46s] Generated SDF:CPU=0.02, REAL=0.00, TOTCPU=25.44, TOTREAL=1.00, MEM=0.00MB, TOTMEM=52.37MB
[04/15 13:04:34    46s] reports: Finished generating SDF ...
[04/15 13:04:34    46s] Finished CeltIC run at Thu Apr 15 13:04:34 +0800 2021
[04/15 13:04:35    46s] free_noise_analysis: CPU=0.18, REAL=1.00, TOTCPU=25.62, TOTREAL=2.00, MEM=-52.37MB, TOTMEM=0.00MB
[04/15 13:04:35    46s] Closing parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:04:35    48s] siFlow: Glitch nets:
[04/15 13:04:35    48s] siFlow: Finish CeltIC Loop  Noise Analysis ............ Thu Apr 15 13:04:35 HKT 2021
[04/15 13:04:35    48s] siFlow: ====================================================
[04/15 13:04:35    48s] siFlow: Number of nets with noise violation      =      0	(0 external, 0 clock, 0 ilm)
[04/15 13:04:35    48s] siFlow: ====================================================
[04/15 13:04:35    48s] siFlowRuntime: Noise analysis done for view analysis_slow : realTime (2.0secs) : cpuTime (1.06secs) : Thu Apr 15 13:04:35 HKT 2021
[04/15 13:04:35    48s] Ending "Noise analysis" (total cpu=0:00:01.1, real=0:00:02.0, peak res=540.5M, current mem=831.8M)
[04/15 13:04:35    48s] All previously read TWF files have been cleared up. Power and Noise analysis will switch over to CTE.
[04/15 13:04:35    48s] Found active setup analysis view analysis_slow
[04/15 13:04:35    48s] Found active hold analysis view analysis_fast
[04/15 13:04:35    48s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.126  |  0.126  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   65    |   65    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.959%
Total number of glitch violations: 0
------------------------------------------------------------
siFlow: Deleting temp files in folder "celtic_tmp_ZiRKpX". Check "celtic" folder for noise analysis results.
[04/15 13:04:35    48s] siFlowRuntime: Timing report generation : realTime (0.0secs) : cpuTime (0.3secs) : Thu Apr 15 13:04:35 HKT 2021
[04/15 13:04:35    48s] Reported timing to dir reports/signoffTimingReports
[04/15 13:04:35    48s] Total CPU time: 26.47 sec
[04/15 13:04:35    48s] Total Real time: 29.0 sec
[04/15 13:04:35    48s] Total Memory Usage: 829.832031 Mbytes
[04/15 13:04:35    48s] **WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
[04/15 13:04:35    48s] Set Using Elmore Delay Limit as 100.
[04/15 13:04:35    48s] <CMD> timeDesign -signoff -si -hold -outDir reports/signoffTimingReports
[04/15 13:04:35    48s] **WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
[04/15 13:04:35    48s] Set Using Elmore Delay Limit as 300.
[04/15 13:04:35    48s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[04/15 13:04:35    48s] **INFO: signalStorm engine is used for delay analysis with -signoff option
[04/15 13:04:35    48s] Closing parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:04:35    48s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[04/15 13:04:35    48s] Type 'man ENCEXT-3493' for more detail.
[04/15 13:04:35    48s] siFlowRuntime: Start timeDesign -postRoute -si : realTime (0.0secs) : cpuTime (0.0secs) : Thu Apr 15 13:04:35 HKT 2021
[04/15 13:04:35    48s] -pruneSetupViewsForHoldFixing true         # bool, default=true, private
[04/15 13:04:35    48s] siFlow: ========= Start Loop  Extraction ==========
[04/15 13:04:35    48s] Extraction called for design 'csla_64bit' of instances=773 and nets=904 using extraction engine 'postRoute' at effort level 'signoff' .
[04/15 13:04:36    49s] Writing DEF file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/qrc.def.gz', current time is Thu Apr 15 13:04:36 2021 ...
[04/15 13:04:36    49s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/15 13:04:36    49s] DEF file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/qrc.def.gz' is written, current time is Thu Apr 15 13:04:36 2021 ...
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s]   Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
[04/15 13:04:36    49s] 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
[04/15 13:04:36    49s] -------------------------------------------------------------------------------------------------------------------
[04/15 13:04:36    49s]                                     Copyright 2015 Cadence Design Systems,
[04/15 13:04:36    49s] Inc.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] extract \
[04/15 13:04:36    49s] 	 -selection "all" \
[04/15 13:04:36    49s] 	 -type "rc_coupled"
[04/15 13:04:36    49s] extraction_setup \
[04/15 13:04:36    49s] 	 -max_fracture_length 50 \
[04/15 13:04:36    49s] 	 -promote_pin_pad "LOGICAL"
[04/15 13:04:36    49s] filter_coupling_cap \
[04/15 13:04:36    49s] 	 -cap_filtering_mode "absolute_and_relative" \
[04/15 13:04:36    49s] 	 -coupling_cap_threshold_absolute 0.1 \
[04/15 13:04:36    49s] 	 -coupling_cap_threshold_relative 1.0 \
[04/15 13:04:36    49s] 	 -total_cap_threshold 0.0
[04/15 13:04:36    49s] input_db -type def \
[04/15 13:04:36    49s] 	 -lef_file_list_file "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/qrc.leflist"
[04/15 13:04:36    49s] log_file \
[04/15 13:04:36    49s] 	 -dump_options true \
[04/15 13:04:36    49s] 	 -file_name "qrc_6284_20210415_13:04:35.log"
[04/15 13:04:36    49s] output_db -type spef \
[04/15 13:04:36    49s] 	 -short_incomplete_net_pins true \
[04/15 13:04:36    49s] 	 -subtype "STANDARD"
[04/15 13:04:36    49s] output_setup \
[04/15 13:04:36    49s] 	 -compressed true \
[04/15 13:04:36    49s] 	 -directory_name "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0" \
[04/15 13:04:36    49s] 	 -file_name "csla_64bit" \
[04/15 13:04:36    49s] 	 -temporary_directory_name "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0"
[04/15 13:04:36    49s] process_technology \
[04/15 13:04:36    49s] 	 -technology_corner \
[04/15 13:04:36    49s] 		"rc_worst" \
[04/15 13:04:36    49s] 		"rc_best" \
[04/15 13:04:36    49s] 	 -technology_library_file "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/_qrc_techlib.defs" \
[04/15 13:04:36    49s] 	 -technology_name "_qrc_tech_" \
[04/15 13:04:36    49s] 	 -temperature \
[04/15 13:04:36    49s] 		125 \
[04/15 13:04:36    49s] 		0
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-102) : Starting at 2021-Apr-15 13:04:36 (2021-Apr-15 05:04:36 GMT).
[04/15 13:04:36    49s] Running binary as: 
[04/15 13:04:36    49s]  /usr/eelocal/cadence/ext142/tools/extraction/bin/64bit/qrc -cmd
[04/15 13:04:36    49s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/qrc.cmd
[04/15 13:04:36    49s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/qrc.def.gz  
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-142) : Command line arguments:
[04/15 13:04:36    49s] "-cmd"
[04/15 13:04:36    49s] "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/qrc.cmd"
[04/15 13:04:36    49s] "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/qrc.def.gz"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option log_file = "qrc_6284_20210415_13:04:35.log"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option max_error_messages = "100"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option message_detail_level = "10"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option tech_file = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option library_name = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option gray_data = "obs"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_directory_name =
[04/15 13:04:36    49s] "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[04/15 13:04:36    49s] "/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/.qrctemp"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_file_name = "csla_64bit"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option spef_define_file = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option reduce_output = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option debug_log = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option spef_output = "generic"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option dspf_output = "none"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option net_cc_output = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option rcdb_output = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option hierarchy_char = "/"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option bus_chars = "[]"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option pin_char = ":"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option layout_scale = "1.0"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option dump_options = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option treat_special_chars = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option compressed_output = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option max_resistor_length = "50"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option total_c_threshold = "0"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option relative_c_threshold = "1"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option parallel_options = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option metal_fill_type = "floating"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option density_check_method = "none"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option temperature = "125"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option inductance_extraction = "none"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option inductance_type = "partial"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "0.1"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option timeout = "604800"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option num_of_trials = "0"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_oa = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option report_details = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option report_shorts = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option compress_cache_files = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option disable_instances = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option disable_subnodes = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option dump_erosion_info = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option silicon_width_printing = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option add_explicit_vias = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option cap_ground_net = "0"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option top_cell = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option input_directory_name = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option binary_input = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option binary_output = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option bump_map_file = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option enable_bump_instance = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option stitch_bump_model = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option eco_file = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option LEF files =
[04/15 13:04:36    49s] "/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef
[04/15 13:04:36    49s] /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef"
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option GDSII files = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option SPICE files = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option ignored macros = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-143) : Option black macros = ""
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-276) : Layer settings were not specified.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-548) : Fill layer settings were not specified.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-550) : Active Fill layer settings were not specified.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[04/15 13:04:36    49s] 
[04/15 13:04:36    49s] INFO (EXTHPY-232) : Preprocessing stage started at Thu Apr 15 13:04:36 2021.
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] WARNING (EXTGRMP-330) : LEF layer "active" is not mapped with any tech file layer. 
[04/15 13:04:39    49s] Ignoring its definition.
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 27 macro definitions did not
[04/15 13:04:39    49s] include any obstruction data. The first 10 were:
[04/15 13:04:39    49s]  ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4
[04/15 13:04:39    49s] FILLCELL_X8 INV_X1 INV_X16 INV_X2
[04/15 13:04:39    49s] Check the library inputs and log files from library setup to determine
[04/15 13:04:39    49s] whether there is a problem.
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-205) : Reading DEF file:
[04/15 13:04:39    49s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/qrc.def.gz
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-195) : Line 107: reading VIAS section. Expecting 47.
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-195) : Line 405: reading COMPONENTS section. Expecting 773.
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-195) : Line 1954: reading PINS section. Expecting 194.
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-195) : Line 2539: reading SPECIALNETS section. Expecting 2.
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-195) : Line 3410: reading NETS section. Expecting 904.
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[04/15 13:04:39    49s]   DEF/GDS/OASIS/LEF file 
[04/15 13:04:39    49s]     does NOT contain MetalFill data. 
[04/15 13:04:39    49s]   Techfile  
[04/15 13:04:39    49s]     does NOT contain WEE data.     
[04/15 13:04:39    49s]     does NOT contain Erosion data t=f( density ) 
[04/15 13:04:39    49s]     does NOT contain R(w) data.    
[04/15 13:04:39    49s]     does NOT contain R(w, s) data.  
[04/15 13:04:39    49s]     does NOT contain TC(w) data.    
[04/15 13:04:39    49s]     does NOT contain T/B enlargement data. 
[04/15 13:04:39    49s]     does     contain Floating Metal Fill models. 
[04/15 13:04:39    49s]     does NOT contain WBE data. 
[04/15 13:04:39    49s] 
[04/15 13:04:39    49s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[04/15 13:04:39    49s]  MetalFill        : OFF 
[04/15 13:04:39    49s]  WEE Effects      : n/a 
[04/15 13:04:39    49s]  Erosion Effects  : n/a t=f(density) 
[04/15 13:04:39    49s]  T/B Enlargements : n/a 
[04/15 13:04:39    49s]  R(w) Effects     : n/a 
[04/15 13:04:39    49s]  R(w,s) Effects   : n/a 
[04/15 13:04:39    49s]  TC(w) Effects    : n/a 
[04/15 13:04:39    49s] Some effects indicate n/a because of non-availability of relevant input
[04/15 13:04:39    49s] data (or) requested to be off.
[04/15 13:04:40    49s] 
[04/15 13:04:40    49s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter1: 1013
[04/15 13:04:40    49s] 
[04/15 13:04:40    49s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter2: 1.3
[04/15 13:04:40    49s] 
[04/15 13:04:40    49s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter3: YES
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTGRMP-3841) : Preparations for RC computations started. 
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTGRMP-509) : The extracted temperature is 125, the reference temperature is 25 for the
[04/15 13:04:43    49s] process rc_worst. However, the techfile does not contain TC1/TC2 data for
[04/15 13:04:43    49s] any conductor and via layers!
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTGRMP-509) : The extracted temperature is 0, the reference temperature is 25 for the
[04/15 13:04:43    49s] process rc_best. However, the techfile does not contain TC1/TC2 data for
[04/15 13:04:43    49s] any conductor and via layers!
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTGRMP-211) : Reading geometric data from DEF file:
[04/15 13:04:43    49s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/qrc.def.gz
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 1%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 2%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 3%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 4%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 5%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 6%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 7%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 8%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 9%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 10%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 11%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 12%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 13%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 14%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 15%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 16%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 17%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 18%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 19%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 20%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 21%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 22%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 23%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 24%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 25%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 26%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 27%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 28%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 29%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 30%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 31%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 32%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 33%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 34%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 35%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 36%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 37%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 38%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 39%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 40%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 41%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 42%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 43%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 44%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 45%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 46%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 47%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 48%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 49%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 50%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 51%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 52%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 53%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 54%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 55%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 56%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 57%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 58%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 59%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 60%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 61%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 62%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 63%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 64%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 65%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 66%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 67%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 68%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 69%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 70%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 71%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 72%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 73%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 74%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 75%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 76%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 77%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 78%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 79%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 80%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 81%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 82%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 83%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 84%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 85%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 86%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 87%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 88%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 89%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 90%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 91%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 92%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 93%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 94%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 95%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 96%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 97%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 98%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTSNZ-133) : 99%
[04/15 13:04:43    49s] 
[04/15 13:04:43    49s] INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.
[04/15 13:04:49    49s] 
[04/15 13:04:49    49s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Thu Apr 15 13:04:49 2021.
[04/15 13:04:49    49s] 
[04/15 13:04:49    49s] INFO (EXTHPY-173) : Capacitance extraction started at Thu Apr 15 13:04:49 2021.
[04/15 13:04:52    49s] 
[04/15 13:04:52    49s] INFO (EXTHPY-103) : Extracting capacitance values.
[04/15 13:04:52    49s] 
[04/15 13:04:52    49s] INFO (EXTHPY-104) :    0%
[04/15 13:04:53    49s] 
[04/15 13:04:53    49s] INFO (EXTHPY-104) :    100%
[04/15 13:04:53    49s] 
[04/15 13:04:53    49s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Thu Apr 15 13:04:53 2021.
[04/15 13:04:53    49s] 
[04/15 13:04:53    49s] INFO (EXTHPY-175) : Output generation started at Thu Apr 15 13:04:53 2021.
[04/15 13:04:55    49s] 
[04/15 13:04:55    49s] INFO (EXTSNZ-156) :    0%
[04/15 13:04:55    49s] 
[04/15 13:04:55    49s] INFO (EXTSNZ-156) :    10%
[04/15 13:04:55    49s] 
[04/15 13:04:55    49s] INFO (EXTSNZ-156) :    20%
[04/15 13:04:55    49s] 
[04/15 13:04:55    49s] INFO (EXTSNZ-156) :    30%
[04/15 13:04:55    49s] 
[04/15 13:04:55    49s] INFO (EXTSNZ-156) :    40%
[04/15 13:04:55    49s] 
[04/15 13:04:55    49s] INFO (EXTSNZ-156) :    50%
[04/15 13:04:55    49s] 
[04/15 13:04:55    49s] INFO (EXTSNZ-156) :    60%
[04/15 13:04:55    49s] 
[04/15 13:04:55    49s] INFO (EXTSNZ-156) :    70%
[04/15 13:04:55    49s] 
[04/15 13:04:55    49s] INFO (EXTSNZ-156) :    80%
[04/15 13:04:55    49s] 
[04/15 13:04:55    49s] INFO (EXTSNZ-156) :    90%
[04/15 13:04:59    49s] 
[04/15 13:04:59    49s] INFO (EXTHPY-176) : Output generation completed successfully at Thu Apr 15 13:04:59 2021.
[04/15 13:04:59    49s] 
[04/15 13:04:59    49s] Ending at 2021-Apr-15 13:04:59 (2021-Apr-15 05:04:59 GMT).
[04/15 13:04:59    49s] 
[04/15 13:04:59    49s]  Tool:                    Cadence Quantus QRC Extraction 64-bit
[04/15 13:04:59    49s]  Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
[04/15 13:04:59    49s]  IR Build No:             099 
[04/15 13:04:59    49s]  Techfile:                
[04/15 13:04:59    49s]     rc_worst
[04/15 13:04:59    49s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/_qrc_techdir/rc_worst/qrcTechFile
[04/15 13:04:59    49s] ; version: p13.1.0102
[04/15 13:04:59    49s]     rc_best
[04/15 13:04:59    49s] /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/_qrc_techdir/rc_best/qrcTechFile
[04/15 13:04:59    49s] ; version: p13.1.0102 
[04/15 13:04:59    49s]  License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
[04/15 13:04:59    49s] QRC_Advanced_Analysis 
[04/15 13:04:59    49s]  User Name:               khchandi
[04/15 13:04:59    49s]  Host Name:               EEX057
[04/15 13:04:59    49s]  Host OS Release:         Linux 2.6.32-754.28.1.el6.x86_64
[04/15 13:04:59    49s]  Host OS Version:         #1 SMP Wed Mar 11 18:38:45 UTC 2020
[04/15 13:04:59    49s]  Run duration:            00:00:07 CPU time, 00:00:23 clock time
[04/15 13:04:59    49s]  Max (Total) memory used: 569 MB
[04/15 13:04:59    49s]  Max (CPU) memory used:   518 MB
[04/15 13:04:59    49s]  Max Temp-Directory used: 1 MB
[04/15 13:04:59    49s]  Nets/hour:               463K nets/CPU-hr, 141K nets/clock-hr
[04/15 13:04:59    49s]  Design data:
[04/15 13:04:59    49s]     Components:           773
[04/15 13:04:59    49s]     Phy components:       0
[04/15 13:04:59    49s]     Nets:                 902
[04/15 13:04:59    49s]     Unconnected pins:     0
[04/15 13:04:59    49s]  Warning messages:        15
[04/15 13:04:59    49s]  Error messages:          0
[04/15 13:04:59    49s] 
[04/15 13:04:59    49s] Exit code 0.
[04/15 13:04:59    49s] Cadence Quantus QRC Extraction completed successfully at 2021-Apr-15
[04/15 13:04:59    49s] 13:04:59 (2021-Apr-15 05:04:59 GMT).
[04/15 13:04:59    53s] *** qrc completed. ***
[04/15 13:04:59    53s] spefIn Option :  -rc_corner rc_worst /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/csla_64bit_rc_worst_125.spef.gz 
[04/15 13:04:59    53s] Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[04/15 13:04:59    53s] spefIn Option :  -rc_corner rc_best /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/csla_64bit_rc_best_0.spef.gz 
[04/15 13:04:59    53s] ***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 815.777M)
[04/15 13:04:59    53s] 
[04/15 13:04:59    53s] 
[04/15 13:04:59    53s] SPEF files for RC Corner rc_worst:
[04/15 13:04:59    53s] Top-level spef file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/csla_64bit_rc_worst_125.spef.gz'.
[04/15 13:04:59    53s] RC Database Creation Started (CPU Time= 0:00:00.0  MEM= 815.8M)
[04/15 13:04:59    53s] Creating parasitic data file './csla_64bit_6284_i8SEyC_rc_worst.rcdb.d' for storing RC.
[04/15 13:04:59    53s] 
[04/15 13:04:59    53s] Reading TopLevel spef file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/csla_64bit_rc_worst_125.spef.gz'
[04/15 13:04:59    53s] Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
[04/15 13:04:59    53s] Reading D_NET section...
[04/15 13:04:59    53s] 
[04/15 13:04:59    53s] Number of Resistors     :  6064
[04/15 13:04:59    53s] Number of Ground Caps   :  4896
[04/15 13:04:59    53s] Number of Coupling Caps :  716
[04/15 13:04:59    53s] RC Database Creation Completed (CPU Time= 0:00:00.1  MEM= 857.8M)
[04/15 13:04:59    53s] 
[04/15 13:04:59    53s] SPEF files for RC Corner rc_best:
[04/15 13:04:59    53s] Top-level spef file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/csla_64bit_rc_best_0.spef.gz'.
[04/15 13:04:59    53s] RC Database Creation Started (CPU Time= 0:00:00.0  MEM= 815.8M)
[04/15 13:04:59    53s] Creating parasitic data file './csla_64bit_6284_i8SEyC_rc_best.rcdb.d' for storing RC.
[04/15 13:04:59    53s] 
[04/15 13:04:59    53s] Reading TopLevel spef file '/afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/tmp_qrc_3A20F0/csla_64bit_rc_best_0.spef.gz'
[04/15 13:05:00    53s] Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
[04/15 13:05:00    53s] Reading D_NET section...
[04/15 13:05:00    53s] 
[04/15 13:05:00    53s] Number of Resistors     :  6064
[04/15 13:05:00    53s] Number of Ground Caps   :  4893
[04/15 13:05:00    53s] Number of Coupling Caps :  716
[04/15 13:05:00    53s] RC Database Creation Completed (CPU Time= 0:00:00.0  MEM= 857.8M)
[04/15 13:05:00    53s] RC Database Merging Started (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 815.8M)
[04/15 13:05:00    53s]  Corner: rc_worst
[04/15 13:05:00    53s]  Corner: rc_best
[04/15 13:05:00    53s] Opening parasitic data file './csla_64bit_6284_i8SEyC_rc_worst.rcdb.d' for reading.
[04/15 13:05:00    53s] Opening parasitic data file './csla_64bit_6284_i8SEyC_rc_best.rcdb.d' for reading.
[04/15 13:05:00    53s] RC Database Creation Started (CPU Time= 0:00:00.0  MEM= 817.8M)
[04/15 13:05:00    53s] Creating parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for storing RC.
[04/15 13:05:00    53s] RC Database Creation Completed (CPU Time= 0:00:00.0  MEM= 865.8M)
[04/15 13:05:00    53s] Closing parasitic data file './csla_64bit_6284_i8SEyC_rc_best.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:05:00    53s] Closing parasitic data file './csla_64bit_6284_i8SEyC_rc_worst.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:05:00    53s] RC Database Merging Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 819.8M)
[04/15 13:05:00    53s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=813.777M)
[04/15 13:05:00    53s] Opening parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for reading.
[04/15 13:05:00    53s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=815.777M)
[04/15 13:05:00    53s] ***** SPEF Reading completed (CPU Time: 0:00:00.2 Real Time: 0:00:01.0 MEM: 815.777M)
[04/15 13:05:00    53s] 
[04/15 13:05:00    53s] This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[04/15 13:05:00    53s] siFlowRuntime: Done extraction : realTime (25.0secs) : cpuTime (23.34secs) : Thu Apr 15 13:05:00 HKT 2021
[04/15 13:05:00    53s] siFlow: Writing timing window file in early late mode.
[04/15 13:05:00    54s] siFlowRuntime: Done twf generation : realTime (0.0secs) : cpuTime (0.67secs) : Thu Apr 15 13:05:00 HKT 2021
[04/15 13:05:00    54s] siFlow: Running noise analysis using single thread.
[04/15 13:05:00    54s] siFlow: Running noise analysis for view analysis_fast
[04/15 13:05:00    54s] siFlow: ======= Start Loop  CeltIC Noise Analysis ............. Thu Apr 15 13:05:00 HKT 2021 =======
[04/15 13:05:00    54s] siFlow: CeltIC working directory: celtic_tmp_zmQgSx
[04/15 13:05:01    54s] **WARN: (SI-2308) Setting timing_enable_simultaneous_setup_hold_mode to false in OCV/SI analysis may lead to unreliable results.                     [set_run_mode]
[04/15 13:05:01    54s] INFO:(SI-9558) Propagated noise mode is on by default for glitch analysis          [celtic_ndc]
[04/15 13:05:01    54s] Opening parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for reading.
[04/15 13:05:01    54s] Closing parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:05:01    54s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4.8M)
[04/15 13:05:01    54s] INFO:(SI-122) CdB used in SI analysis :  /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb           [celtic_ndc]
[04/15 13:05:01    54s] CDB supply set:CPU=0.02, REAL=0.00, TOTCPU=48.66, TOTREAL=1.00, MEM=2.00MB, TOTMEM=4.84MB
[04/15 13:05:01    54s] si_initialization:CPU=0.00, REAL=0.00, TOTCPU=48.66, TOTREAL=1.00, MEM=0.00MB, TOTMEM=4.84MB
[04/15 13:05:01    54s] INFO:(SI-6069) Using /tmp for temporary files, as neither the environment variable TMPDIR 
        nor the tcl variable parm_tmpdir is set.          [celtic_ndc]
[04/15 13:05:01    54s] 
[04/15 13:05:01    54s] Evaluating/Parsing black boxes...
[04/15 13:05:01    54s] 
[04/15 13:05:01    54s] load_netlist:CPU=0.14, REAL=0.00, TOTCPU=48.80, TOTREAL=1.00, MEM=22.00MB, TOTMEM=26.84MB
[04/15 13:05:01    54s] Noise run mode set as follows:
[04/15 13:05:01    54s]       Process: 45nm
[04/15 13:05:01    54s]       Mode: Signoff
[04/15 13:05:01    54s]       Simulation Resolution: 1e-12
[04/15 13:05:01    54s]       Fast Slew: 25e-12
[04/15 13:05:01    54s]       Slow Slew: 100e-12
[04/15 13:05:01    54s]       Virtual Attacker Fast Slew: 100e-12
[04/15 13:05:01    54s]       Port resistance: 1e3
[04/15 13:05:01    54s]       Gtol: 0.05
[04/15 13:05:01    54s] INFO:(SI-6040) Number of clocks processed : 1          [load_timing]
[04/15 13:05:01    54s] INFO:(SI-6040) Number of Slew Data processed : 2536          [load_timing]
[04/15 13:05:01    54s] INFO:(SI-6040) Number of Timing Window Data processed : 2536          [load_timing]
[04/15 13:05:01    54s] INFO:(SI-6040) Number of Constants processed : 0          [load_timing]
[04/15 13:05:01    54s] INFO:(SI-6040) Number of Driver Strength data processed : 0          [load_timing]
[04/15 13:05:01    54s] INFO:(SI-6040) Number of External Load data processed : 65          [load_timing]
[04/15 13:05:01    54s] read_twf:CPU=0.05, REAL=0.00, TOTCPU=48.85, TOTREAL=1.00, MEM=4.00MB, TOTMEM=30.84MB
[04/15 13:05:01    54s] INFO:(SI-9584) Setting 0.25V peak threshold for glitch analysis          [set_thresh]
[04/15 13:05:01    54s] INFO:(SI-9585) Setting 0.001ns absolute delta delay threshold          [set_thresh]
[04/15 13:05:01    54s] Final flattened circuit: 773 cell instances, 904 nets, 0 echo instances.
[04/15 13:05:01    54s] Qualify Xtors:CPU=0.03 REAL=0.00 MEM=2.00MB 
[04/15 13:05:01    54s] INFO:(SI-9517) Loading cells..          [celtic_ndc]
[04/15 13:05:02    54s] INFO:(SI-9520) Loaded 10 cells          [celtic]
[04/15 13:05:02    54s] Spice ckt loaded:CPU=0.14 REAL=1.00 MEM=2.00MB 
[04/15 13:05:02    54s] INFO:(SI-9547) 902 out of 902 Nets can be analyzed
        	0 out of 902 Nets cannot be analyzed          [process_netlist]
[04/15 13:05:02    54s] INFO:(SI-9552) Starting latch identification ..          [process_netlist]
[04/15 13:05:02    54s] INFO:(SI-9553) Finished latch identification.          [process_netlist]
[04/15 13:05:02    54s] INFO:(SI-9554) Identified 0 latch cells for noise stability check          [process_netlist]
[04/15 13:05:02    54s] INFO:(SI-9555) Identified 0 latch inst for noise stability check          [process_netlist]
[04/15 13:05:02    54s] INFO:(SI-6029) Starting noise graph creation          [ngr]
[04/15 13:05:02    54s] INFO:(SI-9556) Finished with process_netlist command          [process_netlist]
[04/15 13:05:02    54s] process_netlist:CPU=0.19 REAL=1.00 TOTCPU=49.05 TOTREAL=2.00 MEM=4.00MB TOTMEM=34.84MB
[04/15 13:05:02    54s] process_constraint:CPU=0.00, REAL=0.00, TOTCPU=49.05, TOTREAL=2.00, MEM=0.00MB, TOTMEM=34.84MB
[04/15 13:05:02    54s] Trace clock nets:CPU=0.01, REAL=0.00, TOTCPU=49.06, TOTREAL=2.00, MEM=0.00MB, TOTMEM=34.84MB
[04/15 13:05:02    54s] INFO:(SI-6135) Setting the virtual attacker mode to current.          [celtic_ndc]
[04/15 13:05:02    54s] Create xcapmap:CPU=0.04, REAL=0.00, TOTCPU=49.10, TOTREAL=2.00, MEM=0.00MB, TOTMEM=34.84MB
[04/15 13:05:02    54s] INFO:(SI-9510) Starting noise analysis          [analyze_noise]
[04/15 13:05:02    54s] CCC analysis init:CPU=0.00, REAL=0.00, TOTCPU=49.10, TOTREAL=2.00, MEM=19.54MB, TOTMEM=54.38MB
[04/15 13:05:02    54s] *********************************************************************
[04/15 13:05:02    54s] analyze_noise 	SUMMARY
[04/15 13:05:02    54s] analyze_noise: 	Number of cells in design = 773
[04/15 13:05:02    54s] analyze_noise: 	Number of black boxes in design = 0
[04/15 13:05:02    54s] analyze_noise: 	Number of nets analyzed = 902
[04/15 13:05:02    54s] analyze_noise: 	Number of DC tolerance violations (VH + VL) = 0
[04/15 13:05:02    54s] analyze_noise: 	Number of receiver output peak violations (VH + VL) = 0
[04/15 13:05:02    54s] analyze_noise: 	Number of total problem noisenets = 0
[04/15 13:05:02    54s] *********************************************************************
[04/15 13:05:02    54s] analyze_noise Analysis finished at Thu Apr 15 13:05:02 +0800 2021
[04/15 13:05:02    54s] analyze_noise:CPU=0.17, REAL=0.00, TOTCPU=49.28, TOTREAL=2.00, MEM=0.00MB, TOTMEM=54.38MB
[04/15 13:05:02    54s] Generated histogram:CPU=0.00, REAL=0.00, TOTCPU=49.28, TOTREAL=2.00, MEM=0.00MB, TOTMEM=54.38MB
[04/15 13:05:02    54s] **WARN: (TCLCMD-1234):	In multi-mode, multi-corner analysis mode, you should include the -view option with the read_sdf command to annotate the SDF file to specific view(s). Without the -view option, the SDF file will only be annotated to the current default view.
[04/15 13:05:02    54s] reports: Generating reports ...
[04/15 13:05:02    54s] **WARN: (SI-2190) The default for report generation has changed from HTML to text. To generate an HTML report, specify the -html option to the generate_report command.                    [reports]
[04/15 13:05:02    54s] reports: Generated 0 records in celtic_tmp_zmQgSx/analysis_fast/celtic_noise_slack.text.gz.
[04/15 13:05:02    54s] SI reports:CPU=0.01, REAL=0.00, TOTCPU=49.31, TOTREAL=2.00, MEM=0.00MB, TOTMEM=54.38MB
[04/15 13:05:02    54s] INFO:(SI-9516) ECO changes will be written to celtic_tmp_zmQgSx/analysis_fast/celtic.eco          [celtic_ndc]
[04/15 13:05:02    54s] INFO:(SI-6084) Completed ECO analysis          [analyze_noise]
[04/15 13:05:02    54s] *********************************************************************
[04/15 13:05:02    54s] report_eco 	SUMMARY
[04/15 13:05:02    54s] report_eco: 	Number of glitch ECO changes = 0
[04/15 13:05:02    54s] report_eco: 	Number of  delay ECO changes = 0
[04/15 13:05:02    54s] report_eco: 	Number of  slope ECO changes = 0
[04/15 13:05:02    54s] report_eco: 	Number of ECO skipped        = 0
[04/15 13:05:02    54s] *********************************************************************
[04/15 13:05:02    54s] reports: Generating SDF ...
[04/15 13:05:02    54s] Generated SDF:CPU=0.03, REAL=0.00, TOTCPU=49.34, TOTREAL=2.00, MEM=0.00MB, TOTMEM=54.38MB
[04/15 13:05:02    54s] reports: Finished generating SDF ...
[04/15 13:05:02    54s] Finished CeltIC run at Thu Apr 15 13:05:02 +0800 2021
[04/15 13:05:02    54s] free_noise_analysis: CPU=0.16, REAL=0.00, TOTCPU=49.50, TOTREAL=2.00, MEM=-54.38MB, TOTMEM=0.00MB
[04/15 13:05:02    54s] Closing parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:05:02    55s] siFlow: Glitch nets:
[04/15 13:05:02    55s] siFlow: Finish CeltIC Loop  Noise Analysis ............ Thu Apr 15 13:05:02 HKT 2021
[04/15 13:05:02    55s] siFlow: ====================================================
[04/15 13:05:02    55s] siFlow: Number of nets with noise violation      =      0	(0 external, 0 clock, 0 ilm)
[04/15 13:05:02    55s] siFlow: ====================================================
[04/15 13:05:02    55s] siFlowRuntime: Noise analysis done for view analysis_fast : realTime (2.0secs) : cpuTime (1.05secs) : Thu Apr 15 13:05:02 HKT 2021
[04/15 13:05:02    55s] Ending "Noise analysis" (total cpu=0:00:01.1, real=0:00:02.0, peak res=541.5M, current mem=829.8M)
[04/15 13:05:02    55s] All previously read TWF files have been cleared up. Power and Noise analysis will switch over to CTE.
[04/15 13:05:02    55s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command setSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[04/15 13:05:02    55s] Found active setup analysis view analysis_slow
[04/15 13:05:02    55s] Found active hold analysis view analysis_fast
[04/15 13:05:02    55s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Density: 59.959%
Total number of glitch violations: 0
------------------------------------------------------------
siFlow: Deleting temp files in folder "celtic_tmp_zmQgSx". Check "celtic" folder for noise analysis results.
[04/15 13:05:02    55s] siFlowRuntime: Timing report generation : realTime (0.0secs) : cpuTime (0.13secs) : Thu Apr 15 13:05:02 HKT 2021
[04/15 13:05:02    55s] Reported timing to dir reports/signoffTimingReports
[04/15 13:05:02    55s] Total CPU time: 25.27 sec
[04/15 13:05:02    55s] Total Real time: 27.0 sec
[04/15 13:05:02    55s] Total Memory Usage: 817.785156 Mbytes
[04/15 13:05:02    55s] **WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
[04/15 13:05:02    55s] Set Using Elmore Delay Limit as 100.
[04/15 13:05:02    55s] <CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2  FILLCELL_X1}
[04/15 13:05:02    55s] **WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[04/15 13:05:02    55s] Type 'man ENCSP-5215' for more detail.
[04/15 13:05:02    55s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/15 13:05:02    55s]   Signal wire search tree: 10100 elements. (cpu=0:00:00.0, mem=0.0M)
[04/15 13:05:02    55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/15 13:05:02    55s] *INFO: Adding fillers to top-module.
[04/15 13:05:02    55s] *INFO:   Added 0 filler inst  (cell FILLCELL_X32 / prefix FILLER).
[04/15 13:05:02    55s] *INFO:   Added 1 filler inst  (cell FILLCELL_X16 / prefix FILLER).
[04/15 13:05:02    55s] *INFO:   Added 25 filler insts (cell FILLCELL_X8 / prefix FILLER).
[04/15 13:05:02    55s] *INFO:   Added 233 filler insts (cell FILLCELL_X4 / prefix FILLER).
[04/15 13:05:02    55s] *INFO:   Added 1025 filler insts (cell FILLCELL_X1 / prefix FILLER).
[04/15 13:05:02    55s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[04/15 13:05:02    55s] *INFO: Total 1284 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[04/15 13:05:02    55s] For 1284 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[04/15 13:05:02    55s] <CMD> saveDesign db/csla_64bit_postroute.enc
[04/15 13:05:02    56s] The in-memory database contained RC information but was not saved. To save 
[04/15 13:05:02    56s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/15 13:05:02    56s] so it should only be saved when it is really desired.
[04/15 13:05:02    56s] Checking spec file integrity...
[04/15 13:05:02    56s] Writing Netlist "db/csla_64bit_postroute.enc.dat.tmp/csla_64bit.v.gz" ...
[04/15 13:05:02    56s] Saving AAE Data ...
[04/15 13:05:02    56s] Saving clock tree spec file 'db/csla_64bit_postroute.enc.dat.tmp/csla_64bit.ctstch' ...
[04/15 13:05:02    56s] Saving configuration ...
[04/15 13:05:02    56s] Saving preference file db/csla_64bit_postroute.enc.dat.tmp/enc.pref.tcl ...
[04/15 13:05:02    56s] Saving floorplan ...
[04/15 13:05:02    56s] Saving Drc markers ...
[04/15 13:05:02    56s] ... No Drc file written since there is no markers found.
[04/15 13:05:02    56s] Saving placement ...
[04/15 13:05:02    56s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=817.8M) ***
[04/15 13:05:03    56s] Saving route ...
[04/15 13:05:03    56s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=817.8M) ***
[04/15 13:05:03    56s] Writing DEF file 'db/csla_64bit_postroute.enc.dat.tmp/csla_64bit.def.gz', current time is Thu Apr 15 13:05:03 2021 ...
[04/15 13:05:03    56s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/15 13:05:03    56s] DEF file 'db/csla_64bit_postroute.enc.dat.tmp/csla_64bit.def.gz' is written, current time is Thu Apr 15 13:05:03 2021 ...
[04/15 13:05:03    56s] Copying LEF file...
[04/15 13:05:03    56s] Copying Non-ILM Constraints file(s) ...
[04/15 13:05:03    56s] Modifying Mode File...
[04/15 13:05:03    56s] Modifying View File...
[04/15 13:05:03    56s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib...
[04/15 13:05:03    56s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb...
[04/15 13:05:03    56s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib...
[04/15 13:05:03    56s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb...
[04/15 13:05:03    56s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl...
[04/15 13:05:03    56s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch...
[04/15 13:05:03    56s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl...
[04/15 13:05:03    56s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch...
[04/15 13:05:03    56s] Copying designs/csla_64bit.mapped.sdc...
[04/15 13:05:03    57s] Modifying Globals File...
[04/15 13:05:04    57s] Modifying Power Constraints File...
[04/15 13:05:04    57s] Generated self-contained design: /afs/ee.ust.hk/staff/ee/khchandi/EESM5020/PandR/db
[04/15 13:05:04    57s] *** Message Summary: 0 warning(s), 0 error(s)
[04/15 13:05:04    57s] 
[04/15 13:05:04    57s] <CMD> verifyGeometry -report reports/csla_64bit.geometry.rpt
[04/15 13:05:04    57s]  *** Starting Verify Geometry (MEM: 817.8) ***
[04/15 13:05:04    57s] 
[04/15 13:05:04    57s]   VERIFY GEOMETRY ...... Starting Verification
[04/15 13:05:04    57s]   VERIFY GEOMETRY ...... Initializing
[04/15 13:05:04    57s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[04/15 13:05:04    57s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[04/15 13:05:04    57s]                   ...... bin size: 2160
[04/15 13:05:04    57s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[04/15 13:05:04    57s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/15 13:05:04    57s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/15 13:05:04    57s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/15 13:05:04    57s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/15 13:05:04    57s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/15 13:05:04    57s] VG: elapsed time: 0.00
[04/15 13:05:04    57s] Begin Summary ...
[04/15 13:05:04    57s]   Cells       : 0
[04/15 13:05:04    57s]   SameNet     : 0
[04/15 13:05:04    57s]   Wiring      : 0
[04/15 13:05:04    57s]   Antenna     : 0
[04/15 13:05:04    57s]   Short       : 0
[04/15 13:05:04    57s]   Overlap     : 0
[04/15 13:05:04    57s] End Summary
[04/15 13:05:04    57s] 
[04/15 13:05:04    57s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/15 13:05:04    57s] 
[04/15 13:05:04    57s] **********End: VERIFY GEOMETRY**********
[04/15 13:05:04    57s]  *** verify geometry (CPU: 0:00:00.3  MEM: 102.0M)
[04/15 13:05:04    57s] 
[04/15 13:05:04    57s] <CMD> verifyConnectivity -type all -report reports/csla_64bit.connectivity.rpt
[04/15 13:05:04    57s] VERIFY_CONNECTIVITY use new engine.
[04/15 13:05:04    57s] 
[04/15 13:05:04    57s] ******** Start: VERIFY CONNECTIVITY ********
[04/15 13:05:04    57s] Start Time: Thu Apr 15 13:05:04 2021
[04/15 13:05:04    57s] 
[04/15 13:05:04    57s] Design Name: csla_64bit
[04/15 13:05:04    57s] Database Units: 2000
[04/15 13:05:04    57s] Design Boundary: (0.0000, 0.0000) (74.4550, 73.9200)
[04/15 13:05:04    57s] Error Limit = 1000; Warning Limit = 50
[04/15 13:05:04    57s] Check all nets
[04/15 13:05:04    58s] 
[04/15 13:05:04    58s] Begin Summary 
[04/15 13:05:04    58s]   Found no problems or warnings.
[04/15 13:05:04    58s] End Summary
[04/15 13:05:04    58s] 
[04/15 13:05:04    58s] End Time: Thu Apr 15 13:05:04 2021
[04/15 13:05:04    58s] Time Elapsed: 0:00:00.0
[04/15 13:05:04    58s] 
[04/15 13:05:04    58s] ******** End: VERIFY CONNECTIVITY ********
[04/15 13:05:04    58s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/15 13:05:04    58s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[04/15 13:05:04    58s] 
[04/15 13:05:04    58s] <CMD> summaryReport -outdir reports/summaryReport
[04/15 13:05:04    58s] Start to collect the design information.
[04/15 13:05:04    58s] Build netlist information for Cell csla_64bit.
[04/15 13:05:04    58s] Finished collecting the design information.
[04/15 13:05:04    58s] Generating standard cells used in the design report.
[04/15 13:05:04    58s] Analyze library ... 
[04/15 13:05:04    58s] Analyze netlist ... 
[04/15 13:05:04    58s] Analyze timing ... 
[04/15 13:05:04    58s] Analyze floorplan/placement ... 
[04/15 13:05:04    58s] Analysis Routing ...
[04/15 13:05:04    58s] Report saved in file reports/summaryReport/csla_64bit.main.htm.ascii.
[04/15 13:05:04    58s] <CMD> report_area -out_file reports/csla_64bit.routed.area.rpt
[04/15 13:05:04    58s] <CMD> report_power -outfile reports/csla_64bit.routed.power.rpt
[04/15 13:05:04    58s] 
[04/15 13:05:04    58s] Power Net Detected:
[04/15 13:05:04    58s]     Voltage	    Name
[04/15 13:05:04    58s]     0.00V	    VSS
[04/15 13:05:04    58s]     0.95V	    VDD
[04/15 13:05:04    58s] #################################################################################
[04/15 13:05:04    58s] # Design Stage: PostRoute
[04/15 13:05:04    58s] # Design Mode: 45nm
[04/15 13:05:04    58s] # Analysis Mode: MMMC OCV
[04/15 13:05:04    58s] # Extraction Mode: detail/spef
[04/15 13:05:04    58s] # Delay Calculation Options: engine=signalStorm signOff=true SIAware=false(opt_signoff)
[04/15 13:05:04    58s] # Switching Delay Calculation Engine to signalStorm
[04/15 13:05:04    58s] #################################################################################
[04/15 13:05:05    58s] Calculate early delays in OCV mode...
[04/15 13:05:05    58s] Topological Sorting (CPU = 0:00:00.0, MEM = 917.8M, InitMEM = 917.8M)
[04/15 13:05:05    58s] Start delay calculation using Signal Storm (mem=917.750M)...
[04/15 13:05:05    58s] Free All library cells ECSM data ...
[04/15 13:05:05    58s] Total 20 cell ECSM data are removed.
[04/15 13:05:05    58s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[04/15 13:05:05    58s] Start translating cell libraries into ECSM model (MEM=917.8M)
[04/15 13:05:05    58s] End translating ECSM and Loading done (CPU=0:00:00.1, MEM=917.8M)
[04/15 13:05:05    58s] delayCal using detail RC...
[04/15 13:05:05    58s] Opening parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for reading.
[04/15 13:05:05    58s] Closing parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:05:05    58s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 917.8M)
[04/15 13:05:05    58s] Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=927.797M 0)
[04/15 13:05:05    58s] Calculate late delays in OCV mode...
[04/15 13:05:05    58s] Topological Sorting (CPU = 0:00:00.0, MEM = 927.8M, InitMEM = 927.8M)
[04/15 13:05:05    58s] Start delay calculation using Signal Storm (mem=927.797M)...
[04/15 13:05:05    58s] Start translating cell libraries into ECSM model (MEM=927.8M)
[04/15 13:05:05    58s] End translating ECSM and Loading done (CPU=0:00:00.1, MEM=927.8M)
[04/15 13:05:05    58s] delayCal using detail RC...
[04/15 13:05:05    58s] Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=927.797M 0)
[04/15 13:05:05    58s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 927.8M) ***
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Begin Power Analysis
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s]     0.00V	    VSS
[04/15 13:05:05    58s]     0.95V	    VDD
[04/15 13:05:05    58s] Begin Processing Timing Library for Power Calculation
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Begin Processing Timing Library for Power Calculation
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Begin Processing Power Net/Grid for Power Calculation
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=800.92MB/800.92MB)
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Begin Processing Timing Window Data for Power Calculation
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] VCLK(200MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=800.97MB/800.97MB)
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Begin Processing User Attributes
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=801.02MB/801.02MB)
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Begin Processing Signal Activity
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=801.18MB/801.18MB)
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Begin Power Computation
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s]       ----------------------------------------------------------
[04/15 13:05:05    58s]       # of cell(s) missing both power/leakage table: 0
[04/15 13:05:05    58s]       # of cell(s) missing power table: 0
[04/15 13:05:05    58s]       # of cell(s) missing leakage table: 0
[04/15 13:05:05    58s]       # of MSMV cell(s) missing power_level: 0
[04/15 13:05:05    58s]       ----------------------------------------------------------
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=801.43MB/801.43MB)
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Begin Processing User Attributes
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=801.46MB/801.46MB)
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=801.46MB/801.46MB)
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] <CMD> rcOut -spef results/csla_64bit.spef -rc_corner rc_worst
[04/15 13:05:05    58s] Opening parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for reading.
[04/15 13:05:05    58s] Dumping Spef file.....
[04/15 13:05:05    58s] RC Out has the following PVT Info:
[04/15 13:05:05    58s]    RC:rc_worst, Operating temperature 125 C
[04/15 13:05:05    58s] Printing D_NET...
[04/15 13:05:05    58s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 927.8M)
[04/15 13:05:05    58s] Closing parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:05:05    58s] <CMD> write_sdf results/csla_64bit.sdf
[04/15 13:05:05    58s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[04/15 13:05:05    58s] #################################################################################
[04/15 13:05:05    58s] # Design Stage: PostRoute
[04/15 13:05:05    58s] # Design Mode: 45nm
[04/15 13:05:05    58s] # Analysis Mode: MMMC OCV
[04/15 13:05:05    58s] # Extraction Mode: detail/spef
[04/15 13:05:05    58s] # Delay Calculation Options: engine=signalStorm signOff=true SIAware=false(opt_signoff)
[04/15 13:05:05    58s] # Switching Delay Calculation Engine to signalStorm
[04/15 13:05:05    58s] #################################################################################
[04/15 13:05:05    58s] Calculate early delays in OCV mode...
[04/15 13:05:05    58s] Topological Sorting (CPU = 0:00:00.0, MEM = 917.8M, InitMEM = 917.8M)
[04/15 13:05:05    58s] Start delay calculation using Signal Storm (mem=917.750M)...
[04/15 13:05:05    58s] delayCal using detail RC...
[04/15 13:05:05    58s] Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=935.797M 0)
[04/15 13:05:05    58s] Calculate late delays in OCV mode...
[04/15 13:05:05    58s] Topological Sorting (CPU = 0:00:00.0, MEM = 935.8M, InitMEM = 935.8M)
[04/15 13:05:05    58s] Start delay calculation using Signal Storm (mem=935.797M)...
[04/15 13:05:05    58s] delayCal using detail RC...
[04/15 13:05:05    58s] Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=935.797M 0)
[04/15 13:05:05    58s] Calculate late delays in OCV mode...
[04/15 13:05:05    58s] Topological Sorting (CPU = 0:00:00.0, MEM = 935.8M, InitMEM = 935.8M)
[04/15 13:05:05    58s] Start delay calculation using Signal Storm (mem=935.797M)...
[04/15 13:05:05    58s] Start translating cell libraries into ECSM model (MEM=935.8M)
[04/15 13:05:05    58s] End translating ECSM and Loading done (CPU=0:00:00.0, MEM=935.8M)
[04/15 13:05:05    58s] delayCal using detail RC...
[04/15 13:05:05    58s] Opening parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d' for reading.
[04/15 13:05:05    58s] Closing parasitic data file './csla_64bit_6284_i8SEyC.rcdb.d'. 902 times net's RC data read were performed.
[04/15 13:05:05    58s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 935.8M)
[04/15 13:05:05    58s] Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=935.797M 0)
[04/15 13:05:05    58s] Calculate early delays in OCV mode...
[04/15 13:05:05    58s] Topological Sorting (CPU = 0:00:00.0, MEM = 935.8M, InitMEM = 935.8M)
[04/15 13:05:05    58s] Start delay calculation using Signal Storm (mem=935.797M)...
[04/15 13:05:05    58s] Start translating cell libraries into ECSM model (MEM=935.8M)
[04/15 13:05:05    58s] End translating ECSM and Loading done (CPU=0:00:00.0, MEM=935.8M)
[04/15 13:05:05    58s] delayCal using detail RC...
[04/15 13:05:05    58s] Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=935.797M 0)
[04/15 13:05:05    58s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 935.8M) ***
[04/15 13:05:05    58s] <CMD> saveNetlist results/csla_64bit.routed.v
[04/15 13:05:05    58s] Writing Netlist "results/csla_64bit.routed.v" ...
[04/15 13:05:05    58s] <CMD> streamOut results/csla_64bit.gds -mapFile streamOut.map -merge /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds -stripes 1 -units 2000 -mode ALL
[04/15 13:05:05    58s] Finding the highest version number among the merge files
[04/15 13:05:05    58s] Merge file: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds has version number: 3
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Parse map file...
[04/15 13:05:05    58s] Writing GDSII file ...
[04/15 13:05:05    58s] 	****** db unit per micron = 2000 ******
[04/15 13:05:05    58s] 	****** output gds2 file unit per micron = 2000 ******
[04/15 13:05:05    58s] 	****** unit scaling factor = 1 ******
[04/15 13:05:05    58s] Output for instance
[04/15 13:05:05    58s] Output for bump
[04/15 13:05:05    58s] Output for physical terminals
[04/15 13:05:05    58s] Output for logical terminals
[04/15 13:05:05    58s] Output for regular nets
[04/15 13:05:05    58s] Output for special nets and metal fills
[04/15 13:05:05    58s] Output for via structure generation
[04/15 13:05:05    58s] Statistics for GDS generated (version 3)
[04/15 13:05:05    58s] ----------------------------------------
[04/15 13:05:05    58s] Stream Out Layer Mapping Information:
[04/15 13:05:05    58s] GDS Layer Number          GDS Layer Name
[04/15 13:05:05    58s] ----------------------------------------
[04/15 13:05:05    58s]     205                             COMP
[04/15 13:05:05    58s]     206                          DIEAREA
[04/15 13:05:05    58s]     1                             metal1
[04/15 13:05:05    58s]     2                             metal1
[04/15 13:05:05    58s]     3                             metal1
[04/15 13:05:05    58s]     4                             metal1
[04/15 13:05:05    58s]     7                             metal1
[04/15 13:05:05    58s]     5                             metal1
[04/15 13:05:05    58s]     6                             metal1
[04/15 13:05:05    58s]     8                             metal1
[04/15 13:05:05    58s]     9                             metal1
[04/15 13:05:05    58s]     10                            metal1
[04/15 13:05:05    58s]     15                              via1
[04/15 13:05:05    58s]     16                              via1
[04/15 13:05:05    58s]     19                              via1
[04/15 13:05:05    58s]     17                              via1
[04/15 13:05:05    58s]     18                              via1
[04/15 13:05:05    58s]     20                              via1
[04/15 13:05:05    58s]     21                              via1
[04/15 13:05:05    58s]     22                            metal2
[04/15 13:05:05    58s]     23                            metal2
[04/15 13:05:05    58s]     24                            metal2
[04/15 13:05:05    58s]     25                            metal2
[04/15 13:05:05    58s]     28                            metal2
[04/15 13:05:05    58s]     26                            metal2
[04/15 13:05:05    58s]     27                            metal2
[04/15 13:05:05    58s]     29                            metal2
[04/15 13:05:05    58s]     30                            metal2
[04/15 13:05:05    58s]     31                            metal2
[04/15 13:05:05    58s]     36                              via2
[04/15 13:05:05    58s]     37                              via2
[04/15 13:05:05    58s]     40                              via2
[04/15 13:05:05    58s]     38                              via2
[04/15 13:05:05    58s]     39                              via2
[04/15 13:05:05    58s]     41                              via2
[04/15 13:05:05    58s]     42                              via2
[04/15 13:05:05    58s]     43                            metal3
[04/15 13:05:05    58s]     44                            metal3
[04/15 13:05:05    58s]     45                            metal3
[04/15 13:05:05    58s]     46                            metal3
[04/15 13:05:05    58s]     49                            metal3
[04/15 13:05:05    58s]     47                            metal3
[04/15 13:05:05    58s]     48                            metal3
[04/15 13:05:05    58s]     50                            metal3
[04/15 13:05:05    58s]     51                            metal3
[04/15 13:05:05    58s]     52                            metal3
[04/15 13:05:05    58s]     57                              via3
[04/15 13:05:05    58s]     58                              via3
[04/15 13:05:05    58s]     61                              via3
[04/15 13:05:05    58s]     59                              via3
[04/15 13:05:05    58s]     60                              via3
[04/15 13:05:05    58s]     62                              via3
[04/15 13:05:05    58s]     63                              via3
[04/15 13:05:05    58s]     64                            metal4
[04/15 13:05:05    58s]     65                            metal4
[04/15 13:05:05    58s]     66                            metal4
[04/15 13:05:05    58s]     67                            metal4
[04/15 13:05:05    58s]     70                            metal4
[04/15 13:05:05    58s]     68                            metal4
[04/15 13:05:05    58s]     69                            metal4
[04/15 13:05:05    58s]     71                            metal4
[04/15 13:05:05    58s]     72                            metal4
[04/15 13:05:05    58s]     73                            metal4
[04/15 13:05:05    58s]     78                              via4
[04/15 13:05:05    58s]     79                              via4
[04/15 13:05:05    58s]     82                              via4
[04/15 13:05:05    58s]     80                              via4
[04/15 13:05:05    58s]     81                              via4
[04/15 13:05:05    58s]     83                              via4
[04/15 13:05:05    58s]     84                              via4
[04/15 13:05:05    58s]     85                            metal5
[04/15 13:05:05    58s]     86                            metal5
[04/15 13:05:05    58s]     87                            metal5
[04/15 13:05:05    58s]     88                            metal5
[04/15 13:05:05    58s]     91                            metal5
[04/15 13:05:05    58s]     89                            metal5
[04/15 13:05:05    58s]     90                            metal5
[04/15 13:05:05    58s]     92                            metal5
[04/15 13:05:05    58s]     93                            metal5
[04/15 13:05:05    58s]     94                            metal5
[04/15 13:05:05    58s]     99                              via5
[04/15 13:05:05    58s]     100                             via5
[04/15 13:05:05    58s]     103                             via5
[04/15 13:05:05    58s]     101                             via5
[04/15 13:05:05    58s]     102                             via5
[04/15 13:05:05    58s]     104                             via5
[04/15 13:05:05    58s]     105                             via5
[04/15 13:05:05    58s]     106                           metal6
[04/15 13:05:05    58s]     107                           metal6
[04/15 13:05:05    58s]     108                           metal6
[04/15 13:05:05    58s]     109                           metal6
[04/15 13:05:05    58s]     112                           metal6
[04/15 13:05:05    58s]     110                           metal6
[04/15 13:05:05    58s]     111                           metal6
[04/15 13:05:05    58s]     113                           metal6
[04/15 13:05:05    58s]     114                           metal6
[04/15 13:05:05    58s]     115                           metal6
[04/15 13:05:05    58s]     120                             via6
[04/15 13:05:05    58s]     121                             via6
[04/15 13:05:05    58s]     124                             via6
[04/15 13:05:05    58s]     122                             via6
[04/15 13:05:05    58s]     123                             via6
[04/15 13:05:05    58s]     125                             via6
[04/15 13:05:05    58s]     126                             via6
[04/15 13:05:05    58s]     127                           metal7
[04/15 13:05:05    58s]     128                           metal7
[04/15 13:05:05    58s]     129                           metal7
[04/15 13:05:05    58s]     130                           metal7
[04/15 13:05:05    58s]     133                           metal7
[04/15 13:05:05    58s]     131                           metal7
[04/15 13:05:05    58s]     132                           metal7
[04/15 13:05:05    58s]     134                           metal7
[04/15 13:05:05    58s]     135                           metal7
[04/15 13:05:05    58s]     136                           metal7
[04/15 13:05:05    58s]     141                             via7
[04/15 13:05:05    58s]     142                             via7
[04/15 13:05:05    58s]     145                             via7
[04/15 13:05:05    58s]     143                             via7
[04/15 13:05:05    58s]     144                             via7
[04/15 13:05:05    58s]     146                             via7
[04/15 13:05:05    58s]     147                             via7
[04/15 13:05:05    58s]     148                           metal8
[04/15 13:05:05    58s]     149                           metal8
[04/15 13:05:05    58s]     150                           metal8
[04/15 13:05:05    58s]     151                           metal8
[04/15 13:05:05    58s]     154                           metal8
[04/15 13:05:05    58s]     152                           metal8
[04/15 13:05:05    58s]     153                           metal8
[04/15 13:05:05    58s]     155                           metal8
[04/15 13:05:05    58s]     156                           metal8
[04/15 13:05:05    58s]     157                           metal8
[04/15 13:05:05    58s]     162                             via8
[04/15 13:05:05    58s]     163                             via8
[04/15 13:05:05    58s]     166                             via8
[04/15 13:05:05    58s]     164                             via8
[04/15 13:05:05    58s]     165                             via8
[04/15 13:05:05    58s]     167                             via8
[04/15 13:05:05    58s]     168                             via8
[04/15 13:05:05    58s]     169                           metal9
[04/15 13:05:05    58s]     170                           metal9
[04/15 13:05:05    58s]     171                           metal9
[04/15 13:05:05    58s]     172                           metal9
[04/15 13:05:05    58s]     175                           metal9
[04/15 13:05:05    58s]     173                           metal9
[04/15 13:05:05    58s]     174                           metal9
[04/15 13:05:05    58s]     176                           metal9
[04/15 13:05:05    58s]     177                           metal9
[04/15 13:05:05    58s]     178                           metal9
[04/15 13:05:05    58s]     183                             via9
[04/15 13:05:05    58s]     184                             via9
[04/15 13:05:05    58s]     187                             via9
[04/15 13:05:05    58s]     185                             via9
[04/15 13:05:05    58s]     186                             via9
[04/15 13:05:05    58s]     188                             via9
[04/15 13:05:05    58s]     189                             via9
[04/15 13:05:05    58s]     190                          metal10
[04/15 13:05:05    58s]     191                          metal10
[04/15 13:05:05    58s]     192                          metal10
[04/15 13:05:05    58s]     193                          metal10
[04/15 13:05:05    58s]     196                          metal10
[04/15 13:05:05    58s]     194                          metal10
[04/15 13:05:05    58s]     195                          metal10
[04/15 13:05:05    58s]     197                          metal10
[04/15 13:05:05    58s]     198                          metal10
[04/15 13:05:05    58s]     199                          metal10
[04/15 13:05:05    58s]     11                            metal1
[04/15 13:05:05    58s]     12                            metal1
[04/15 13:05:05    58s]     13                            metal1
[04/15 13:05:05    58s]     14                            metal1
[04/15 13:05:05    58s]     32                            metal2
[04/15 13:05:05    58s]     33                            metal2
[04/15 13:05:05    58s]     34                            metal2
[04/15 13:05:05    58s]     35                            metal2
[04/15 13:05:05    58s]     53                            metal3
[04/15 13:05:05    58s]     54                            metal3
[04/15 13:05:05    58s]     55                            metal3
[04/15 13:05:05    58s]     56                            metal3
[04/15 13:05:05    58s]     74                            metal4
[04/15 13:05:05    58s]     75                            metal4
[04/15 13:05:05    58s]     76                            metal4
[04/15 13:05:05    58s]     77                            metal4
[04/15 13:05:05    58s]     95                            metal5
[04/15 13:05:05    58s]     96                            metal5
[04/15 13:05:05    58s]     97                            metal5
[04/15 13:05:05    58s]     98                            metal5
[04/15 13:05:05    58s]     116                           metal6
[04/15 13:05:05    58s]     117                           metal6
[04/15 13:05:05    58s]     118                           metal6
[04/15 13:05:05    58s]     119                           metal6
[04/15 13:05:05    58s]     137                           metal7
[04/15 13:05:05    58s]     138                           metal7
[04/15 13:05:05    58s]     139                           metal7
[04/15 13:05:05    58s]     140                           metal7
[04/15 13:05:05    58s]     158                           metal8
[04/15 13:05:05    58s]     159                           metal8
[04/15 13:05:05    58s]     160                           metal8
[04/15 13:05:05    58s]     161                           metal8
[04/15 13:05:05    58s]     179                           metal9
[04/15 13:05:05    58s]     180                           metal9
[04/15 13:05:05    58s]     181                           metal9
[04/15 13:05:05    58s]     182                           metal9
[04/15 13:05:05    58s]     200                          metal10
[04/15 13:05:05    58s]     201                          metal10
[04/15 13:05:05    58s]     202                          metal10
[04/15 13:05:05    58s]     203                          metal10
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Stream Out Information Processed for GDS version 3:
[04/15 13:05:05    58s] Units: 2000 DBU
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Object                             Count
[04/15 13:05:05    58s] ----------------------------------------
[04/15 13:05:05    58s] Instances                           2057
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Ports/Pins                           194
[04/15 13:05:05    58s]     metal layer metal5                98
[04/15 13:05:05    58s]     metal layer metal6                96
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Nets                                5575
[04/15 13:05:05    58s]     metal layer metal1               686
[04/15 13:05:05    58s]     metal layer metal2              2324
[04/15 13:05:05    58s]     metal layer metal3              1523
[04/15 13:05:05    58s]     metal layer metal4               419
[04/15 13:05:05    58s]     metal layer metal5               401
[04/15 13:05:05    58s]     metal layer metal6               222
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s]     Via Instances                   4525
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Special Nets                          94
[04/15 13:05:05    58s]     metal layer metal1                84
[04/15 13:05:05    58s]     metal layer metal9                 4
[04/15 13:05:05    58s]     metal layer metal10                6
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s]     Via Instances                    768
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Metal Fills                            0
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s]     Via Instances                      0
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Metal FillOPCs                         0
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s]     Via Instances                      0
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Text                                1100
[04/15 13:05:05    58s]     metal layer metal1               219
[04/15 13:05:05    58s]     metal layer metal2               551
[04/15 13:05:05    58s]     metal layer metal3               134
[04/15 13:05:05    58s]     metal layer metal4                 1
[04/15 13:05:05    58s]     metal layer metal5                99
[04/15 13:05:05    58s]     metal layer metal6                96
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Blockages                              0
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Custom Text                            0
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Custom Box                             0
[04/15 13:05:05    58s] 
[04/15 13:05:05    58s] Merging with GDS libraries
[04/15 13:05:05    58s] Scanning GDS file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds to register cell name ......
[04/15 13:05:05    58s] Merging GDS file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds ......
[04/15 13:05:05    58s] 	****** Merge file: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds has version number: 3.
[04/15 13:05:05    58s] 	****** Merge file: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds has units: 10000 per micron.
[04/15 13:05:05    58s] 	****** unit scaling factor = 0.2 ******
[04/15 13:05:05    58s] **WARN: (ENCOGDS-215):	Merge file : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds has larger units than output file units. You may have rounding problem.
[04/15 13:05:05    58s] **WARN: (ENCOGDS-280):	Maximum units in merge file is 10000. Use -units 10000 to avoid rounding issue.
[04/15 13:05:05    58s] ######Streamout is finished!
