# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:58 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 outs outs_valid index index_valid

.latch        n48 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n53 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n58 control.tehb.dataReg  0
.latch        n63 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n37
01 1
.names control.tehb.control.fullReg new_n37 ins_ready[1]
01 1
.names ins_valid[0] new_n37 new_n39
00 1
.names ins_valid[2] new_n39 new_n40
11 1
.names control.tehb.control.fullReg new_n40 ins_ready[2]
01 1
.names new_n39 new_n40 new_n42
00 1
.names new_n40 new_n42 new_n43
00 1
.names ins_valid[3] new_n43 new_n44
11 1
.names control.tehb.control.fullReg new_n44 ins_ready[3]
01 1
.names new_n43 new_n44 new_n46
00 1
.names new_n44 new_n46 new_n47
00 1
.names ins_valid[4] new_n47 new_n48_1
11 1
.names control.tehb.control.fullReg new_n48_1 ins_ready[4]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n50
11 1
.names new_n37 new_n44 new_n51
00 1
.names new_n48_1 new_n51 new_n52
00 1
.names control.tehb.control.fullReg new_n52 new_n53_1
01 1
.names new_n50 new_n53_1 index
00 0
.names ins[0] index new_n55
10 1
.names ins[1] index new_n56
11 1
.names new_n55 new_n56 outs
00 0
.names new_n47 new_n48_1 new_n58_1
00 1
.names new_n48_1 new_n58_1 new_n59
00 1
.names control.tehb.control.fullReg new_n59 new_n60
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n60 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n60 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n63_1
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n64
01 1
.names new_n63_1 new_n64 new_n65
00 1
.names rst new_n65 new_n66
00 1
.names new_n60 new_n66 n63
01 1
.names new_n63_1 n63 n48
01 0
.names new_n64 n63 n53
01 0
.names control.tehb.control.fullReg new_n65 new_n70
00 1
.names new_n59 new_n70 new_n71
01 1
.names control.tehb.dataReg new_n71 new_n72
10 1
.names new_n52 new_n71 new_n73
11 1
.names new_n72 new_n73 new_n74
00 1
.names rst new_n74 n58
00 1
.end
