

================================================================
== Vitis HLS Report for 'face_detect'
================================================================
* Date:           Mon Jun 17 16:50:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.644 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                       |                                                            |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                Instance                               |                           Module                           |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202  |face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1  |    76804|    76804|  0.384 ms|  0.384 ms|  76804|  76804|       no|
        |grp_processImage_fu_213                                                |processImage                                                |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |        ?|        ?|         ?|          -|          -|    12|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2721|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |     1726|    30|     6212|    9481|    0|
|Memory               |       40|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     460|    -|
|Register             |        -|     -|      702|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |     1766|    30|     6914|   12662|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |      131|     1|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       65|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                               |                           Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U91                                     |dadd_64ns_64ns_64_5_full_dsp_1                              |        0|   3|   457|   701|    0|
    |grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202  |face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1  |        0|   3|   152|   413|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U89                                        |fcmp_32ns_32ns_1_2_no_dsp_1                                 |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U90                                        |fcmp_32ns_32ns_1_2_no_dsp_1                                 |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_10_no_dsp_1_U86                                      |fdiv_32ns_32ns_32_10_no_dsp_1                               |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_10_no_dsp_1_U87                                      |fdiv_32ns_32ns_32_10_no_dsp_1                               |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U85                                      |fmul_32ns_32ns_32_4_max_dsp_1                               |        0|   3|   143|    78|    0|
    |fpext_32ns_64_2_no_dsp_1_U88                                           |fpext_32ns_64_2_no_dsp_1                                    |        0|   0|     0|     0|    0|
    |grp_processImage_fu_213                                                |processImage                                                |     1726|  21|  4672|  7813|    0|
    |sdiv_26ns_32ns_24_30_seq_1_U93                                         |sdiv_26ns_32ns_24_30_seq_1                                  |        0|   0|   394|   238|    0|
    |sdiv_27ns_32ns_27_31_seq_1_U92                                         |sdiv_27ns_32ns_27_31_seq_1                                  |        0|   0|   394|   238|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                  |                                                            |     1726|  30|  6212|  9481|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |IMG1_data_U  |IMG1_data_RAM_AUTO_1R1W  |       40|  0|   0|    0|  76800|    8|     1|       614400|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                         |       40|  0|   0|    0|  76800|    8|     1|       614400|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln317_1_fu_545_p2    |         +|   0|  0|   16|           9|           8|
    |add_ln317_fu_441_p2      |         +|   0|  0|   16|           9|           8|
    |add_ln486_fu_721_p2      |         +|   0|  0|   19|          12|          11|
    |x_ratio_fu_817_p2        |         +|   0|  0|   35|          28|           1|
    |y_ratio_fu_840_p2        |         +|   0|  0|   31|          24|           1|
    |result_12_fu_773_p2      |         -|   0|  0|   39|           1|          32|
    |result_15_fu_785_p2      |         -|   0|  0|   39|           1|          32|
    |result_fu_883_p2         |         -|   0|  0|   39|           1|          32|
    |sub_ln18_2_fu_455_p2     |         -|   0|  0|   15|           7|           8|
    |sub_ln18_3_fu_559_p2     |         -|   0|  0|   15|           7|           8|
    |sub_ln18_fu_735_p2       |         -|   0|  0|   18|          10|          11|
    |sub_ln357_fu_800_p2      |         -|   0|  0|   34|           1|          27|
    |sub_ln358_fu_827_p2      |         -|   0|  0|   31|           1|          24|
    |and_ln61_fu_672_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln92_1_fu_362_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln92_2_fu_403_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln92_fu_409_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln61_2_fu_662_p2    |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln61_fu_656_p2      |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln92_1_fu_350_p2    |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln92_2_fu_385_p2    |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln92_3_fu_391_p2    |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln92_fu_344_p2      |      icmp|   0|  0|   15|           8|           2|
    |lshr_ln18_2_fu_481_p2    |      lshr|   0|  0|  242|          79|          79|
    |lshr_ln18_3_fu_584_p2    |      lshr|   0|  0|  242|          79|          79|
    |lshr_ln18_fu_761_p2      |      lshr|   0|  0|  460|         137|         137|
    |or_ln61_fu_668_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln92_1_fu_397_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln92_fu_356_p2        |        or|   0|  0|    2|           1|           1|
    |result_17_fu_888_p3      |    select|   0|  0|   32|           1|          32|
    |result_18_fu_778_p3      |    select|   0|  0|   32|           1|          32|
    |result_19_fu_790_p3      |    select|   0|  0|   32|           1|          32|
    |select_ln18_4_fu_465_p3  |    select|   0|  0|    9|           1|           9|
    |select_ln18_6_fu_568_p3  |    select|   0|  0|    9|           1|           9|
    |select_ln18_fu_745_p3    |    select|   0|  0|   12|           1|          12|
    |select_ln357_fu_806_p3   |    select|   0|  0|   27|           1|          27|
    |select_ln358_fu_833_p3   |    select|   0|  0|   24|           1|          24|
    |select_ln61_fu_677_p3    |    select|   0|  0|   64|           1|          62|
    |val_2_fu_513_p3          |    select|   0|  0|   32|           1|          32|
    |val_3_fu_616_p3          |    select|   0|  0|   32|           1|          32|
    |val_fu_867_p3            |    select|   0|  0|   32|           1|          32|
    |shl_ln18_2_fu_487_p2     |       shl|   0|  0|  242|          79|          79|
    |shl_ln18_3_fu_590_p2     |       shl|   0|  0|  242|          79|          79|
    |shl_ln18_fu_767_p2       |       shl|   0|  0|  460|         137|         137|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 2721|         813|        1144|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |IMG1_data_address0   |   14|          3|   17|         51|
    |IMG1_data_ce0        |   14|          3|    1|          3|
    |IMG1_data_we0        |    9|          2|    1|          2|
    |ap_NS_fsm            |  213|         49|    1|         49|
    |factor_fu_182        |    9|          2|   32|         64|
    |grp_fu_278_ce        |    9|          2|    1|          2|
    |grp_fu_278_p0        |   20|          4|   32|        128|
    |grp_fu_278_p1        |   20|          4|   32|        128|
    |grp_fu_294_ce        |    9|          2|    1|          2|
    |grp_fu_294_p0        |   14|          3|   32|         96|
    |grp_fu_297_ce        |    9|          2|    1|          2|
    |grp_fu_297_opcode    |   20|          4|    5|         20|
    |grp_fu_297_p0        |   20|          4|   32|        128|
    |grp_fu_297_p1        |   20|          4|   32|        128|
    |grp_fu_308_ce        |    9|          2|    1|          2|
    |grp_fu_308_p0        |   14|          3|   64|        192|
    |grp_fu_308_p1        |   14|          3|   64|        192|
    |result_size          |   14|          3|   32|         96|
    |result_size1_fu_186  |    9|          2|   32|         64|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  460|        101|  413|       1349|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                        | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                           |  48|   0|   48|          0|
    |conv_i_reg_992                                                                      |  64|   0|   64|          0|
    |dc_2_reg_923                                                                        |  32|   0|   32|          0|
    |dc_3_reg_929                                                                        |  32|   0|   32|          0|
    |dc_reg_1007                                                                         |  64|   0|   64|          0|
    |factor_2_reg_917                                                                    |  32|   0|   32|          0|
    |factor_fu_182                                                                       |  32|   0|   32|          0|
    |grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |grp_processImage_fu_213_ap_start_reg                                                |   1|   0|    1|          0|
    |icmp_ln61_2_reg_987                                                                 |   1|   0|    1|          0|
    |icmp_ln61_reg_982                                                                   |   1|   0|    1|          0|
    |result_17_reg_1055                                                                  |  32|   0|   32|          0|
    |result_18_reg_1022                                                                  |  32|   0|   32|          0|
    |result_19_reg_1028                                                                  |  32|   0|   32|          0|
    |result_size1_fu_186                                                                 |  32|   0|   32|          0|
    |sdiv_ln357_reg_1012                                                                 |  27|   0|   27|          0|
    |sdiv_ln358_reg_1017                                                                 |  24|   0|   24|          0|
    |tmp_2_reg_997                                                                       |   1|   0|    1|          0|
    |trunc_ln92_1_reg_941                                                                |  23|   0|   23|          0|
    |val_2_reg_955                                                                       |  32|   0|   32|          0|
    |val_3_reg_968                                                                       |  32|   0|   32|          0|
    |val_reg_1044                                                                        |  32|   0|   32|          0|
    |value_assign_reg_975                                                                |  32|   0|   32|          0|
    |x_ratio_reg_1034                                                                    |  28|   0|   28|          0|
    |xs_exp_3_reg_935                                                                    |   8|   0|    8|          0|
    |xs_sign_2_reg_949                                                                   |   1|   0|    1|          0|
    |xs_sign_3_reg_962                                                                   |   1|   0|    1|          0|
    |xs_sign_reg_1050                                                                    |   1|   0|    1|          0|
    |y_ratio_reg_1039                                                                    |  24|   0|   24|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                               | 702|   0|  702|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   face_detect|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   face_detect|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   face_detect|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   face_detect|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   face_detect|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   face_detect|  return value|
|Data_address0       |  out|   17|   ap_memory|          Data|         array|
|Data_ce0            |  out|    1|   ap_memory|          Data|         array|
|Data_q0             |   in|    8|   ap_memory|          Data|         array|
|result_x_address0   |  out|    7|   ap_memory|      result_x|         array|
|result_x_ce0        |  out|    1|   ap_memory|      result_x|         array|
|result_x_we0        |  out|    1|   ap_memory|      result_x|         array|
|result_x_d0         |  out|   32|   ap_memory|      result_x|         array|
|result_y_address0   |  out|    7|   ap_memory|      result_y|         array|
|result_y_ce0        |  out|    1|   ap_memory|      result_y|         array|
|result_y_we0        |  out|    1|   ap_memory|      result_y|         array|
|result_y_d0         |  out|   32|   ap_memory|      result_y|         array|
|result_w_address0   |  out|    7|   ap_memory|      result_w|         array|
|result_w_ce0        |  out|    1|   ap_memory|      result_w|         array|
|result_w_we0        |  out|    1|   ap_memory|      result_w|         array|
|result_w_d0         |  out|   32|   ap_memory|      result_w|         array|
|result_h_address0   |  out|    7|   ap_memory|      result_h|         array|
|result_h_ce0        |  out|    1|   ap_memory|      result_h|         array|
|result_h_we0        |  out|    1|   ap_memory|      result_h|         array|
|result_h_d0         |  out|   32|   ap_memory|      result_h|         array|
|result_size         |  out|   32|      ap_vld|   result_size|       pointer|
|result_size_ap_vld  |  out|    1|      ap_vld|   result_size|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%factor = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:80]   --->   Operation 49 'alloca' 'factor' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%result_size1 = alloca i32 1"   --->   Operation 50 'alloca' 'result_size1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%spectopmodule_ln65 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:65]   --->   Operation 51 'spectopmodule' 'spectopmodule_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Data, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Data"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_x, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_x"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_y, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_y"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_w, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_w"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_h, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_h"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_size"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_size, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.29ns)   --->   "%IMG1_data = alloca i64 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:78]   --->   Operation 64 'alloca' 'IMG1_data' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_size, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:75]   --->   Operation 65 'write' 'write_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %result_size1"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln80 = store i32 1.2, i32 %factor" [benchmarks/rosetta/face-detection/src/face_detect.cpp:80]   --->   Operation 67 'store' 'store_ln80' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln92 = br void %while.cond" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 68 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%factor_2 = load i32 %factor" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 69 'load' 'factor_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [10/10] (3.64ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 70 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [10/10] (3.64ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 71 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 72 [9/10] (3.64ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 72 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [9/10] (3.64ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 73 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 74 [8/10] (3.64ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 74 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [8/10] (3.64ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 75 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 76 [7/10] (3.64ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 76 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [7/10] (3.64ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 77 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 78 [6/10] (3.64ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 78 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [6/10] (3.64ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 79 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 80 [5/10] (3.64ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 80 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [5/10] (3.64ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 81 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 82 [4/10] (3.64ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 82 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [4/10] (3.64ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 83 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 84 [3/10] (3.64ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 84 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [3/10] (3.64ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 85 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 86 [2/10] (3.64ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 86 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [2/10] (3.64ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 87 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 88 [1/10] (3.64ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 88 'fdiv' 'dc_2' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/10] (3.64ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 89 'fdiv' 'dc_3' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.91>
ST_12 : Operation 90 [2/2] (1.91ns)   --->   "%tmp_6 = fcmp_ogt  i32 %dc_2, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 90 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [2/2] (1.91ns)   --->   "%tmp_8 = fcmp_ogt  i32 %dc_3, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 91 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.82>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%data_2 = bitcast i32 %dc_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 92 'bitcast' 'data_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%xs_exp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_2, i32 23, i32 30" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 93 'partselect' 'xs_exp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i32 %data_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 94 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.87ns)   --->   "%icmp_ln92 = icmp_ne  i8 %xs_exp_2, i8 255" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 95 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (1.13ns)   --->   "%icmp_ln92_1 = icmp_eq  i23 %trunc_ln92, i23 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 96 'icmp' 'icmp_ln92_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%or_ln92 = or i1 %icmp_ln92_1, i1 %icmp_ln92" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 97 'or' 'or_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/2] (1.91ns)   --->   "%tmp_6 = fcmp_ogt  i32 %dc_2, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 98 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%and_ln92_1 = and i1 %or_ln92, i1 %tmp_6" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 99 'and' 'and_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%data_3 = bitcast i32 %dc_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 100 'bitcast' 'data_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%xs_exp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_3, i32 23, i32 30" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 101 'partselect' 'xs_exp_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i32 %data_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 102 'trunc' 'trunc_ln92_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.87ns)   --->   "%icmp_ln92_2 = icmp_ne  i8 %xs_exp_3, i8 255" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 103 'icmp' 'icmp_ln92_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (1.13ns)   --->   "%icmp_ln92_3 = icmp_eq  i23 %trunc_ln92_1, i23 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 104 'icmp' 'icmp_ln92_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%or_ln92_1 = or i1 %icmp_ln92_3, i1 %icmp_ln92_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 105 'or' 'or_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/2] (1.91ns)   --->   "%tmp_8 = fcmp_ogt  i32 %dc_3, i32 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 106 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%and_ln92_2 = and i1 %or_ln92_1, i1 %tmp_8" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 107 'and' 'and_ln92_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln92 = and i1 %and_ln92_1, i1 %and_ln92_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 108 'and' 'and_ln92' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %and_ln92, void %while.end, void %while.body" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 110 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%xs_sign_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_2, i32 31" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:294->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 111 'bitselect' 'xs_sign_2' <Predicate = (and_ln92)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln92, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 112 'bitconcatenate' 'mantissa_2' <Predicate = (and_ln92)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 113 'zext' 'zext_ln15_2' <Predicate = (and_ln92)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 114 'zext' 'zext_ln317' <Predicate = (and_ln92)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.87ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 115 'add' 'add_ln317' <Predicate = (and_ln92)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 116 'bitselect' 'tmp_11' <Predicate = (and_ln92)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.87ns)   --->   "%sub_ln18_2 = sub i8 127, i8 %xs_exp_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 117 'sub' 'sub_ln18_2' <Predicate = (and_ln92)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i8 %sub_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 118 'sext' 'sext_ln18_5' <Predicate = (and_ln92)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.38ns)   --->   "%select_ln18_4 = select i1 %tmp_11, i9 %sext_ln18_5, i9 %add_ln317" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 119 'select' 'select_ln18_4' <Predicate = (and_ln92)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i9 %select_ln18_4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 120 'sext' 'sext_ln18_6' <Predicate = (and_ln92)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i32 %sext_ln18_6" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 121 'zext' 'zext_ln18_2' <Predicate = (and_ln92)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (1.27ns)   --->   "%lshr_ln18_2 = lshr i79 %zext_ln15_2, i79 %zext_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 122 'lshr' 'lshr_ln18_2' <Predicate = (and_ln92)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (1.27ns)   --->   "%shl_ln18_2 = shl i79 %zext_ln15_2, i79 %zext_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 123 'shl' 'shl_ln18_2' <Predicate = (and_ln92)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %lshr_ln18_2, i32 24, i32 55" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 124 'partselect' 'tmp_s' <Predicate = (and_ln92)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18_2, i32 24, i32 55" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 125 'partselect' 'tmp_13' <Predicate = (and_ln92)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.28ns)   --->   "%val_2 = select i1 %tmp_11, i32 %tmp_s, i32 %tmp_13" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 126 'select' 'val_2' <Predicate = (and_ln92)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%xs_sign_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_3, i32 31" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:294->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 127 'bitselect' 'xs_sign_3' <Predicate = (and_ln92)> <Delay = 0.00>
ST_13 : Operation 128 [4/4] (2.78ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 128 'fmul' 'factor_1' <Predicate = (and_ln92)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln107 = ret" [benchmarks/rosetta/face-detection/src/face_detect.cpp:107]   --->   Operation 129 'ret' 'ret_ln107' <Predicate = (!and_ln92)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.82>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln92_1, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 130 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i25 %mantissa_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 131 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln317_1 = zext i8 %xs_exp_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 132 'zext' 'zext_ln317_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.87ns)   --->   "%add_ln317_1 = add i9 %zext_ln317_1, i9 385" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 133 'add' 'add_ln317_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317_1, i32 8" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 134 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.87ns)   --->   "%sub_ln18_3 = sub i8 127, i8 %xs_exp_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 135 'sub' 'sub_ln18_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln18_7 = sext i8 %sub_ln18_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 136 'sext' 'sext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.38ns)   --->   "%select_ln18_6 = select i1 %tmp_14, i9 %sext_ln18_7, i9 %add_ln317_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 137 'select' 'select_ln18_6' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln18_8 = sext i9 %select_ln18_6" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 138 'sext' 'sext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i32 %sext_ln18_8" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 139 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (1.27ns)   --->   "%lshr_ln18_3 = lshr i79 %zext_ln15_3, i79 %zext_ln18_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 140 'lshr' 'lshr_ln18_3' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (1.27ns)   --->   "%shl_ln18_3 = shl i79 %zext_ln15_3, i79 %zext_ln18_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 141 'shl' 'shl_ln18_3' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %lshr_ln18_3, i32 24, i32 55" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 142 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18_3, i32 24, i32 55" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 143 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.28ns)   --->   "%val_3 = select i1 %tmp_14, i32 %tmp_15, i32 %tmp_16" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 144 'select' 'val_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 145 [31/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 145 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [3/4] (2.78ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 146 'fmul' 'factor_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.78>
ST_15 : Operation 147 [30/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 147 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [30/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 148 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [2/4] (2.78ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 149 'fmul' 'factor_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.24>
ST_16 : Operation 150 [29/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 150 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [29/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 151 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/4] (2.78ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:105]   --->   Operation 152 'fmul' 'factor_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.46ns)   --->   "%store_ln80 = store i32 %factor_1, i32 %factor" [benchmarks/rosetta/face-detection/src/face_detect.cpp:80]   --->   Operation 153 'store' 'store_ln80' <Predicate = true> <Delay = 0.46>

State 17 <SV = 16> <Delay = 1.43>
ST_17 : Operation 154 [28/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 154 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [28/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 155 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.43>
ST_18 : Operation 156 [27/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 156 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 157 [27/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 157 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.43>
ST_19 : Operation 158 [26/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 158 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [26/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 159 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.43>
ST_20 : Operation 160 [25/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 160 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [25/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 161 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.43>
ST_21 : Operation 162 [24/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 162 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [24/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 163 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.43>
ST_22 : Operation 164 [23/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 164 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [23/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 165 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.43>
ST_23 : Operation 166 [22/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 166 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 167 [22/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 167 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.43>
ST_24 : Operation 168 [21/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 168 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [21/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 169 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.43>
ST_25 : Operation 170 [20/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 170 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [20/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 171 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.43>
ST_26 : Operation 172 [19/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 172 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [19/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 173 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.43>
ST_27 : Operation 174 [18/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 174 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 175 [18/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 175 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.43>
ST_28 : Operation 176 [17/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 176 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 177 [17/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 177 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.43>
ST_29 : Operation 178 [16/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 178 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 179 [16/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 179 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.43>
ST_30 : Operation 180 [15/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 180 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 181 [15/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 181 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.43>
ST_31 : Operation 182 [14/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 182 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [14/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 183 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.43>
ST_32 : Operation 184 [13/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 184 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 185 [13/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 185 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.43>
ST_33 : Operation 186 [12/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 186 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 187 [12/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 187 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.78>
ST_34 : Operation 188 [4/4] (2.78ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 188 'fmul' 'value_assign' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 189 [11/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 189 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 190 [11/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 190 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.78>
ST_35 : Operation 191 [3/4] (2.78ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 191 'fmul' 'value_assign' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 192 [10/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 192 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 193 [10/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 193 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.78>
ST_36 : Operation 194 [2/4] (2.78ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 194 'fmul' 'value_assign' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 195 [9/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 195 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 196 [9/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 196 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.78>
ST_37 : Operation 197 [1/4] (2.78ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 197 'fmul' 'value_assign' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 198 [8/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 198 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 199 [8/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 199 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.91>
ST_38 : Operation 200 [2/2] (1.67ns)   --->   "%conv_i = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 200 'fpext' 'conv_i' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 201 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 202 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 203 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 204 [1/1] (0.87ns)   --->   "%icmp_ln61 = icmp_ne  i8 %tmp_9, i8 255" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 204 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 205 [1/1] (1.13ns)   --->   "%icmp_ln61_2 = icmp_eq  i23 %trunc_ln61, i23 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 205 'icmp' 'icmp_ln61_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 206 [2/2] (1.91ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 206 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 207 [7/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 207 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 208 [7/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 208 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.91>
ST_39 : Operation 209 [1/2] (1.67ns)   --->   "%conv_i = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 209 'fpext' 'conv_i' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 210 [1/2] (1.91ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 210 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 211 [6/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 211 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 212 [6/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 212 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.61>
ST_40 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_2, i1 %icmp_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 213 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 214 'and' 'and_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 215 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln61 = select i1 %and_ln61, i64 0.5, i64 -0.5" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 215 'select' 'select_ln61' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 216 [5/5] (3.17ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 216 'dadd' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 217 [5/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 217 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 218 [5/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 218 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.17>
ST_41 : Operation 219 [4/5] (3.17ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 219 'dadd' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 220 [4/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 220 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 221 [4/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 221 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.17>
ST_42 : Operation 222 [3/5] (3.17ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 222 'dadd' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 223 [3/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 223 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 224 [3/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 224 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.17>
ST_43 : Operation 225 [2/5] (3.17ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 225 'dadd' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 226 [2/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 226 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 227 [2/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 227 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.17>
ST_44 : Operation 228 [1/5] (3.17ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 228 'dadd' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 229 [1/31] (1.43ns)   --->   "%sdiv_ln357 = sdiv i32 20971520, i32 %val_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 229 'sdiv' 'sdiv_ln357' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 27> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 230 [1/30] (1.43ns)   --->   "%sdiv_ln358 = sdiv i32 15728640, i32 %val_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 230 'sdiv' 'sdiv_ln358' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.43> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.97>
ST_45 : Operation 231 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 231 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 232 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 232 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i64 %data" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:505->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 233 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 234 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 234 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 235 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %xs_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 236 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 237 [1/1] (0.96ns)   --->   "%add_ln486 = add i12 %zext_ln486, i12 3073" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 237 'add' 'add_ln486' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 238 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486, i32 11" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 238 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 239 [1/1] (0.96ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 239 'sub' 'sub_ln18' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 240 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 241 [1/1] (0.36ns)   --->   "%select_ln18 = select i1 %tmp, i12 %sext_ln18, i12 %add_ln486" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 241 'select' 'select_ln18' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i12 %select_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 242 'sext' 'sext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 243 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 244 [1/1] (1.35ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 244 'lshr' 'lshr_ln18' <Predicate = true> <Delay = 1.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 245 [1/1] (1.35ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 245 'shl' 'shl_ln18' <Predicate = true> <Delay = 1.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 246 [1/1] (1.14ns)   --->   "%result_12 = sub i32 0, i32 %val_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 246 'sub' 'result_12' <Predicate = (xs_sign_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 247 [1/1] (0.28ns)   --->   "%result_18 = select i1 %xs_sign_2, i32 %result_12, i32 %val_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 247 'select' 'result_18' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 248 [1/1] (1.14ns)   --->   "%result_15 = sub i32 0, i32 %val_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 248 'sub' 'result_15' <Predicate = (xs_sign_3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 249 [1/1] (0.28ns)   --->   "%result_19 = select i1 %xs_sign_3, i32 %result_15, i32 %val_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->benchmarks/rosetta/face-detection/src/face_detect.cpp:98]   --->   Operation 249 'select' 'result_19' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i27 %sdiv_ln357" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 250 'trunc' 'trunc_ln357' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 251 [1/1] (1.13ns)   --->   "%sub_ln357 = sub i27 0, i27 %trunc_ln357" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 251 'sub' 'sub_ln357' <Predicate = (xs_sign_2)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node x_ratio)   --->   "%select_ln357 = select i1 %xs_sign_2, i27 %sub_ln357, i27 %trunc_ln357" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 252 'select' 'select_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node x_ratio)   --->   "%sext_ln357 = sext i27 %select_ln357" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 253 'sext' 'sext_ln357' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 254 [1/1] (1.13ns) (out node of the LUT)   --->   "%x_ratio = add i28 %sext_ln357, i28 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:357->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 254 'add' 'x_ratio' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i24 %sdiv_ln358" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 255 'trunc' 'trunc_ln358' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 256 [1/1] (1.13ns)   --->   "%sub_ln358 = sub i24 0, i24 %trunc_ln358" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 256 'sub' 'sub_ln358' <Predicate = (xs_sign_3)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node y_ratio)   --->   "%select_ln358 = select i1 %xs_sign_3, i24 %sub_ln358, i24 %trunc_ln358" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 257 'select' 'select_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 258 [1/1] (1.13ns) (out node of the LUT)   --->   "%y_ratio = add i24 %select_ln358, i24 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 258 'add' 'y_ratio' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 259 [2/2] (0.00ns)   --->   "%call_ln358 = call void @face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1, i24 %y_ratio, i32 %result_19, i8 %IMG1_data, i32 %result_18, i28 %x_ratio, i8 %Data" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 259 'call' 'call_ln358' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %lshr_ln18, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 260 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %shl_ln18, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 261 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 262 [1/1] (0.28ns)   --->   "%val = select i1 %tmp, i32 %tmp_17, i32 %tmp_18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 262 'select' 'val' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 263 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 263 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 1.42>
ST_46 : Operation 264 [1/2] (0.00ns)   --->   "%call_ln358 = call void @face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1, i24 %y_ratio, i32 %result_19, i8 %IMG1_data, i32 %result_18, i28 %x_ratio, i8 %Data" [benchmarks/rosetta/face-detection/src/face_detect.cpp:358->benchmarks/rosetta/face-detection/src/face_detect.cpp:103]   --->   Operation 264 'call' 'call_ln358' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 265 [1/1] (1.14ns)   --->   "%result = sub i32 0, i32 %val" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 265 'sub' 'result' <Predicate = (xs_sign)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 266 [1/1] (0.28ns)   --->   "%result_17 = select i1 %xs_sign, i32 %result, i32 %val" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:95]   --->   Operation 266 'select' 'result_17' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.89>
ST_47 : Operation 267 [1/1] (0.00ns)   --->   "%result_size1_load = load i32 %result_size1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:104]   --->   Operation 267 'load' 'result_size1_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 268 [2/2] (2.89ns)   --->   "%call_ret1 = call i32 @processImage, i32 %factor_2, i32 %result_19, i32 %result_18, i32 %result_x, i32 %result_y, i32 %result_w, i32 %result_h, i32 %result_size1_load, i8 %IMG1_data, i32 %result_17, i8 %stages_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i12 %stages_thresh_array" [benchmarks/rosetta/face-detection/src/face_detect.cpp:104]   --->   Operation 268 'call' 'call_ret1' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.46>
ST_48 : Operation 269 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 269 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 270 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @processImage, i32 %factor_2, i32 %result_19, i32 %result_18, i32 %result_x, i32 %result_y, i32 %result_w, i32 %result_h, i32 %result_size1_load, i8 %IMG1_data, i32 %result_17, i8 %stages_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i12 %stages_thresh_array" [benchmarks/rosetta/face-detection/src/face_detect.cpp:104]   --->   Operation 270 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 271 [1/1] (0.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_size, i32 %call_ret1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:104]   --->   Operation 271 'write' 'write_ln104' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 272 [1/1] (0.46ns)   --->   "%store_ln104 = store i32 %call_ret1, i32 %result_size1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:104]   --->   Operation 272 'store' 'store_ln104' <Predicate = true> <Delay = 0.46>
ST_48 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln92 = br void %while.cond" [benchmarks/rosetta/face-detection/src/face_detect.cpp:92]   --->   Operation 273 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stages_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tree_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coord_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ weights_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha1_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha2_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ stages_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
factor                (alloca           ) [ 0111111111111111111111111111111111111111111111111]
result_size1          (alloca           ) [ 0111111111111111111111111111111111111111111111111]
spectopmodule_ln65    (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
IMG1_data             (alloca           ) [ 0011111111111111111111111111111111111111111111111]
write_ln75            (write            ) [ 0000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln80            (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln92               (br               ) [ 0000000000000000000000000000000000000000000000000]
factor_2              (load             ) [ 0001111111111111111111111111111111111111111111111]
dc_2                  (fdiv             ) [ 0000000000001100000000000000000000000000000000000]
dc_3                  (fdiv             ) [ 0000000000001100000000000000000000000000000000000]
data_2                (bitcast          ) [ 0000000000000000000000000000000000000000000000000]
xs_exp_2              (partselect       ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln92            (trunc            ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln92             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln92_1           (icmp             ) [ 0000000000000000000000000000000000000000000000000]
or_ln92               (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_6                 (fcmp             ) [ 0000000000000000000000000000000000000000000000000]
and_ln92_1            (and              ) [ 0000000000000000000000000000000000000000000000000]
data_3                (bitcast          ) [ 0000000000000000000000000000000000000000000000000]
xs_exp_3              (partselect       ) [ 0000000000000010000000000000000000000000000000000]
trunc_ln92_1          (trunc            ) [ 0000000000000010000000000000000000000000000000000]
icmp_ln92_2           (icmp             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln92_3           (icmp             ) [ 0000000000000000000000000000000000000000000000000]
or_ln92_1             (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_8                 (fcmp             ) [ 0000000000000000000000000000000000000000000000000]
and_ln92_2            (and              ) [ 0000000000000000000000000000000000000000000000000]
and_ln92              (and              ) [ 0011111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
br_ln92               (br               ) [ 0000000000000000000000000000000000000000000000000]
xs_sign_2             (bitselect        ) [ 0000000000000011111111111111111111111111111111000]
mantissa_2            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
zext_ln15_2           (zext             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln317            (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln317             (add              ) [ 0000000000000000000000000000000000000000000000000]
tmp_11                (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
sub_ln18_2            (sub              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln18_5           (sext             ) [ 0000000000000000000000000000000000000000000000000]
select_ln18_4         (select           ) [ 0000000000000000000000000000000000000000000000000]
sext_ln18_6           (sext             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln18_2           (zext             ) [ 0000000000000000000000000000000000000000000000000]
lshr_ln18_2           (lshr             ) [ 0000000000000000000000000000000000000000000000000]
shl_ln18_2            (shl              ) [ 0000000000000000000000000000000000000000000000000]
tmp_s                 (partselect       ) [ 0000000000000000000000000000000000000000000000000]
tmp_13                (partselect       ) [ 0000000000000000000000000000000000000000000000000]
val_2                 (select           ) [ 0000000000000011111111111111111111111111111111000]
xs_sign_3             (bitselect        ) [ 0000000000000011111111111111111111111111111111000]
ret_ln107             (ret              ) [ 0000000000000000000000000000000000000000000000000]
mantissa_3            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
zext_ln15_3           (zext             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln317_1          (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln317_1           (add              ) [ 0000000000000000000000000000000000000000000000000]
tmp_14                (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
sub_ln18_3            (sub              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln18_7           (sext             ) [ 0000000000000000000000000000000000000000000000000]
select_ln18_6         (select           ) [ 0000000000000000000000000000000000000000000000000]
sext_ln18_8           (sext             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln18_3           (zext             ) [ 0000000000000000000000000000000000000000000000000]
lshr_ln18_3           (lshr             ) [ 0000000000000000000000000000000000000000000000000]
shl_ln18_3            (shl              ) [ 0000000000000000000000000000000000000000000000000]
tmp_15                (partselect       ) [ 0000000000000000000000000000000000000000000000000]
tmp_16                (partselect       ) [ 0000000000000000000000000000000000000000000000000]
val_3                 (select           ) [ 0000000000000001111111111111111111111111111111000]
factor_1              (fmul             ) [ 0000000000000000000000000000000000000000000000000]
store_ln80            (store            ) [ 0000000000000000000000000000000000000000000000000]
value_assign          (fmul             ) [ 0000000000000000000000000000000000000011000000000]
bitcast_ln61          (bitcast          ) [ 0000000000000000000000000000000000000000000000000]
tmp_9                 (partselect       ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln61            (trunc            ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln61             (icmp             ) [ 0000000000000000000000000000000000000001100000000]
icmp_ln61_2           (icmp             ) [ 0000000000000000000000000000000000000001100000000]
conv_i                (fpext            ) [ 0000000000000000000000000000000000000000111110000]
tmp_2                 (fcmp             ) [ 0000000000000000000000000000000000000000100000000]
or_ln61               (or               ) [ 0000000000000000000000000000000000000000000000000]
and_ln61              (and              ) [ 0000000000000000000000000000000000000000000000000]
select_ln61           (select           ) [ 0000000000000000000000000000000000000000011110000]
dc                    (dadd             ) [ 0000000000000000000000000000000000000000000001000]
sdiv_ln357            (sdiv             ) [ 0000000000000000000000000000000000000000000001000]
sdiv_ln358            (sdiv             ) [ 0000000000000000000000000000000000000000000001000]
data                  (bitcast          ) [ 0000000000000000000000000000000000000000000000000]
xs_exp                (partselect       ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln505           (trunc            ) [ 0000000000000000000000000000000000000000000000000]
mantissa              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
zext_ln15             (zext             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln486            (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln486             (add              ) [ 0000000000000000000000000000000000000000000000000]
tmp                   (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
sub_ln18              (sub              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln18             (sext             ) [ 0000000000000000000000000000000000000000000000000]
select_ln18           (select           ) [ 0000000000000000000000000000000000000000000000000]
sext_ln18_4           (sext             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln18             (zext             ) [ 0000000000000000000000000000000000000000000000000]
lshr_ln18             (lshr             ) [ 0000000000000000000000000000000000000000000000000]
shl_ln18              (shl              ) [ 0000000000000000000000000000000000000000000000000]
result_12             (sub              ) [ 0000000000000000000000000000000000000000000000000]
result_18             (select           ) [ 0000000000000000000000000000000000000000000000111]
result_15             (sub              ) [ 0000000000000000000000000000000000000000000000000]
result_19             (select           ) [ 0000000000000000000000000000000000000000000000111]
trunc_ln357           (trunc            ) [ 0000000000000000000000000000000000000000000000000]
sub_ln357             (sub              ) [ 0000000000000000000000000000000000000000000000000]
select_ln357          (select           ) [ 0000000000000000000000000000000000000000000000000]
sext_ln357            (sext             ) [ 0000000000000000000000000000000000000000000000000]
x_ratio               (add              ) [ 0000000000000000000000000000000000000000000000100]
trunc_ln358           (trunc            ) [ 0000000000000000000000000000000000000000000000000]
sub_ln358             (sub              ) [ 0000000000000000000000000000000000000000000000000]
select_ln358          (select           ) [ 0000000000000000000000000000000000000000000000000]
y_ratio               (add              ) [ 0000000000000000000000000000000000000000000000100]
tmp_17                (partselect       ) [ 0000000000000000000000000000000000000000000000000]
tmp_18                (partselect       ) [ 0000000000000000000000000000000000000000000000000]
val                   (select           ) [ 0000000000000000000000000000000000000000000000100]
xs_sign               (bitselect        ) [ 0000000000000000000000000000000000000000000000100]
call_ln358            (call             ) [ 0000000000000000000000000000000000000000000000000]
result                (sub              ) [ 0000000000000000000000000000000000000000000000000]
result_17             (select           ) [ 0000000000000000000000000000000000000000000000011]
result_size1_load     (load             ) [ 0000000000000000000000000000000000000000000000001]
specloopname_ln92     (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
call_ret1             (call             ) [ 0000000000000000000000000000000000000000000000000]
write_ln104           (write            ) [ 0000000000000000000000000000000000000000000000000]
store_ln104           (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln92               (br               ) [ 0000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stages_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tree_thresh_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_array0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_array1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="coord_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="coord_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="coord_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_array2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="alpha1_array">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha1_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="alpha2_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha2_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rectangles_array0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rectangles_array2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rectangles_array1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="rectangles_array3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rectangles_array4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="rectangles_array6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rectangles_array5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rectangles_array7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="rectangles_array8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="rectangles_array10">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="rectangles_array9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="rectangles_array11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="stages_thresh_array">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processImage"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="factor_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="factor/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="result_size1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_size1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="IMG1_data_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IMG1_data/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/1 write_ln104/48 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="4" bw="32" slack="0"/>
<pin id="208" dir="0" index="5" bw="28" slack="0"/>
<pin id="209" dir="0" index="6" bw="8" slack="0"/>
<pin id="210" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln358/45 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_processImage_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="45"/>
<pin id="216" dir="0" index="2" bw="32" slack="2"/>
<pin id="217" dir="0" index="3" bw="32" slack="2"/>
<pin id="218" dir="0" index="4" bw="32" slack="0"/>
<pin id="219" dir="0" index="5" bw="32" slack="0"/>
<pin id="220" dir="0" index="6" bw="32" slack="0"/>
<pin id="221" dir="0" index="7" bw="32" slack="0"/>
<pin id="222" dir="0" index="8" bw="32" slack="0"/>
<pin id="223" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="10" bw="32" slack="1"/>
<pin id="225" dir="0" index="11" bw="8" slack="0"/>
<pin id="226" dir="0" index="12" bw="13" slack="0"/>
<pin id="227" dir="0" index="13" bw="13" slack="0"/>
<pin id="228" dir="0" index="14" bw="14" slack="0"/>
<pin id="229" dir="0" index="15" bw="32" slack="0"/>
<pin id="230" dir="0" index="16" bw="32" slack="0"/>
<pin id="231" dir="0" index="17" bw="32" slack="0"/>
<pin id="232" dir="0" index="18" bw="14" slack="0"/>
<pin id="233" dir="0" index="19" bw="14" slack="0"/>
<pin id="234" dir="0" index="20" bw="14" slack="0"/>
<pin id="235" dir="0" index="21" bw="5" slack="0"/>
<pin id="236" dir="0" index="22" bw="5" slack="0"/>
<pin id="237" dir="0" index="23" bw="5" slack="0"/>
<pin id="238" dir="0" index="24" bw="5" slack="0"/>
<pin id="239" dir="0" index="25" bw="5" slack="0"/>
<pin id="240" dir="0" index="26" bw="5" slack="0"/>
<pin id="241" dir="0" index="27" bw="5" slack="0"/>
<pin id="242" dir="0" index="28" bw="5" slack="0"/>
<pin id="243" dir="0" index="29" bw="5" slack="0"/>
<pin id="244" dir="0" index="30" bw="4" slack="0"/>
<pin id="245" dir="0" index="31" bw="5" slack="0"/>
<pin id="246" dir="0" index="32" bw="4" slack="0"/>
<pin id="247" dir="0" index="33" bw="12" slack="0"/>
<pin id="248" dir="1" index="34" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/47 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="32"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="factor_1/13 value_assign/34 value_assign_1/9 value_assign/26 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="dc_2/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="dc_3/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv_i/38 conv_i/13 conv_i7/30 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/12 tmp_2/38 tmp_2/13 tmp_4/30 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dc/40 dc_1/15 dc/32 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln0_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln80_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="factor_2_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="factor_2/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="data_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_2/13 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xs_exp_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="0" index="3" bw="6" slack="0"/>
<pin id="335" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_2/13 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln92_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/13 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln92_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/13 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln92_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="23" slack="0"/>
<pin id="352" dir="0" index="1" bw="23" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_1/13 "/>
</bind>
</comp>

<comp id="356" class="1004" name="or_ln92_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92/13 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln92_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92_1/13 "/>
</bind>
</comp>

<comp id="368" class="1004" name="data_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_3/13 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xs_exp_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_3/13 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln92_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_1/13 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln92_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_2/13 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln92_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="23" slack="0"/>
<pin id="393" dir="0" index="1" bw="23" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_3/13 "/>
</bind>
</comp>

<comp id="397" class="1004" name="or_ln92_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92_1/13 "/>
</bind>
</comp>

<comp id="403" class="1004" name="and_ln92_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92_2/13 "/>
</bind>
</comp>

<comp id="409" class="1004" name="and_ln92_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92/13 "/>
</bind>
</comp>

<comp id="415" class="1004" name="xs_sign_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="6" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign_2/13 "/>
</bind>
</comp>

<comp id="423" class="1004" name="mantissa_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="25" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="23" slack="0"/>
<pin id="427" dir="0" index="3" bw="1" slack="0"/>
<pin id="428" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_2/13 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln15_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="25" slack="0"/>
<pin id="435" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/13 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln317_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317/13 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln317_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_11_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="9" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sub_ln18_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_2/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln18_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_5/13 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln18_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="9" slack="0"/>
<pin id="468" dir="0" index="2" bw="9" slack="0"/>
<pin id="469" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_4/13 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln18_6_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_6/13 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln18_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="0"/>
<pin id="479" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/13 "/>
</bind>
</comp>

<comp id="481" class="1004" name="lshr_ln18_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="25" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_2/13 "/>
</bind>
</comp>

<comp id="487" class="1004" name="shl_ln18_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="25" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_2/13 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_s_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="79" slack="0"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="0" index="3" bw="7" slack="0"/>
<pin id="498" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_13_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="79" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="0" index="3" bw="7" slack="0"/>
<pin id="508" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="513" class="1004" name="val_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/13 "/>
</bind>
</comp>

<comp id="521" class="1004" name="xs_sign_3_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="6" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign_3/13 "/>
</bind>
</comp>

<comp id="529" class="1004" name="mantissa_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="25" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="23" slack="1"/>
<pin id="533" dir="0" index="3" bw="1" slack="0"/>
<pin id="534" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_3/14 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln15_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="25" slack="0"/>
<pin id="540" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/14 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln317_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="1"/>
<pin id="544" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317_1/14 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln317_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="0"/>
<pin id="548" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317_1/14 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_14_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="9" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sub_ln18_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="1"/>
<pin id="562" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_3/14 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sext_ln18_7_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_7/14 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln18_6_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="9" slack="0"/>
<pin id="571" dir="0" index="2" bw="9" slack="0"/>
<pin id="572" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_6/14 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln18_8_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_8/14 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln18_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="0"/>
<pin id="582" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/14 "/>
</bind>
</comp>

<comp id="584" class="1004" name="lshr_ln18_3_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="25" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_3/14 "/>
</bind>
</comp>

<comp id="590" class="1004" name="shl_ln18_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="25" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_3/14 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_15_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="79" slack="0"/>
<pin id="599" dir="0" index="2" bw="6" slack="0"/>
<pin id="600" dir="0" index="3" bw="7" slack="0"/>
<pin id="601" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_16_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="79" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="0" index="3" bw="7" slack="0"/>
<pin id="611" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="616" class="1004" name="val_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="32" slack="0"/>
<pin id="620" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_3/14 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="27" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln357/14 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="26" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="1"/>
<pin id="632" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln358/15 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln80_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="15"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/16 "/>
</bind>
</comp>

<comp id="639" class="1004" name="bitcast_ln61_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/38 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_9_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="6" slack="0"/>
<pin id="646" dir="0" index="3" bw="6" slack="0"/>
<pin id="647" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/38 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln61_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/38 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln61_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/38 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln61_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="23" slack="0"/>
<pin id="664" dir="0" index="1" bw="23" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_2/38 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln61_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="2"/>
<pin id="670" dir="0" index="1" bw="1" slack="2"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/40 "/>
</bind>
</comp>

<comp id="672" class="1004" name="and_ln61_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="1"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/40 "/>
</bind>
</comp>

<comp id="677" class="1004" name="select_ln61_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="64" slack="0"/>
<pin id="680" dir="0" index="2" bw="64" slack="0"/>
<pin id="681" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/40 "/>
</bind>
</comp>

<comp id="686" class="1004" name="data_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="1"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/45 "/>
</bind>
</comp>

<comp id="689" class="1004" name="xs_exp_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="0"/>
<pin id="692" dir="0" index="2" bw="7" slack="0"/>
<pin id="693" dir="0" index="3" bw="7" slack="0"/>
<pin id="694" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/45 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln505_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="64" slack="0"/>
<pin id="701" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505/45 "/>
</bind>
</comp>

<comp id="703" class="1004" name="mantissa_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="54" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="0" index="2" bw="52" slack="0"/>
<pin id="707" dir="0" index="3" bw="1" slack="0"/>
<pin id="708" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/45 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln15_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="54" slack="0"/>
<pin id="715" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/45 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln486_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="0"/>
<pin id="719" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/45 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln486_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="0"/>
<pin id="723" dir="0" index="1" bw="11" slack="0"/>
<pin id="724" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486/45 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="12" slack="0"/>
<pin id="730" dir="0" index="2" bw="5" slack="0"/>
<pin id="731" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/45 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sub_ln18_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="0"/>
<pin id="737" dir="0" index="1" bw="11" slack="0"/>
<pin id="738" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/45 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln18_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="0"/>
<pin id="743" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/45 "/>
</bind>
</comp>

<comp id="745" class="1004" name="select_ln18_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="12" slack="0"/>
<pin id="748" dir="0" index="2" bw="12" slack="0"/>
<pin id="749" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/45 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln18_4_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="12" slack="0"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_4/45 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln18_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="12" slack="0"/>
<pin id="759" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/45 "/>
</bind>
</comp>

<comp id="761" class="1004" name="lshr_ln18_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="54" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/45 "/>
</bind>
</comp>

<comp id="767" class="1004" name="shl_ln18_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="54" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/45 "/>
</bind>
</comp>

<comp id="773" class="1004" name="result_12_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="32"/>
<pin id="776" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_12/45 "/>
</bind>
</comp>

<comp id="778" class="1004" name="result_18_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="32"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="0" index="2" bw="32" slack="32"/>
<pin id="782" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_18/45 "/>
</bind>
</comp>

<comp id="785" class="1004" name="result_15_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="31"/>
<pin id="788" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_15/45 "/>
</bind>
</comp>

<comp id="790" class="1004" name="result_19_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="32"/>
<pin id="792" dir="0" index="1" bw="32" slack="0"/>
<pin id="793" dir="0" index="2" bw="32" slack="31"/>
<pin id="794" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_19/45 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln357_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="27" slack="1"/>
<pin id="799" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln357/45 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sub_ln357_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="27" slack="0"/>
<pin id="803" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln357/45 "/>
</bind>
</comp>

<comp id="806" class="1004" name="select_ln357_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="32"/>
<pin id="808" dir="0" index="1" bw="27" slack="0"/>
<pin id="809" dir="0" index="2" bw="27" slack="0"/>
<pin id="810" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln357/45 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sext_ln357_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="27" slack="0"/>
<pin id="815" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln357/45 "/>
</bind>
</comp>

<comp id="817" class="1004" name="x_ratio_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="27" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_ratio/45 "/>
</bind>
</comp>

<comp id="824" class="1004" name="trunc_ln358_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="24" slack="1"/>
<pin id="826" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln358/45 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sub_ln358_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="24" slack="0"/>
<pin id="830" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln358/45 "/>
</bind>
</comp>

<comp id="833" class="1004" name="select_ln358_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="32"/>
<pin id="835" dir="0" index="1" bw="24" slack="0"/>
<pin id="836" dir="0" index="2" bw="24" slack="0"/>
<pin id="837" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln358/45 "/>
</bind>
</comp>

<comp id="840" class="1004" name="y_ratio_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="24" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_ratio/45 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_17_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="137" slack="0"/>
<pin id="850" dir="0" index="2" bw="7" slack="0"/>
<pin id="851" dir="0" index="3" bw="8" slack="0"/>
<pin id="852" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/45 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_18_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="0"/>
<pin id="859" dir="0" index="1" bw="137" slack="0"/>
<pin id="860" dir="0" index="2" bw="7" slack="0"/>
<pin id="861" dir="0" index="3" bw="8" slack="0"/>
<pin id="862" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/45 "/>
</bind>
</comp>

<comp id="867" class="1004" name="val_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="0" index="2" bw="32" slack="0"/>
<pin id="871" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/45 "/>
</bind>
</comp>

<comp id="875" class="1004" name="xs_sign_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="64" slack="0"/>
<pin id="878" dir="0" index="2" bw="7" slack="0"/>
<pin id="879" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/45 "/>
</bind>
</comp>

<comp id="883" class="1004" name="result_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="1"/>
<pin id="886" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result/46 "/>
</bind>
</comp>

<comp id="888" class="1004" name="result_17_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="0" index="2" bw="32" slack="1"/>
<pin id="892" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_17/46 "/>
</bind>
</comp>

<comp id="894" class="1004" name="result_size1_load_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="46"/>
<pin id="896" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_size1_load/47 "/>
</bind>
</comp>

<comp id="898" class="1004" name="store_ln104_store_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="47"/>
<pin id="901" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/48 "/>
</bind>
</comp>

<comp id="903" class="1005" name="factor_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="factor "/>
</bind>
</comp>

<comp id="910" class="1005" name="result_size1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result_size1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="factor_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="32"/>
<pin id="919" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="factor_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="dc_2_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_2 "/>
</bind>
</comp>

<comp id="929" class="1005" name="dc_3_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_3 "/>
</bind>
</comp>

<comp id="935" class="1005" name="xs_exp_3_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="1"/>
<pin id="937" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xs_exp_3 "/>
</bind>
</comp>

<comp id="941" class="1005" name="trunc_ln92_1_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="23" slack="1"/>
<pin id="943" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln92_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="xs_sign_2_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="32"/>
<pin id="951" dir="1" index="1" bw="1" slack="32"/>
</pin_list>
<bind>
<opset="xs_sign_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="val_2_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_2 "/>
</bind>
</comp>

<comp id="962" class="1005" name="xs_sign_3_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="32"/>
<pin id="964" dir="1" index="1" bw="1" slack="32"/>
</pin_list>
<bind>
<opset="xs_sign_3 "/>
</bind>
</comp>

<comp id="968" class="1005" name="val_3_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_3 "/>
</bind>
</comp>

<comp id="975" class="1005" name="value_assign_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_assign "/>
</bind>
</comp>

<comp id="982" class="1005" name="icmp_ln61_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="2"/>
<pin id="984" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="987" class="1005" name="icmp_ln61_2_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="2"/>
<pin id="989" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln61_2 "/>
</bind>
</comp>

<comp id="992" class="1005" name="conv_i_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="64" slack="1"/>
<pin id="994" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_2_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="1"/>
<pin id="999" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="select_ln61_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="1"/>
<pin id="1004" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="dc_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="64" slack="1"/>
<pin id="1009" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="1012" class="1005" name="sdiv_ln357_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="27" slack="1"/>
<pin id="1014" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln357 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="sdiv_ln358_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="24" slack="1"/>
<pin id="1019" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln358 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="result_18_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_18 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="result_19_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_19 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="x_ratio_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="28" slack="1"/>
<pin id="1036" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="x_ratio "/>
</bind>
</comp>

<comp id="1039" class="1005" name="y_ratio_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="24" slack="1"/>
<pin id="1041" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="y_ratio "/>
</bind>
</comp>

<comp id="1044" class="1005" name="val_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1050" class="1005" name="xs_sign_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xs_sign "/>
</bind>
</comp>

<comp id="1055" class="1005" name="result_17_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="58" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="80" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="211"><net_src comp="164" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="249"><net_src comp="213" pin="34"/><net_sink comp="194" pin=2"/></net>

<net id="250"><net_src comp="176" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="213" pin=4"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="213" pin=5"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="213" pin=6"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="213" pin=7"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="213" pin=11"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="213" pin=12"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="213" pin=13"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="213" pin=14"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="213" pin=15"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="213" pin=16"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="213" pin=17"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="213" pin=18"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="213" pin=19"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="213" pin=20"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="213" pin=21"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="213" pin=22"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="213" pin=23"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="213" pin=24"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="213" pin=25"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="213" pin=26"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="213" pin=27"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="213" pin=28"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="213" pin=29"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="213" pin=30"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="213" pin=31"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="213" pin=32"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="213" pin=33"/></net>

<net id="282"><net_src comp="82" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="283"><net_src comp="132" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="84" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="86" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="88" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="88" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="307"><net_src comp="134" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="316"><net_src comp="68" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="82" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="336"><net_src comp="90" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="92" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="94" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="343"><net_src comp="327" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="330" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="96" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="340" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="98" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="344" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="297" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="377"><net_src comp="90" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="92" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="94" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="368" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="371" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="96" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="381" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="98" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="385" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="302" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="362" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="104" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="327" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="106" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="429"><net_src comp="108" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="110" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="340" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="112" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="436"><net_src comp="423" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="330" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="114" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="116" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="118" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="120" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="330" pin="4"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="447" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="441" pin="2"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="433" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="433" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="477" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="122" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="481" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="124" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="126" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="509"><net_src comp="122" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="487" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="124" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="126" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="518"><net_src comp="447" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="493" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="503" pin="4"/><net_sink comp="513" pin=2"/></net>

<net id="526"><net_src comp="104" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="368" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="106" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="535"><net_src comp="108" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="110" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="112" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="541"><net_src comp="529" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="114" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="116" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="118" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="120" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="551" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="545" pin="2"/><net_sink comp="568" pin=2"/></net>

<net id="579"><net_src comp="568" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="538" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="580" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="538" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="580" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="122" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="584" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="124" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="126" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="612"><net_src comp="122" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="590" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="124" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="126" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="621"><net_src comp="551" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="596" pin="4"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="606" pin="4"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="128" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="130" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="278" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="648"><net_src comp="90" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="639" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="92" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="94" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="655"><net_src comp="639" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="642" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="96" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="652" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="98" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="676"><net_src comp="668" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="136" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="138" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="685"><net_src comp="677" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="695"><net_src comp="140" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="142" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="144" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="686" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="709"><net_src comp="146" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="110" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="699" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="112" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="716"><net_src comp="703" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="689" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="148" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="150" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="721" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="152" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="154" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="689" pin="4"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="727" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="741" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="721" pin="2"/><net_sink comp="745" pin=2"/></net>

<net id="756"><net_src comp="745" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="753" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="713" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="713" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="757" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="68" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="783"><net_src comp="773" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="784"><net_src comp="778" pin="3"/><net_sink comp="202" pin=4"/></net>

<net id="789"><net_src comp="68" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="795"><net_src comp="785" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="796"><net_src comp="790" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="804"><net_src comp="156" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="811"><net_src comp="800" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="812"><net_src comp="797" pin="1"/><net_sink comp="806" pin=2"/></net>

<net id="816"><net_src comp="806" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="813" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="158" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="823"><net_src comp="817" pin="2"/><net_sink comp="202" pin=5"/></net>

<net id="831"><net_src comp="160" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="824" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="838"><net_src comp="827" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="839"><net_src comp="824" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="844"><net_src comp="833" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="162" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="846"><net_src comp="840" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="853"><net_src comp="166" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="761" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="168" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="170" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="863"><net_src comp="166" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="767" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="865"><net_src comp="168" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="866"><net_src comp="170" pin="0"/><net_sink comp="857" pin=3"/></net>

<net id="872"><net_src comp="727" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="847" pin="4"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="857" pin="4"/><net_sink comp="867" pin=2"/></net>

<net id="880"><net_src comp="172" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="686" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="174" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="68" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="893"><net_src comp="883" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="894" pin="1"/><net_sink comp="213" pin=8"/></net>

<net id="902"><net_src comp="213" pin="34"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="182" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="913"><net_src comp="186" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="920"><net_src comp="322" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="926"><net_src comp="284" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="932"><net_src comp="289" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="938"><net_src comp="371" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="944"><net_src comp="381" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="952"><net_src comp="415" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="958"><net_src comp="513" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="961"><net_src comp="955" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="965"><net_src comp="521" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="971"><net_src comp="616" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="978"><net_src comp="278" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="985"><net_src comp="656" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="990"><net_src comp="662" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="995"><net_src comp="294" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1000"><net_src comp="297" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1005"><net_src comp="677" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1010"><net_src comp="308" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1015"><net_src comp="624" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1020"><net_src comp="629" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1025"><net_src comp="778" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="1031"><net_src comp="790" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1037"><net_src comp="817" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="202" pin=5"/></net>

<net id="1042"><net_src comp="840" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="1047"><net_src comp="867" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="1053"><net_src comp="875" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1058"><net_src comp="888" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="213" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_x | {47 48 }
	Port: result_y | {47 48 }
	Port: result_w | {47 48 }
	Port: result_h | {47 48 }
	Port: result_size | {1 48 }
	Port: coord_8 | {47 48 }
	Port: coord_9 | {47 48 }
	Port: coord_10 | {47 48 }
 - Input state : 
	Port: face_detect : Data | {45 46 }
	Port: face_detect : stages_array | {47 48 }
	Port: face_detect : tree_thresh_array | {47 48 }
	Port: face_detect : weights_array0 | {47 48 }
	Port: face_detect : weights_array1 | {47 48 }
	Port: face_detect : coord_8 | {47 48 }
	Port: face_detect : coord_9 | {47 48 }
	Port: face_detect : coord_10 | {47 48 }
	Port: face_detect : weights_array2 | {47 48 }
	Port: face_detect : alpha1_array | {47 48 }
	Port: face_detect : alpha2_array | {47 48 }
	Port: face_detect : rectangles_array0 | {47 48 }
	Port: face_detect : rectangles_array2 | {47 48 }
	Port: face_detect : rectangles_array1 | {47 48 }
	Port: face_detect : rectangles_array3 | {47 48 }
	Port: face_detect : rectangles_array4 | {47 48 }
	Port: face_detect : rectangles_array6 | {47 48 }
	Port: face_detect : rectangles_array5 | {47 48 }
	Port: face_detect : rectangles_array7 | {47 48 }
	Port: face_detect : rectangles_array8 | {47 48 }
	Port: face_detect : rectangles_array10 | {47 48 }
	Port: face_detect : rectangles_array9 | {47 48 }
	Port: face_detect : rectangles_array11 | {47 48 }
	Port: face_detect : stages_thresh_array | {47 48 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln80 : 1
	State 2
		dc_2 : 1
		dc_3 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		xs_exp_2 : 1
		trunc_ln92 : 1
		icmp_ln92 : 2
		icmp_ln92_1 : 2
		or_ln92 : 3
		and_ln92_1 : 3
		xs_exp_3 : 1
		trunc_ln92_1 : 1
		icmp_ln92_2 : 2
		icmp_ln92_3 : 2
		or_ln92_1 : 3
		and_ln92_2 : 3
		and_ln92 : 3
		br_ln92 : 3
		xs_sign_2 : 1
		mantissa_2 : 2
		zext_ln15_2 : 3
		zext_ln317 : 2
		add_ln317 : 3
		tmp_11 : 4
		sub_ln18_2 : 2
		sext_ln18_5 : 3
		select_ln18_4 : 5
		sext_ln18_6 : 6
		zext_ln18_2 : 7
		lshr_ln18_2 : 8
		shl_ln18_2 : 8
		tmp_s : 9
		tmp_13 : 9
		val_2 : 10
		xs_sign_3 : 1
	State 14
		zext_ln15_3 : 1
		add_ln317_1 : 1
		tmp_14 : 2
		sext_ln18_7 : 1
		select_ln18_6 : 3
		sext_ln18_8 : 4
		zext_ln18_3 : 5
		lshr_ln18_3 : 6
		shl_ln18_3 : 6
		tmp_15 : 7
		tmp_16 : 7
		val_3 : 8
	State 15
	State 16
		store_ln80 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		tmp_9 : 1
		trunc_ln61 : 1
		icmp_ln61 : 2
		icmp_ln61_2 : 2
	State 39
	State 40
		dc : 1
	State 41
	State 42
	State 43
	State 44
	State 45
		xs_exp : 1
		trunc_ln505 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln486 : 2
		add_ln486 : 3
		tmp : 4
		sub_ln18 : 2
		sext_ln18 : 3
		select_ln18 : 5
		sext_ln18_4 : 6
		zext_ln18 : 7
		lshr_ln18 : 8
		shl_ln18 : 8
		result_18 : 1
		result_19 : 1
		sub_ln357 : 1
		select_ln357 : 2
		sext_ln357 : 3
		x_ratio : 4
		sub_ln358 : 1
		select_ln358 : 2
		y_ratio : 3
		call_ln358 : 5
		tmp_17 : 9
		tmp_18 : 9
		val : 10
		xs_sign : 1
	State 46
		result_17 : 1
	State 47
		call_ret1 : 1
	State 48
		write_ln104 : 1
		store_ln104 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                            Functional Unit                            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202 |    0    |    3    |   0.46  |   232   |   364   |    0    |
|          |                        grp_processImage_fu_213                        |   1680  |    31   |  25.89  |   6268  |   6481  |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sdiv   |                               grp_fu_624                              |    0    |    0    |    0    |   394   |   238   |    0    |
|          |                               grp_fu_629                              |    0    |    0    |    0    |   394   |   238   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   dadd   |                               grp_fu_308                              |    0    |    3    |    0    |   457   |   701   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           lshr_ln18_2_fu_481                          |    0    |    0    |    0    |    0    |   100   |    0    |
|   lshr   |                           lshr_ln18_3_fu_584                          |    0    |    0    |    0    |    0    |   100   |    0    |
|          |                            lshr_ln18_fu_761                           |    0    |    0    |    0    |    0    |   161   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           shl_ln18_2_fu_487                           |    0    |    0    |    0    |    0    |   100   |    0    |
|    shl   |                           shl_ln18_3_fu_590                           |    0    |    0    |    0    |    0    |   100   |    0    |
|          |                            shl_ln18_fu_767                            |    0    |    0    |    0    |    0    |   161   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                          select_ln18_4_fu_465                         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |                              val_2_fu_513                             |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                          select_ln18_6_fu_568                         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |                              val_3_fu_616                             |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                           select_ln61_fu_677                          |    0    |    0    |    0    |    0    |    64   |    0    |
|  select  |                           select_ln18_fu_745                          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                            result_18_fu_778                           |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                            result_19_fu_790                           |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                          select_ln357_fu_806                          |    0    |    0    |    0    |    0    |    27   |    0    |
|          |                          select_ln358_fu_833                          |    0    |    0    |    0    |    0    |    24   |    0    |
|          |                               val_fu_867                              |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                            result_17_fu_888                           |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           sub_ln18_2_fu_455                           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                           sub_ln18_3_fu_559                           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                            sub_ln18_fu_735                            |    0    |    0    |    0    |    0    |    18   |    0    |
|    sub   |                            result_12_fu_773                           |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                            result_15_fu_785                           |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                            sub_ln357_fu_800                           |    0    |    0    |    0    |    0    |    34   |    0    |
|          |                            sub_ln358_fu_827                           |    0    |    0    |    0    |    0    |    31   |    0    |
|          |                             result_fu_883                             |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |                               grp_fu_278                              |    0    |    3    |    0    |   143   |    78   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                            icmp_ln92_fu_344                           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                           icmp_ln92_1_fu_350                          |    0    |    0    |    0    |    0    |    30   |    0    |
|   icmp   |                           icmp_ln92_2_fu_385                          |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                           icmp_ln92_3_fu_391                          |    0    |    0    |    0    |    0    |    30   |    0    |
|          |                            icmp_ln61_fu_656                           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                           icmp_ln61_2_fu_662                          |    0    |    0    |    0    |    0    |    30   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                            add_ln317_fu_441                           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                           add_ln317_1_fu_545                          |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |                            add_ln486_fu_721                           |    0    |    0    |    0    |    0    |    18   |    0    |
|          |                             x_ratio_fu_817                            |    0    |    0    |    0    |    0    |    34   |    0    |
|          |                             y_ratio_fu_840                            |    0    |    0    |    0    |    0    |    31   |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           and_ln92_1_fu_362                           |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |                           and_ln92_2_fu_403                           |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                            and_ln92_fu_409                            |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                            and_ln61_fu_672                            |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                             or_ln92_fu_356                            |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |                            or_ln92_1_fu_397                           |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                             or_ln61_fu_668                            |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |                            grp_write_fu_194                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fdiv   |                               grp_fu_284                              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                               grp_fu_289                              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |                               grp_fu_294                              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |                               grp_fu_297                              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                               grp_fu_302                              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                            xs_exp_2_fu_330                            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            xs_exp_3_fu_371                            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                              tmp_s_fu_493                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_13_fu_503                             |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                             tmp_15_fu_596                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_16_fu_606                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                              tmp_9_fu_642                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             xs_exp_fu_689                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_17_fu_847                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_18_fu_857                             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           trunc_ln92_fu_340                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          trunc_ln92_1_fu_381                          |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                           trunc_ln61_fu_652                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           trunc_ln505_fu_699                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           trunc_ln357_fu_797                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           trunc_ln358_fu_824                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                            xs_sign_2_fu_415                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_11_fu_447                             |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|                            xs_sign_3_fu_521                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_14_fu_551                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                               tmp_fu_727                              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             xs_sign_fu_875                            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           mantissa_2_fu_423                           |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                           mantissa_3_fu_529                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            mantissa_fu_703                            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           zext_ln15_2_fu_433                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           zext_ln317_fu_437                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           zext_ln18_2_fu_477                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           zext_ln15_3_fu_538                          |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                          zext_ln317_1_fu_542                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           zext_ln18_3_fu_580                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            zext_ln15_fu_713                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           zext_ln486_fu_717                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            zext_ln18_fu_757                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           sext_ln18_5_fu_461                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           sext_ln18_6_fu_473                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           sext_ln18_7_fu_564                          |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |                           sext_ln18_8_fu_576                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            sext_ln18_fu_741                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           sext_ln18_4_fu_753                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           sext_ln357_fu_813                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                       |   1680  |    40   |  26.35  |   7888  |   9651  |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|     IMG1_data     |   40   |    0   |    0   |    0   |
|    alpha1_array   |    4   |    0   |    0   |    -   |
|    alpha2_array   |    4   |    0   |    0   |    -   |
| rectangles_array0 |    2   |    0   |    0   |    -   |
| rectangles_array1 |    2   |    0   |    0   |    -   |
| rectangles_array10|    1   |    0   |    0   |    -   |
| rectangles_array11|    1   |    0   |    0   |    -   |
| rectangles_array2 |    2   |    0   |    0   |    -   |
| rectangles_array3 |    2   |    0   |    0   |    -   |
| rectangles_array4 |    2   |    0   |    0   |    -   |
| rectangles_array5 |    2   |    0   |    0   |    -   |
| rectangles_array6 |    2   |    0   |    0   |    -   |
| rectangles_array7 |    2   |    0   |    0   |    -   |
| rectangles_array8 |    2   |    0   |    0   |    -   |
| rectangles_array9 |    2   |    0   |    0   |    -   |
|    stages_array   |    0   |    8   |    4   |    -   |
|stages_thresh_array|    0   |   12   |    5   |    -   |
| tree_thresh_array |    4   |    0   |    0   |    -   |
|   weights_array0  |    4   |    0   |    0   |    -   |
|   weights_array1  |    4   |    0   |    0   |    -   |
|   weights_array2  |    4   |    0   |    0   |    -   |
+-------------------+--------+--------+--------+--------+
|       Total       |   86   |   20   |    9   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   conv_i_reg_992   |   64   |
|    dc_2_reg_923    |   32   |
|    dc_3_reg_929    |   32   |
|     dc_reg_1007    |   64   |
|  factor_2_reg_917  |   32   |
|   factor_reg_903   |   32   |
| icmp_ln61_2_reg_987|    1   |
|  icmp_ln61_reg_982 |    1   |
| result_17_reg_1055 |   32   |
| result_18_reg_1022 |   32   |
| result_19_reg_1028 |   32   |
|result_size1_reg_910|   32   |
| sdiv_ln357_reg_1012|   27   |
| sdiv_ln358_reg_1017|   24   |
|select_ln61_reg_1002|   64   |
|    tmp_2_reg_997   |    1   |
|trunc_ln92_1_reg_941|   23   |
|    val_2_reg_955   |   32   |
|    val_3_reg_968   |   32   |
|    val_reg_1044    |   32   |
|value_assign_reg_975|   32   |
|  x_ratio_reg_1034  |   28   |
|  xs_exp_3_reg_935  |    8   |
|  xs_sign_2_reg_949 |    1   |
|  xs_sign_3_reg_962 |    1   |
|  xs_sign_reg_1050  |    1   |
|  y_ratio_reg_1039  |   24   |
+--------------------+--------+
|        Total       |   716  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Comp                                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            grp_write_fu_194                           |  p2  |   2  |  32  |   64   ||    9    |
| grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202 |  p1  |   2  |  24  |   48   ||    9    |
| grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202 |  p2  |   2  |  32  |   64   ||    9    |
| grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202 |  p4  |   2  |  32  |   64   ||    9    |
| grp_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1_fu_202 |  p5  |   2  |  28  |   56   ||    9    |
|                               grp_fu_278                              |  p1  |   2  |  32  |   64   |
|                               grp_fu_297                              |  p0  |   2  |  32  |   64   ||    9    |
|                               grp_fu_297                              |  p1  |   2  |  32  |   64   |
|                               grp_fu_308                              |  p1  |   2  |  64  |   128  ||    9    |
|-----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 Total                                 |      |      |      |   616  ||   4.14  ||    63   |
|-----------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |  1680  |   40   |   26   |  7888  |  9651  |    0   |
|   Memory  |   86   |    -   |    -   |   20   |    9   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   63   |    -   |
|  Register |    -   |    -   |    -   |   716  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  1766  |   40   |   30   |  8624  |  9723  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
