-- VHDL for IBM SMS ALD page 15.41.12.1
-- Title: E CH WORD SEPARATOR CONTROL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/16/2020 3:22:52 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_41_12_1_E_CH_WORD_SEPARATOR_CONTROL_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_I_RING_2_TIME:	 in STD_LOGIC;
		PS_I_RING_4_TIME:	 in STD_LOGIC;
		PS_E_CH_WRONG_LENGTH_RECORD:	 in STD_LOGIC;
		PS_PERCENT_OR_COML_AT:	 in STD_LOGIC;
		MS_COMPUTER_RESET_1:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_OR_D:	 in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B_DELAY:	 in STD_LOGIC;
		PS_1401_CARD_PRINT_IN_PROC:	 in STD_LOGIC;
		PS_I_RING_1_TIME:	 in STD_LOGIC;
		PS_E_CH_2_CHAR_ONLY_OP_CODES:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_2:	 in STD_LOGIC;
		PS_1401_CARD_OR_PRINT_OP_CODE:	 in STD_LOGIC;
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME:	 in STD_LOGIC;
		MS_E_CH_RESET:	 out STD_LOGIC;
		MS_E_CH_RESET_CORR_REC_LENGTH:	 out STD_LOGIC;
		MS_E_CH_RESET_1:	 out STD_LOGIC;
		MS_F_OR_K_E_CH_RESET:	 out STD_LOGIC);
end ALD_15_41_12_1_E_CH_WORD_SEPARATOR_CONTROL_ACC;

architecture behavioral of ALD_15_41_12_1_E_CH_WORD_SEPARATOR_CONTROL_ACC is 

	signal OUT_4A_E: STD_LOGIC;
	signal OUT_3A_C: STD_LOGIC;
	signal OUT_2A_H: STD_LOGIC;
	signal OUT_1D_B: STD_LOGIC;
	signal OUT_3E_P: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_4G_K: STD_LOGIC;
	signal OUT_4H_P: STD_LOGIC;
	signal OUT_3H_E: STD_LOGIC;
	signal OUT_4I_P: STD_LOGIC;
	signal OUT_DOT_3A: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;

begin

	OUT_4A_E <= NOT(PS_I_RING_4_TIME AND PS_LOGIC_GATE_C_OR_D AND PS_PERCENT_OR_COML_AT );
	OUT_3A_C <= NOT(OUT_4A_E AND MS_COMPUTER_RESET_1 AND OUT_3F_D );

	SMS_AEK_2A: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_3A,	-- Pin P
		OUT1 => OUT_2A_H,
		IN2 => OPEN );

	OUT_1D_B <= OUT_2A_H;
	OUT_3E_P <= NOT(PS_E_CH_STATUS_SAMPLE_B_DELAY AND PS_1401_CARD_PRINT_IN_PROC );
	OUT_3F_D <= NOT(PS_I_RING_1_TIME AND PS_E_CH_2_CHAR_ONLY_OP_CODES AND PS_LOGIC_GATE_C_1 );
	OUT_4G_K <= NOT(PS_1401_COND_TEST_OP_CODE AND PS_I_CYCLE );
	OUT_4H_P <= NOT(PS_B_CH_NOT_WM_BIT AND PS_LOGIC_GATE_E_2 );
	OUT_3H_E <= NOT(OUT_3E_P AND OUT_DOT_4H AND OUT_4I_P );
	OUT_4I_P <= NOT(PS_1401_CARD_OR_PRINT_OP_CODE AND PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME );
	OUT_DOT_3A <= OUT_3A_C OR OUT_3H_E;
	OUT_DOT_4H <= OUT_4G_K OR OUT_4H_P;

	MS_E_CH_RESET_CORR_REC_LENGTH <= OUT_4A_E;
	MS_E_CH_RESET <= OUT_2A_H;
	MS_E_CH_RESET_1 <= OUT_1D_B;
	MS_F_OR_K_E_CH_RESET <= OUT_3F_D;


end;
