

================================================================
== Vivado HLS Report for 'streamOutOneRowTwoPi'
================================================================
* Date:           Tue May 10 21:16:33 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.389 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        1|     5763| 4.000 ns | 23.052 us |    1|  5763|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     5761|     5761|         3|          1|          1|  5760|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    189|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     93|    -|
|Register         |        -|      -|      56|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      56|    282|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_1_fu_311_p2             |     +    |      0|  0|  18|          10|          10|
    |add_ln321_fu_259_p2               |     +    |      0|  0|  18|          10|          10|
    |add_ln56_fu_181_p2                |     +    |      0|  0|  20|          13|           1|
    |add_ln57_fu_323_p2                |     +    |      0|  0|  17|           1|          10|
    |add_ln66_fu_301_p2                |     +    |      0|  0|  16|           9|           9|
    |s_fu_317_p2                       |     +    |      0|  0|  15|           1|           5|
    |w_fu_187_p2                       |     +    |      0|  0|  15|           1|           5|
    |and_ln56_fu_277_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln56_fu_175_p2               |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln57_fu_193_p2               |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln58_fu_271_p2               |   icmp   |      0|  0|  11|           5|           6|
    |or_ln58_fu_283_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln56_fu_199_p3             |  select  |      0|  0|   5|           1|           5|
    |select_ln57_fu_329_p3             |  select  |      0|  0|   9|           1|           1|
    |select_ln58_fu_289_p3             |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln56_fu_265_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 189|          84|          94|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_w_0_phi_fu_146_p4  |   9|          2|    5|         10|
    |indvar_flatten11_reg_131      |   9|          2|   13|         26|
    |indvar_flatten_reg_153        |   9|          2|   10|         20|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |s_0_reg_164                   |   9|          2|    5|         10|
    |w_0_reg_142                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  93|         20|   42|         86|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln321_1_reg_375              |  10|   0|   10|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |icmp_ln56_reg_361                |   1|   0|    1|          0|
    |icmp_ln56_reg_361_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten11_reg_131         |  13|   0|   13|          0|
    |indvar_flatten_reg_153           |  10|   0|   10|          0|
    |s_0_reg_164                      |   5|   0|    5|          0|
    |select_ln56_reg_370              |   5|   0|    5|          0|
    |w_0_reg_142                      |   5|   0|    5|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  56|   0|   56|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | streamOutOneRowTwoPi | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | streamOutOneRowTwoPi | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | streamOutOneRowTwoPi | return value |
|ap_done                  | out |    1| ap_ctrl_hs | streamOutOneRowTwoPi | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | streamOutOneRowTwoPi | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | streamOutOneRowTwoPi | return value |
|out_V_V_din              | out |   16|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n           |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write            | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|row_buffer_0_V_address0  | out |   10|  ap_memory |    row_buffer_0_V    |     array    |
|row_buffer_0_V_ce0       | out |    1|  ap_memory |    row_buffer_0_V    |     array    |
|row_buffer_0_V_q0        |  in |    8|  ap_memory |    row_buffer_0_V    |     array    |
|row_buffer_1_V_address0  | out |   10|  ap_memory |    row_buffer_1_V    |     array    |
|row_buffer_1_V_ce0       | out |    1|  ap_memory |    row_buffer_1_V    |     array    |
|row_buffer_1_V_q0        |  in |    8|  ap_memory |    row_buffer_1_V    |     array    |
|skip_flag                |  in |    1|   ap_none  |       skip_flag      |    scalar    |
|rowBufferIdx_V           |  in |    1|   ap_none  |    rowBufferIdx_V    |    scalar    |
+-------------------------+-----+-----+------------+----------------------+--------------+

