<?xml version="1.0" encoding="UTF-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" 
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:schemaLocation="http://www.tei-c.org/ns/1.0 /Users/melina/Documents/js/scrape/grobid/grobid-home/schemas/xsd/Grobid.xsd"
 xmlns:xlink="http://www.w3.org/1999/xlink">
	<teiHeader xml:lang="en">
		<encodingDesc>
			<appInfo>
				<application version="0.5.1-SNAPSHOT" ident="GROBID" when="2018-02-21T06:17+0000">
					<ref target="https://github.com/kermitt2/grobid">GROBID - A machine learning software for extracting information from scholarly documents</ref>
				</application>
			</appInfo>
		</encodingDesc>
		<fileDesc>
			<titleStmt>
				<title level="a" type="main">An Analog Visual Pre-Processing Processor Employing Cyclic Line Access in Only-Nearest-Neighbor-Interconnects Architecture</title>
			</titleStmt>
			<publicationStmt>
				<publisher/>
				<availability status="unknown"><licence/></availability>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Yusuke</forename><surname>Nakashita</surname></persName>
							<email>yusuke@else.k.u-tokyo.ac.jp</email>
							<affiliation key="aff0">
								<orgName type="department" key="dep1">Department of Frontier Informatics School of Frontier Sciences</orgName>
								<orgName type="department" key="dep2">Department of Electrical Engineering School of Engineering</orgName>
								<orgName type="institution">The University of Tokyo</orgName>
								<address>
									<addrLine>5-1-5 Kashiwanoha, Kashiwa-shi</addrLine>
									<postCode>277-8561</postCode>
									<settlement>Chiba</settlement>
									<country key="JP">Japan</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Yoshio</forename><surname>Mita</surname></persName>
							<email>mita@ee.t.u-tokyo.ac.jp</email>
							<affiliation key="aff1">
								<orgName type="department">Department of Frontier Informatics School of Frontier Sciences</orgName>
								<orgName type="institution">The University of Tokyo</orgName>
								<address>
									<addrLine>7-3-1 Hongo, Bunkyo-ku</addrLine>
									<postCode>113-8656</postCode>
									<settlement>Tokyo</settlement>
									<country key="JP">Japan</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Tadashi</forename><surname>Shibata</surname></persName>
							<email>shibata@ee.t.u-tokyo.ac.jp</email>
							<affiliation key="aff2">
								<orgName type="institution">The University of Tokyo</orgName>
								<address>
									<addrLine>5-1-5 Kashiwanoha, Kashiwa-shi</addrLine>
									<postCode>277-8561</postCode>
									<settlement>Chiba</settlement>
									<country key="JP">Japan</country>
								</address>
							</affiliation>
						</author>
						<title level="a" type="main">An Analog Visual Pre-Processing Processor Employing Cyclic Line Access in Only-Nearest-Neighbor-Interconnects Architecture</title>
					</analytic>
					<monogr>
						<imprint>
							<date/>
						</imprint>
					</monogr>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<profileDesc>
			<abstract>
				<p>An analog focal-plane processor having a 128¢128 photodiode array has been developed for directional edge filtering. It can perform 4¢4-pixel kernel convolution for entire pixels only with 256 steps of simple ana-log processing. Newly developed cyclic line access and row-parallel processing scheme in conjunction with the &quot;only-nearest-neighbor in-terconnects&quot; architecture has enabled a very simple implementation. A proof-of-concept chip was fabricated in a 0.35-񮽙m 2-poly 3-metal CMOS technology and the edge filtering at a rate of 200 frames/sec. has been experimentally demonstrated.</p>
			</abstract>
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
	</text>
</TEI>
