// Seed: 1731120052
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  supply1 id_3;
  assign id_3 = id_2;
  supply0 id_4 = 1;
  wire id_5;
  wire id_6;
  supply1 id_7;
  assign id_4 = 1 & id_3 == id_7;
  wire id_8;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    output supply1 id_4
);
  wire id_6;
  nor primCall (id_2, id_0, id_3, id_7);
  tri0 id_7;
  always id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  wor id_8 = 1;
endmodule
