{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513095034316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513095034327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:10:34 2017 " "Processing started: Tue Dec 12 17:10:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513095034327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095034327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Eieruhr -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095034327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513095035159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513095035159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fallingedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fallingedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FallingEdge-behave " "Found design unit 1: FallingEdge-behave" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059423 ""} { "Info" "ISGN_ENTITY_NAME" "1 FallingEdge " "Found entity 1: FallingEdge" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behave " "Found design unit 1: Counter-behave" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059427 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.vhd 2 1 " "Using design file main.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-behave " "Found design unit 1: Main-behave" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513095059515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513095059516 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output1 main.vhd(41) " "VHDL Signal Declaration warning at main.vhd(41): used implicit default value for signal \"Output1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513095059518 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output2 main.vhd(42) " "VHDL Signal Declaration warning at main.vhd(42): used implicit default value for signal \"Output2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513095059518 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output3 main.vhd(43) " "VHDL Signal Declaration warning at main.vhd(43): used implicit default value for signal \"Output3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513095059518 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output4 main.vhd(44) " "VHDL Signal Declaration warning at main.vhd(44): used implicit default value for signal \"Output4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513095059518 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CountValueMainOut main.vhd(47) " "VHDL Signal Declaration warning at main.vhd(47): used implicit default value for signal \"CountValueMainOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513095059518 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CountValue main.vhd(63) " "Verilog HDL or VHDL warning at main.vhd(63): object \"CountValue\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513095059519 "|Main"}
{ "Warning" "WSGN_SEARCH_FILE" "submain.vhd 2 1 " "Using design file submain.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubMain-behave " "Found design unit 1: SubMain-behave" {  } { { "submain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059545 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubMain " "Found entity 1: SubMain" {  } { { "submain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513095059545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubMain SubMain:SubMain_1 " "Elaborating entity \"SubMain\" for hierarchy \"SubMain:SubMain_1\"" {  } { { "main.vhd" "SubMain_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513095059546 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CountValue_o submain.vhd(43) " "VHDL Signal Declaration warning at submain.vhd(43): used implicit default value for signal \"CountValue_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513095059547 "|Main|SubMain:SubMain_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CountBlockTelemet submain.vhd(65) " "VHDL Signal Declaration warning at submain.vhd(65): used implicit default value for signal \"CountBlockTelemet\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513095059547 "|Main|SubMain:SubMain_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FallingEdge SubMain:SubMain_1\|FallingEdge:FallingEdge_Min " "Elaborating entity \"FallingEdge\" for hierarchy \"SubMain:SubMain_1\|FallingEdge:FallingEdge_Min\"" {  } { { "submain.vhd" "FallingEdge_Min" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513095059548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockdivider.vhd 2 1 " "Using design file clockdivider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-behave " "Found design unit 1: ClockDivider-behave" {  } { { "clockdivider.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/clockdivider.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059573 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "clockdivider.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/clockdivider.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513095059573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider SubMain:SubMain_1\|ClockDivider:ClockDivider_1 " "Elaborating entity \"ClockDivider\" for hierarchy \"SubMain:SubMain_1\|ClockDivider:ClockDivider_1\"" {  } { { "submain.vhd" "ClockDivider_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513095059574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "statemachine.vhd 2 1 " "Using design file statemachine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine-behave " "Found design unit 1: StateMachine-behave" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059602 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513095059602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513095059602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine SubMain:SubMain_1\|StateMachine:StateMachine_1 " "Elaborating entity \"StateMachine\" for hierarchy \"SubMain:SubMain_1\|StateMachine:StateMachine_1\"" {  } { { "submain.vhd" "StateMachine_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513095059603 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BtnMinF_i statemachine.vhd(88) " "VHDL Process Statement warning at statemachine.vhd(88): signal \"BtnMinF_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513095059606 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BtnSecF_i statemachine.vhd(91) " "VHDL Process Statement warning at statemachine.vhd(91): signal \"BtnSecF_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513095059606 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BtnSecF_i statemachine.vhd(109) " "VHDL Process Statement warning at statemachine.vhd(109): signal \"BtnSecF_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513095059607 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BtnMinF_i statemachine.vhd(109) " "VHDL Process Statement warning at statemachine.vhd(109): signal \"BtnMinF_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513095059607 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountBlockTelemet_i statemachine.vhd(119) " "VHDL Process Statement warning at statemachine.vhd(119): signal \"CountBlockTelemet_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513095059607 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BuzzerCounter statemachine.vhd(131) " "VHDL Process Statement warning at statemachine.vhd(131): signal \"BuzzerCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513095059608 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_mode statemachine.vhd(80) " "VHDL Process Statement warning at statemachine.vhd(80): inferring latch(es) for signal or variable \"nxt_mode\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513095059609 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BuzzerCounter statemachine.vhd(187) " "VHDL Process Statement warning at statemachine.vhd(187): signal \"BuzzerCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513095059610 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DebugLED_o statemachine.vhd(152) " "VHDL Process Statement warning at statemachine.vhd(152): inferring latch(es) for signal or variable \"DebugLED_o\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513095059611 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountBlockControl_o statemachine.vhd(152) " "VHDL Process Statement warning at statemachine.vhd(152): inferring latch(es) for signal or variable \"CountBlockControl_o\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513095059612 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BuzzerEnable_o statemachine.vhd(152) " "VHDL Process Statement warning at statemachine.vhd(152): inferring latch(es) for signal or variable \"BuzzerEnable_o\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513095059612 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BuzzerCounter statemachine.vhd(152) " "VHDL Process Statement warning at statemachine.vhd(152): inferring latch(es) for signal or variable \"BuzzerCounter\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513095059612 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[0\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[0\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059614 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[1\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[1\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059615 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[2\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[2\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059615 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[3\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[3\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059615 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[4\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[4\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059616 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[5\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[5\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059616 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[6\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[6\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059618 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[7\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[7\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059618 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[8\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[8\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059619 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[9\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[9\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059622 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerEnable_o statemachine.vhd(152) " "Inferred latch for \"BuzzerEnable_o\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059624 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[0\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[0\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059624 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[1\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[1\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059625 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[2\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[2\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059625 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[3\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[3\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059625 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[4\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[4\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059625 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[5\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[5\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059625 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED_o\[0\] statemachine.vhd(152) " "Inferred latch for \"DebugLED_o\[0\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059626 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED_o\[1\] statemachine.vhd(152) " "Inferred latch for \"DebugLED_o\[1\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059626 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED_o\[2\] statemachine.vhd(152) " "Inferred latch for \"DebugLED_o\[2\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059626 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_390 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_390\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059626 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_320 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_320\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059627 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_310 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_310\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059627 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_300 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_300\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059628 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_290 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_290\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059628 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_200 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_200\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059628 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_190 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_190\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059628 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_120 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_120\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059629 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_111 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_111\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059629 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_110 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_110\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059629 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_100 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_100\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059630 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_reset statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_reset\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095059630 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerEnable_o " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerEnable_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060763 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_100_720 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_100_720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060763 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_190_636 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_190_636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060763 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_110_699 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_110_699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060763 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_111_678 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_111_678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060764 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_390_510 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_390_510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060764 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_300_573 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_300_573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060764 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_310_552 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_310_552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060764 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_reset_741 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_reset_741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060764 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[2\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060765 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[1\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060765 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[0\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060765 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[4\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060765 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[5\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060765 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[6\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060765 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[7\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060766 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[8\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060766 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[9\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060766 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[3\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513095060766 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513095060766 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[0\] GND " "Pin \"Output1\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[1\] GND " "Pin \"Output1\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[2\] GND " "Pin \"Output1\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[3\] GND " "Pin \"Output1\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[4\] GND " "Pin \"Output1\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[5\] GND " "Pin \"Output1\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[6\] GND " "Pin \"Output1\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[0\] GND " "Pin \"Output2\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[1\] GND " "Pin \"Output2\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[2\] GND " "Pin \"Output2\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[3\] GND " "Pin \"Output2\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[4\] GND " "Pin \"Output2\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[5\] GND " "Pin \"Output2\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[6\] GND " "Pin \"Output2\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[0\] GND " "Pin \"Output3\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[1\] GND " "Pin \"Output3\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[2\] GND " "Pin \"Output3\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[3\] GND " "Pin \"Output3\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[4\] GND " "Pin \"Output3\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[5\] GND " "Pin \"Output3\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[6\] GND " "Pin \"Output3\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[0\] GND " "Pin \"Output4\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[1\] GND " "Pin \"Output4\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[2\] GND " "Pin \"Output4\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[3\] GND " "Pin \"Output4\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[4\] GND " "Pin \"Output4\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[5\] GND " "Pin \"Output4\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[6\] GND " "Pin \"Output4\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|Output4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[0\] GND " "Pin \"CountValueMainOut\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[1\] GND " "Pin \"CountValueMainOut\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[2\] GND " "Pin \"CountValueMainOut\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[3\] GND " "Pin \"CountValueMainOut\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[4\] GND " "Pin \"CountValueMainOut\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[5\] GND " "Pin \"CountValueMainOut\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[6\] GND " "Pin \"CountValueMainOut\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[7\] GND " "Pin \"CountValueMainOut\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[8\] GND " "Pin \"CountValueMainOut\[8\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[9\] GND " "Pin \"CountValueMainOut\[9\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[10\] GND " "Pin \"CountValueMainOut\[10\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[11\] GND " "Pin \"CountValueMainOut\[11\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[12\] GND " "Pin \"CountValueMainOut\[12\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513095060823 "|Main|CountValueMainOut[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513095060823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513095060972 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513095061728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513095061728 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BuzzerOverride " "No output dependent on input pin \"BuzzerOverride\"" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513095061819 "|Main|BuzzerOverride"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513095061819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513095061820 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513095061820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513095061820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513095061820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513095061866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:11:01 2017 " "Processing ended: Tue Dec 12 17:11:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513095061866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513095061866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513095061866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513095061866 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513095064034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513095064043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:11:03 2017 " "Processing started: Tue Dec 12 17:11:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513095064043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513095064043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Eieruhr -c Main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513095064044 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513095064354 ""}
{ "Info" "0" "" "Project  = Eieruhr" {  } {  } 0 0 "Project  = Eieruhr" 0 0 "Fitter" 0 0 1513095064355 ""}
{ "Info" "0" "" "Revision = Main" {  } {  } 0 0 "Revision = Main" 0 0 "Fitter" 0 0 1513095064355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1513095064494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513095064496 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Main EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513095064508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513095064684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513095064685 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513095065400 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513095065410 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513095065645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513095065645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513095065645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513095065645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513095065645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513095065645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513095065645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513095065645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513095065645 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513095065645 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513095065650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513095065650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513095065650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513095065650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513095065650 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513095065650 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513095065654 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1513095067662 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Main.sdc " "Synopsys Design Constraints File file not found: 'Main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513095067663 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513095067663 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1513095067669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1513095067672 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513095067673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513095067701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " "Destination node SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt" {  } { { "clockdivider.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/clockdivider.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513095067701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_reset " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_reset" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513095067701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_110 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_110" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513095067701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513095067701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513095067701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513095067701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513095067701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_390 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_390" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513095067701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|FallingEdge:FallingEdge_Start\|SavedValue " "Destination node SubMain:SubMain_1\|FallingEdge:FallingEdge_Start\|SavedValue" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513095067701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|SavedValue " "Destination node SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|SavedValue" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513095067701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513095067701 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513095067701 ""}  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513095067701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|Selector47~2  " "Automatically promoted node SubMain:SubMain_1\|StateMachine:StateMachine_1\|Selector47~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513095067702 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513095067702 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|WideOr13  " "Automatically promoted node SubMain:SubMain_1\|StateMachine:StateMachine_1\|WideOr13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513095067702 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513095067702 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|WideOr7~0  " "Automatically promoted node SubMain:SubMain_1\|StateMachine:StateMachine_1\|WideOr7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513095067703 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513095067703 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513095068104 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513095068105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513095068105 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513095068106 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513095068107 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513095068108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513095068108 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513095068109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513095068148 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513095068149 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513095068149 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513095068332 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513095068340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513095074045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513095074279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513095074341 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513095083054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513095083055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513095083497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513095091985 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513095091985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513095102291 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513095102291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513095102299 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.36 " "Total time spent on timing analysis during the Fitter is 1.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513095102646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513095102688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513095103439 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513095103440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513095104271 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513095106072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/output_files/Main.fit.smsg " "Generated suppressed messages file D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/output_files/Main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513095107277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1317 " "Peak virtual memory: 1317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513095109175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:11:49 2017 " "Processing ended: Tue Dec 12 17:11:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513095109175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513095109175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513095109175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513095109175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513095111419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513095111437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:11:50 2017 " "Processing started: Tue Dec 12 17:11:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513095111437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513095111437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Eieruhr -c Main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513095111437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1513095112396 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513095118002 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513095118299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513095118886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:11:58 2017 " "Processing ended: Tue Dec 12 17:11:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513095118886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513095118886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513095118886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513095118886 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513095119660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513095121283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513095121295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:12:00 2017 " "Processing started: Tue Dec 12 17:12:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513095121295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095121295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Eieruhr -c Main " "Command: quartus_sta Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095121295 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1513095121742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095122108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095122109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095122225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095122225 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095123115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Main.sdc " "Synopsys Design Constraints File file not found: 'Main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095123143 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095123144 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513095123147 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513095123147 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BtnClear BtnClear " "create_clock -period 1.000 -name BtnClear BtnClear" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513095123147 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513095123147 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513095123147 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095123147 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095123150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095123156 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1513095123157 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513095123185 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513095124229 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095124229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.488 " "Worst-case setup slack is -10.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.488             -95.445 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "  -10.488             -95.445 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.500             -65.100 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "   -8.500             -65.100 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.741            -152.101 clk  " "   -6.741            -152.101 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.486             -39.712 BtnClear  " "   -6.486             -39.712 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.790             -40.958 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "   -3.790             -40.958 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095124234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 BtnClear  " "    0.172               0.000 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "    0.503               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 clk  " "    0.541               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.697               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "    0.765               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095124245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095124254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095124258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.540 clk  " "   -3.000             -59.540 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 BtnClear  " "   -3.000              -3.000 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.274             -12.326 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "   -0.274             -12.326 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "    0.325               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.379               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095124263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095124263 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513095125626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095125678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095126294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095126429 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513095126495 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095126495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.852 " "Worst-case setup slack is -9.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.852             -88.200 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "   -9.852             -88.200 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.026             -60.587 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "   -8.026             -60.587 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.116             -36.488 BtnClear  " "   -6.116             -36.488 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.107            -135.310 clk  " "   -6.107            -135.310 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.500             -37.345 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "   -3.500             -37.345 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095127507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.075 " "Worst-case hold slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 BtnClear  " "    0.075               0.000 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "    0.411               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 clk  " "    0.494               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.578               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "    0.800               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095127521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095127532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095127542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.540 clk  " "   -3.000             -59.540 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 BtnClear  " "   -3.000              -3.000 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222              -8.511 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "   -0.222              -8.511 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "    0.263               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.334               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095127550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095127550 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513095128755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095129012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513095129027 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095129027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.552 " "Worst-case setup slack is -5.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.552             -46.984 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "   -5.552             -46.984 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.648             -34.435 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "   -4.648             -34.435 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.658             -22.401 BtnClear  " "   -3.658             -22.401 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.759             -53.576 clk  " "   -2.759             -53.576 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722             -18.350 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "   -1.722             -18.350 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095129039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 BtnClear  " "    0.158               0.000 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "    0.243               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 clk  " "    0.245               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.256               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "    0.495               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095129059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095129081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095129096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.326 clk  " "   -3.000             -49.326 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.999 BtnClear  " "   -3.000              -4.999 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "    0.067               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "    0.205               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.297               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513095129113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095129113 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095131172 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095131172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513095131412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:12:11 2017 " "Processing ended: Tue Dec 12 17:12:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513095131412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513095131412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513095131412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095131412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513095133459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513095133478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:12:13 2017 " "Processing started: Tue Dec 12 17:12:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513095133478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513095133478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Eieruhr -c Main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513095133478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1513095134714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_85c_slow.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_85c_slow.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513095135049 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_0c_slow.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_0c_slow.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513095135128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_min_1200mv_0c_fast.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_min_1200mv_0c_fast.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513095135210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513095135283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_85c_vhd_slow.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_85c_vhd_slow.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513095135350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_0c_vhd_slow.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_0c_vhd_slow.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513095135408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_min_1200mv_0c_vhd_fast.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_min_1200mv_0c_vhd_fast.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513095135476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_vhd.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_vhd.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513095135538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513095135626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:12:15 2017 " "Processing ended: Tue Dec 12 17:12:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513095135626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513095135626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513095135626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513095135626 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513095136423 ""}
