{"vcs1":{"timestamp_begin":1684310996.807362660, "rt":1.36, "ut":0.38, "st":0.23}}
{"vcselab":{"timestamp_begin":1684310998.254333801, "rt":1.27, "ut":0.45, "st":0.18}}
{"link":{"timestamp_begin":1684310999.594671532, "rt":0.46, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310996.144448327}
{"VCS_COMP_START_TIME": 1684310996.144448327}
{"VCS_COMP_END_TIME": 1684311001.594789459}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 211888}}
