Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b1df4dff70e5423a93de1576d5b711cd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DAC_Demo_behav xil_defaultlib.DAC_Demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DAC_En' [D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DAC_Demo.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'Phase' [D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DAC_Demo.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module xil_defaultlib.clk_5_10_clk_5_10_clk_wiz
Compiling module xil_defaultlib.clk_5_10
Compiling module xil_defaultlib.Clk_Division
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_prim_width
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_top
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_v8_4_2_synth
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.Sin_Rom
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_top
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_v8_4_2_sy...
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.Square_Rom
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_generic...
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_top
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_v8_4_2_...
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.Triangle_Rom
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.DAC_Demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot DAC_Demo_behav
