// Seed: 3088840223
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd54
) (
    output wand id_0,
    output tri1 id_1,
    input  tri0 _id_2
);
  wor id_4;
  ;
  always_comb $signed(68);
  ;
  assign id_4 = ((1'd0));
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_1 = {-1{1 ** -1}};
  logic [1 'd0 : id_2] id_5 = -1;
endmodule
