// Seed: 3774580812
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5
);
  type_10(
      1 & id_4[1'h0 : 1], 1
  );
endmodule
