{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606319986948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606319986959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 17:59:46 2020 " "Processing started: Wed Nov 25 17:59:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606319986959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606319986959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGALabnoKBD -c VGALabnoKBD " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGALabnoKBD -c VGALabnoKBD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606319986959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606319987861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606319987861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller_all.sv(24) " "Verilog HDL information at game_controller_all.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/VGA/game_controller_all.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/game_controller_all.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606320006801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller_all " "Found entity 1: game_controller_all" {  } { { "rtl/VGA/game_controller_all.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/game_controller_all.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "rtl/VGA/objects_mux_all.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/objects_mux_all.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_nokbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_nokbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_noKBD " "Found entity 1: TOP_VGA_DEMO_noKBD" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "rtl/VGA/VGA_Controller.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "rtl/VGA/back_ground_drawSquare.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_moveCollision " "Found entity 1: smileyface_moveCollision" {  } { { "rtl/VGA/smileyface_moveCollision.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/smileyface_moveCollision.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/VGA/square_object.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606320006822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "rtl/VGA/square_object.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "rtl/VGA/smileyBitMap.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/smileyBitMap.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "rtl/VGA/objects_mux.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/objects_mux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006830 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(23) " "Verilog HDL information at game_controller.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/VGA/game_controller.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/game_controller.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606320006832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "rtl/VGA/game_controller.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/game_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "rtl/VGA/NumbersBitMap.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "rtl/KEYBOARD/random.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smileyface_move.sv(61) " "Verilog HDL information at smileyface_move.sv(61): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/VGA/smileyface_move.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/smileyface_move.sv" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606320006842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_move " "Found entity 1: smileyface_move" {  } { { "rtl/VGA/smileyface_move.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/smileyface_move.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/numberposition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/numberposition.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPosition " "Found entity 1: numberPosition" {  } { { "rtl/numberPosition.v" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/numberPosition.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "rtl/Seg7/SEG7.SV" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "rtl/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "rtl/MSS/ToneDecoder.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "rtl/MSS/SinTable.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "rtl/MSS/prescaler.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "rtl/MSS/data_conversion.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "rtl/MSS/addr_counter.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320006940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320006940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_noKBD " "Elaborating entity \"TOP_VGA_DEMO_noKBD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606320007031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 408 1048 1264 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "rtl/VGA/VGA_Controller.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320007063 "|TOP_VGA_DEMO_noKBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "rtl/VGA/VGA_Controller.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320007064 "|TOP_VGA_DEMO_noKBD|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_all objects_mux_all:inst12 " "Elaborating entity \"objects_mux_all\" for hierarchy \"objects_mux_all:inst12\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst12" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 408 672 920 584 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyBitMap smileyBitMap:inst1 " "Elaborating entity \"smileyBitMap\" for hierarchy \"smileyBitMap:inst1\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst1" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 72 1280 1520 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007087 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606320007522 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606320007523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst6\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst6" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 104 944 1168 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyface_moveCollision smileyface_moveCollision:inst19 " "Elaborating entity \"smileyface_moveCollision\" for hierarchy \"smileyface_moveCollision:inst19\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst19" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 168 584 816 344 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007563 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE smileyface_moveCollision.sv(35) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(35): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "rtl/VGA/smileyface_moveCollision.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/smileyface_moveCollision.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606320007564 "|TOP_VGA_DEMO_noKBD|smileyface_moveCollision:inst19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE smileyface_moveCollision.sv(36) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(36): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "rtl/VGA/smileyface_moveCollision.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/smileyface_moveCollision.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606320007564 "|TOP_VGA_DEMO_noKBD|smileyface_moveCollision:inst19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(134) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(134): truncated value with size 32 to match size of target (11)" {  } { { "rtl/VGA/smileyface_moveCollision.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/smileyface_moveCollision.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320007566 "|TOP_VGA_DEMO_noKBD|smileyface_moveCollision:inst19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(135) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(135): truncated value with size 32 to match size of target (11)" {  } { { "rtl/VGA/smileyface_moveCollision.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/smileyface_moveCollision.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320007567 "|TOP_VGA_DEMO_noKBD|smileyface_moveCollision:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller_all game_controller_all:inst13 " "Elaborating entity \"game_controller_all\" for hierarchy \"game_controller_all:inst13\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst13" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 592 680 920 736 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_drawSquare back_ground_drawSquare:inst2 " "Elaborating entity \"back_ground_drawSquare\" for hierarchy \"back_ground_drawSquare:inst2\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst2" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 504 112 336 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(37) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(37): truncated value with size 3 to match size of target (2)" {  } { { "rtl/VGA/back_ground_drawSquare.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/back_ground_drawSquare.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320007604 "|TOP_VGA_DEMO_noKBD|back_ground_drawSquare:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(44) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(44): truncated value with size 3 to match size of target (2)" {  } { { "rtl/VGA/back_ground_drawSquare.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/back_ground_drawSquare.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320007605 "|TOP_VGA_DEMO_noKBD|back_ground_drawSquare:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(53) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(53): truncated value with size 3 to match size of target (2)" {  } { { "rtl/VGA/back_ground_drawSquare.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/back_ground_drawSquare.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320007605 "|TOP_VGA_DEMO_noKBD|back_ground_drawSquare:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(64) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(64): truncated value with size 3 to match size of target (2)" {  } { { "rtl/VGA/back_ground_drawSquare.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/back_ground_drawSquare.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320007606 "|TOP_VGA_DEMO_noKBD|back_ground_drawSquare:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap NumbersBitMap:inst15 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"NumbersBitMap:inst15\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst15" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 1304 40 264 1448 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007616 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606320007732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst5 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst5\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst5" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 864 136 360 1008 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numberPosition numberPosition:inst4 " "Elaborating entity \"numberPosition\" for hierarchy \"numberPosition:inst4\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst4" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 928 -144 -32 976 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "rtl/numberPosition.v" "LPM_CONSTANT_component" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/numberPosition.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "rtl/numberPosition.v" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/numberPosition.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 200 " "Parameter \"lpm_cvalue\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320007818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=p1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=p1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320007818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320007818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320007818 ""}  } { { "rtl/numberPosition.v" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/numberPosition.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606320007818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_qc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_qc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_qc8 " "Found entity 1: lpm_constant_qc8" {  } { { "db/lpm_constant_qc8.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/lpm_constant_qc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320007847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320007847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_qc8 numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag " "Elaborating entity \"lpm_constant_qc8\" for hierarchy \"numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320007848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_qc8.tdf" "mgl_prim1" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/lpm_constant_qc8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320008831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_qc8.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/lpm_constant_qc8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320008857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00011001000 " "Parameter \"CVALUE\" = \"00011001000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320008857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320008857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320008857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1882259456 " "Parameter \"NODE_NAME\" = \"1882259456\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320008857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320008857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320008857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320008857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606320008857 ""}  } { { "db/lpm_constant_qc8.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/lpm_constant_qc8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606320008857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320009100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320009321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"numberPosition:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320009519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst11 " "Elaborating entity \"random\" for hierarchy \"random:inst11\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst11" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 1112 168 384 1224 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320009594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "rtl/KEYBOARD/random.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320009595 "|TOP_VGA_DEMO_noKBD|random:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(27) " "Verilog HDL assignment warning at random.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "rtl/KEYBOARD/random.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/KEYBOARD/random.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320009595 "|TOP_VGA_DEMO_noKBD|random:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(29) " "Verilog HDL assignment warning at random.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "rtl/KEYBOARD/random.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/KEYBOARD/random.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320009595 "|TOP_VGA_DEMO_noKBD|random:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_MSS_DEMO TOP_MSS_DEMO:inst9 " "Elaborating entity \"TOP_MSS_DEMO\" for hierarchy \"TOP_MSS_DEMO:inst9\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst9" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 792 1024 1272 984 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320009607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\"" {  } { { "rtl/MSS/TOP_MSS_DEMO.bdf" "inst2" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/TOP_MSS_DEMO.bdf" { { 136 1080 1352 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320009617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable TOP_MSS_DEMO:inst9\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"TOP_MSS_DEMO:inst9\|sintable:inst1\"" {  } { { "rtl/MSS/TOP_MSS_DEMO.bdf" "inst1" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/TOP_MSS_DEMO.bdf" { { 144 648 896 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320009733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040)" {  } { { "rtl/MSS/SinTable.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320009738 "|TOP_VGA_DEMO_noKBD|TOP_MSS_DEMO:inst9|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter TOP_MSS_DEMO:inst9\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"TOP_MSS_DEMO:inst9\|addr_counter:inst9\"" {  } { { "rtl/MSS/TOP_MSS_DEMO.bdf" "inst9" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/TOP_MSS_DEMO.bdf" { { 344 648 880 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320009759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "rtl/MSS/addr_counter.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606320009760 "|TOP_VGA_DEMO_noKBD|TOP_MSS_DEMO:inst9|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler TOP_MSS_DEMO:inst9\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"TOP_MSS_DEMO:inst9\|prescaler:inst3\"" {  } { { "rtl/MSS/TOP_MSS_DEMO.bdf" "inst3" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/MSS/TOP_MSS_DEMO.bdf" { { 432 360 600 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320009768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder ToneDecoder:inst3 " "Elaborating entity \"ToneDecoder\" for hierarchy \"ToneDecoder:inst3\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst3" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 896 760 976 976 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320009781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "inst10" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 1056 832 1016 1136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320009791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ah84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ah84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ah84 " "Found entity 1: altsyncram_ah84" {  } { { "db/altsyncram_ah84.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/altsyncram_ah84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320012453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320012453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320012803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320012803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320012959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320012959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_99i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_99i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_99i " "Found entity 1: cntr_99i" {  } { { "db/cntr_99i.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/cntr_99i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320013162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320013162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320013241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320013241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320013357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320013357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320013508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320013508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320013592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320013592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320013711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320013711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320013823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320013823 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320014027 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606320014237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.25.18:00:22 Progress: Loading sldea79d187/alt_sld_fab_wrapper_hw.tcl " "2020.11.25.18:00:22 Progress: Loading sldea79d187/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320022273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320028021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320028349 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320034706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320035065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320035369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320035681 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320035688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320035689 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606320036409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea79d187/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea79d187/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldea79d187/alt_sld_fab.v" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/ip/sldea79d187/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320036827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320036827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320037004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320037004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320037007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320037007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320037136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320037136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320037398 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320037398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320037398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/db/ip/sldea79d187/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606320037567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320037567 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1606320040340 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 832 1312 1488 848 "AUD_ADCLRCK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320046289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 848 1312 1488 864 "AUD_BCLK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320046289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 880 1312 1488 896 "AUD_DACLRCK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320046289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_I2C_SDAT~synth " "Node \"AUD_I2C_SDAT~synth\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 928 1312 1488 944 "AUD_I2C_SDAT" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320046289 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606320046289 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 560 1352 1528 576 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606320046289 "|TOP_VGA_DEMO_noKBD|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606320046289 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320046477 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606320048667 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320049332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320050135 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/output_files/VGALabnoKBD.map.smsg " "Generated suppressed messages file C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/output_files/VGALabnoKBD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320050732 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 165 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 165 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1606320052249 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "142 " "Attempting to remove 142 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left_ack~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left_ack " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right_ack~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right_ack " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left_valid~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left_valid " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[0\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[1\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[2\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[3\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[4\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[5\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[6\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[7\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[8\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[9\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[10\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[11\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[12\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[13\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[14\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[15\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right_valid~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right_valid " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[0\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[1\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[2\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[3\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[4\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[5\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[6\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[7\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[8\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[9\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[10\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[11\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[12\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[13\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[14\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[15\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|CLOCK_50~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|CLOCK_50 " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|resetN~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|resetN " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[15\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[14\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[13\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[12\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[11\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[10\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[9\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[8\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[7\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[6\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[5\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[4\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[3\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[2\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[1\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[0\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[15\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[14\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[13\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[12\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[11\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[10\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[9\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[8\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[7\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[6\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[5\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[4\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[3\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[2\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[1\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[0\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|MICROPHON_ON~input " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|MICROPHON_ON~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|MICROPHON_ON " "Removed I/O cell \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|MICROPHON_ON\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052265 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1606320052265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606320052362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606320052362 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "267 " "Optimize away 267 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3 " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2 " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1 " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "rtl/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052576 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1606320052576 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 816 744 920 832 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606320052942 "|TOP_VGA_DEMO_noKBD|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606320052942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3359 " "Implemented 3359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606320052959 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606320052959 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1606320052959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3232 " "Implemented 3232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606320052959 ""} { "Info" "ICUT_CUT_TM_RAMS" "68 " "Implemented 68 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606320052959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606320052959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606320053027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 18:00:53 2020 " "Processing ended: Wed Nov 25 18:00:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606320053027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606320053027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606320053027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606320053027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606320055202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606320055213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 18:00:54 2020 " "Processing started: Wed Nov 25 18:00:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606320055213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606320055213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGALabnoKBD -c VGALabnoKBD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGALabnoKBD -c VGALabnoKBD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606320055213 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606320055512 ""}
{ "Info" "0" "" "Project  = VGALabnoKBD" {  } {  } 0 0 "Project  = VGALabnoKBD" 0 0 "Fitter" 0 0 1606320055513 ""}
{ "Info" "0" "" "Revision = VGALabnoKBD" {  } {  } 0 0 "Revision = VGALabnoKBD" 0 0 "Fitter" 0 0 1606320055514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606320056025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606320056025 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGALabnoKBD 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"VGALabnoKBD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606320056093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606320056182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606320056182 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606320056925 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606320056963 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606320057282 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606320057373 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606320077083 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1204 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1204 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606320077608 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 346 global CLKCTRL_G9 " "TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 with 346 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1606320077608 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606320077608 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 255 global CLKCTRL_G5 " "resetN~inputCLKENA0 with 255 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1606320077608 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606320077608 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606320077608 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad AUD_BCLK PIN_AF30 " "Refclk input I/O pad AUD_BCLK is placed onto PIN_AF30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1606320077609 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1606320077609 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver resetN~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver resetN~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad resetN PIN_AJ4 " "Refclk input I/O pad resetN is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1606320077609 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1606320077609 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1606320077609 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606320077610 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606320077661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606320077668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606320077685 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606320077698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606320077699 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606320077705 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "TOP_VGA_DEMO_noKBD " "Entity TOP_VGA_DEMO_noKBD" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320079457 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320079457 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320079457 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320079457 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606320079457 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320079457 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320079457 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320079457 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606320079457 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1606320079457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606320079490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606320079493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606320079493 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606320079493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606320079493 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGALabnoKBD.sdc " "Synopsys Design Constraints File file not found: 'VGALabnoKBD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606320079496 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|H_Cont\[7\] CLOCK_50 " "Register VGA_Controller:inst\|H_Cont\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320079512 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606320079512 "|TOP_VGA_DEMO_noKBD|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:inst\|oVGA_HS " "Node: VGA_Controller:inst\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|V_Cont\[5\] VGA_Controller:inst\|oVGA_HS " "Register VGA_Controller:inst\|V_Cont\[5\] is being clocked by VGA_Controller:inst\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320079513 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606320079513 "|TOP_VGA_DEMO_noKBD|VGA_Controller:inst|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|q_b\[0\] AUD_BCLK " "Register TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|q_b\[0\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320079513 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606320079513 "|TOP_VGA_DEMO_noKBD|AUD_BCLK"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606320079547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606320079548 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1606320079557 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606320079558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606320079558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606320079558 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1606320079558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606320079863 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606320079870 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606320079870 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ball_toggle " "Node \"ball_toggle\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ball_toggle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[0\] " "Node \"ir_key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[1\] " "Node \"ir_key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[2\] " "Node \"ir_key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[3\] " "Node \"ir_key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_write " "Node \"ir_write\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_write" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[0\] " "Node \"numKey\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[1\] " "Node \"numKey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[2\] " "Node \"numKey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[3\] " "Node \"numKey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sound_on " "Node \"sound_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sound_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606320080122 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1606320080122 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606320080126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606320092861 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606320093653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606320108671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606320121331 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606320126163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606320126164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606320128636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606320140091 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606320140091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606320144904 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606320144904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606320144915 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.19 " "Total time spent on timing analysis during the Fitter is 6.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606320153362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606320153478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606320156932 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606320156938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606320159579 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606320173726 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606320174297 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 832 1312 1488 848 "AUD_ADCLRCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606320174341 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 848 1312 1488 864 "AUD_BCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606320174341 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" "" { Schematic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/rtl/VGA/TOP_VGA_DEMO_noKBD.bdf" { { 880 1312 1488 896 "AUD_DACLRCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606320174341 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1606320174341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/output_files/VGALabnoKBD.fit.smsg " "Generated suppressed messages file C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/output_files/VGALabnoKBD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606320174773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 87 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6639 " "Peak virtual memory: 6639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606320176846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 18:02:56 2020 " "Processing ended: Wed Nov 25 18:02:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606320176846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606320176846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:35 " "Total CPU time (on all processors): 00:04:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606320176846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606320176846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606320178443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606320178454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 18:02:58 2020 " "Processing started: Wed Nov 25 18:02:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606320178454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606320178454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGALabnoKBD -c VGALabnoKBD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGALabnoKBD -c VGALabnoKBD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606320178454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606320180448 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606320191600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606320192228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 18:03:12 2020 " "Processing ended: Wed Nov 25 18:03:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606320192228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606320192228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606320192228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606320192228 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606320192957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606320194045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606320194055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 18:03:13 2020 " "Processing started: Wed Nov 25 18:03:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606320194055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320194055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGALabnoKBD -c VGALabnoKBD " "Command: quartus_sta VGALabnoKBD -c VGALabnoKBD" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320194055 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1606320194309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320196007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320196007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320196072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320196072 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "TOP_VGA_DEMO_noKBD " "Entity TOP_VGA_DEMO_noKBD" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320197141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320197141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320197141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320197141 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606320197141 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320197141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320197141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606320197141 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606320197141 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320197141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320197175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320197177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606320197177 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320197177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320197177 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGALabnoKBD.sdc " "Synopsys Design Constraints File file not found: 'VGALabnoKBD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320197181 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|H_Cont\[7\] CLOCK_50 " "Register VGA_Controller:inst\|H_Cont\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320197198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320197198 "|TOP_VGA_DEMO_noKBD|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:inst\|oVGA_HS " "Node: VGA_Controller:inst\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|V_Cont\[5\] VGA_Controller:inst\|oVGA_HS " "Register VGA_Controller:inst\|V_Cont\[5\] is being clocked by VGA_Controller:inst\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320197198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320197198 "|TOP_VGA_DEMO_noKBD|VGA_Controller:inst|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUD_BCLK " "Register TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320197198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320197198 "|TOP_VGA_DEMO_noKBD|AUD_BCLK"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320197212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320199519 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1606320199527 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1606320199549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.332 " "Worst-case setup slack is 11.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.332               0.000 altera_reserved_tck  " "   11.332               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320199618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.369 " "Worst-case hold slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 altera_reserved_tck  " "    0.369               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320199631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.731 " "Worst-case recovery slack is 29.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.731               0.000 altera_reserved_tck  " "   29.731               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320199638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.887 " "Worst-case removal slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 altera_reserved_tck  " "    0.887               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320199648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.323 " "Worst-case minimum pulse width slack is 15.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.323               0.000 altera_reserved_tck  " "   15.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320199651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320199651 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1606320199697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320199753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320203736 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|H_Cont\[7\] CLOCK_50 " "Register VGA_Controller:inst\|H_Cont\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320204049 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320204049 "|TOP_VGA_DEMO_noKBD|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:inst\|oVGA_HS " "Node: VGA_Controller:inst\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|V_Cont\[5\] VGA_Controller:inst\|oVGA_HS " "Register VGA_Controller:inst\|V_Cont\[5\] is being clocked by VGA_Controller:inst\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320204049 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320204049 "|TOP_VGA_DEMO_noKBD|VGA_Controller:inst|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUD_BCLK " "Register TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320204049 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320204049 "|TOP_VGA_DEMO_noKBD|AUD_BCLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320206344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.476 " "Worst-case setup slack is 11.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.476               0.000 altera_reserved_tck  " "   11.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320206387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.351 " "Worst-case hold slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 altera_reserved_tck  " "    0.351               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320206403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.867 " "Worst-case recovery slack is 29.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.867               0.000 altera_reserved_tck  " "   29.867               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320206412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.820 " "Worst-case removal slack is 0.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 altera_reserved_tck  " "    0.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320206418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.353 " "Worst-case minimum pulse width slack is 15.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.353               0.000 altera_reserved_tck  " "   15.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320206421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320206421 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1606320206462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320206720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320210725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|H_Cont\[7\] CLOCK_50 " "Register VGA_Controller:inst\|H_Cont\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320211065 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320211065 "|TOP_VGA_DEMO_noKBD|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:inst\|oVGA_HS " "Node: VGA_Controller:inst\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|V_Cont\[5\] VGA_Controller:inst\|oVGA_HS " "Register VGA_Controller:inst\|V_Cont\[5\] is being clocked by VGA_Controller:inst\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320211065 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320211065 "|TOP_VGA_DEMO_noKBD|VGA_Controller:inst|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUD_BCLK " "Register TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320211065 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320211065 "|TOP_VGA_DEMO_noKBD|AUD_BCLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320213511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.572 " "Worst-case setup slack is 13.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.572               0.000 altera_reserved_tck  " "   13.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320213536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320213551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.865 " "Worst-case recovery slack is 30.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.865               0.000 altera_reserved_tck  " "   30.865               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320213560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.425 " "Worst-case removal slack is 0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 altera_reserved_tck  " "    0.425               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320213569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.091 " "Worst-case minimum pulse width slack is 15.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.091               0.000 altera_reserved_tck  " "   15.091               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320213572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320213572 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1606320213624 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|H_Cont\[7\] CLOCK_50 " "Register VGA_Controller:inst\|H_Cont\[7\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320214027 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320214027 "|TOP_VGA_DEMO_noKBD|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:inst\|oVGA_HS " "Node: VGA_Controller:inst\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:inst\|V_Cont\[5\] VGA_Controller:inst\|oVGA_HS " "Register VGA_Controller:inst\|V_Cont\[5\] is being clocked by VGA_Controller:inst\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320214027 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320214027 "|TOP_VGA_DEMO_noKBD|VGA_Controller:inst|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUD_BCLK " "Register TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606320214027 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320214027 "|TOP_VGA_DEMO_noKBD|AUD_BCLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320216338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.914 " "Worst-case setup slack is 13.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.914               0.000 altera_reserved_tck  " "   13.914               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320216366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 altera_reserved_tck  " "    0.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320216376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.118 " "Worst-case recovery slack is 31.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.118               0.000 altera_reserved_tck  " "   31.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320216384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.370 " "Worst-case removal slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 altera_reserved_tck  " "    0.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320216393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.129 " "Worst-case minimum pulse width slack is 15.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.129               0.000 altera_reserved_tck  " "   15.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606320216395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320216395 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320219581 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320219584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5202 " "Peak virtual memory: 5202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606320219690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 18:03:39 2020 " "Processing ended: Wed Nov 25 18:03:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606320219690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606320219690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606320219690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320219690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606320221369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606320221380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 18:03:41 2020 " "Processing started: Wed Nov 25 18:03:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606320221380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606320221380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGALabnoKBD -c VGALabnoKBD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGALabnoKBD -c VGALabnoKBD" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606320221380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1606320224234 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1606320225243 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGALabnoKBD.vo C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/simulation/modelsim/ simulation " "Generated file VGALabnoKBD.vo in folder \"C:/Schematic/VGA/VGALabnoKBD_Students_25_11_20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606320226506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606320228251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 18:03:48 2020 " "Processing ended: Wed Nov 25 18:03:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606320228251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606320228251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606320228251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606320228251 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 134 s " "Quartus Prime Full Compilation was successful. 0 errors, 134 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606320228967 ""}
