{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587756831202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587756831214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 25 03:33:50 2020 " "Processing started: Sat Apr 25 03:33:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587756831214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756831214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my8051 -c my8051 " "Command: quartus_map --read_settings_files=on --write_settings_files=off my8051 -c my8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756831214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587756832489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587756832489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/xdata.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/xdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 xdata " "Found entity 1: xdata" {  } { { "rtl/xdata.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587756854608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756854608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/my8051.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/my8051.v" { { "Info" "ISGN_ENTITY_NAME" "1 my8051 " "Found entity 1: my8051" {  } { { "rtl/my8051.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587756854619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756854619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instruction.sv 0 0 " "Found 0 design units, including 0 entities, in source file rtl/instruction.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756854630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/data.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/data.v" { { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "rtl/data.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587756854640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756854640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587756854667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756854667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587756854682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756854682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rtl/rom.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587756854698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756854698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sfr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sfr " "Found entity 1: sfr" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587756854723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756854723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my8051 " "Elaborating entity \"my8051\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587756854944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core " "Elaborating entity \"core\" for hierarchy \"core:core\"" {  } { { "rtl/my8051.v" "core" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756854950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_rd_internal core.v(128) " "Verilog HDL or VHDL warning at core.v(128): object \"data_rd_internal\" assigned a value but never read" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587756854956 "|my8051|core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "rtl/my8051.v" "rom" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/rom.v" "altsyncram_component" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/rom.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../software/rom.mif " "Parameter \"init_file\" = \"../software/rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855304 ""}  } { { "rtl/rom.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587756855304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6lc1 " "Found entity 1: altsyncram_6lc1" {  } { { "db/altsyncram_6lc1.tdf" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_6lc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587756855403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6lc1 rom:rom\|altsyncram:altsyncram_component\|altsyncram_6lc1:auto_generated " "Elaborating entity \"altsyncram_6lc1\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\|altsyncram_6lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "rtl/my8051.v" "ram" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855450 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address ram.v(63) " "Verilog HDL Always Construct warning at ram.v(63): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data ram.v(124) " "Verilog HDL Always Construct warning at ram.v(124): inferring latch(es) for variable \"rd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[0\] ram.v(126) " "Inferred latch for \"rd_data\[0\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[1\] ram.v(126) " "Inferred latch for \"rd_data\[1\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[2\] ram.v(126) " "Inferred latch for \"rd_data\[2\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[3\] ram.v(126) " "Inferred latch for \"rd_data\[3\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[4\] ram.v(126) " "Inferred latch for \"rd_data\[4\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[5\] ram.v(126) " "Inferred latch for \"rd_data\[5\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[6\] ram.v(126) " "Inferred latch for \"rd_data\[6\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[7\] ram.v(126) " "Inferred latch for \"rd_data\[7\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] ram.v(65) " "Inferred latch for \"address\[0\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] ram.v(65) " "Inferred latch for \"address\[1\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855453 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] ram.v(65) " "Inferred latch for \"address\[2\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855454 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] ram.v(65) " "Inferred latch for \"address\[3\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855454 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] ram.v(65) " "Inferred latch for \"address\[4\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855454 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] ram.v(65) " "Inferred latch for \"address\[5\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855454 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] ram.v(65) " "Inferred latch for \"address\[6\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855454 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] ram.v(65) " "Inferred latch for \"address\[7\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855454 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] ram.v(65) " "Inferred latch for \"address\[8\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855454 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] ram.v(65) " "Inferred latch for \"address\[9\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855454 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] ram.v(65) " "Inferred latch for \"address\[10\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855454 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] ram.v(65) " "Inferred latch for \"address\[11\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855454 "|my8051|ram:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data ram:ram\|data:data " "Elaborating entity \"data\" for hierarchy \"ram:ram\|data:data\"" {  } { { "rtl/ram.v" "data" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|data:data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|data:data\|altsyncram:altsyncram_component\"" {  } { { "rtl/data.v" "altsyncram_component" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|data:data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|data:data\|altsyncram:altsyncram_component\"" {  } { { "rtl/data.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|data:data\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|data:data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855563 ""}  } { { "rtl/data.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587756855563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ali1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ali1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ali1 " "Found entity 1: altsyncram_ali1" {  } { { "db/altsyncram_ali1.tdf" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_ali1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587756855764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ali1 ram:ram\|data:data\|altsyncram:altsyncram_component\|altsyncram_ali1:auto_generated " "Elaborating entity \"altsyncram_ali1\" for hierarchy \"ram:ram\|data:data\|altsyncram:altsyncram_component\|altsyncram_ali1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sfr ram:ram\|sfr:sfr " "Elaborating entity \"sfr\" for hierarchy \"ram:ram\|sfr:sfr\"" {  } { { "rtl/ram.v" "sfr" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855798 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p3_out_en sfr.v(37) " "Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable \"p3_out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587756855802 "|my8051|ram:ram|sfr:sfr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2_out_en sfr.v(37) " "Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable \"p2_out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1_out_en sfr.v(37) " "Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable \"p1_out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p0_out_en sfr.v(37) " "Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable \"p0_out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q sfr.v(69) " "Verilog HDL Always Construct warning at sfr.v(69): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] sfr.v(69) " "Inferred latch for \"q\[0\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] sfr.v(69) " "Inferred latch for \"q\[1\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] sfr.v(69) " "Inferred latch for \"q\[2\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] sfr.v(69) " "Inferred latch for \"q\[3\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] sfr.v(69) " "Inferred latch for \"q\[4\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] sfr.v(69) " "Inferred latch for \"q\[5\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] sfr.v(69) " "Inferred latch for \"q\[6\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] sfr.v(69) " "Inferred latch for \"q\[7\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0_out_en sfr.v(45) " "Inferred latch for \"p0_out_en\" at sfr.v(45)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_out_en sfr.v(45) " "Inferred latch for \"p1_out_en\" at sfr.v(45)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855803 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_out_en sfr.v(45) " "Inferred latch for \"p2_out_en\" at sfr.v(45)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855804 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3_out_en sfr.v(45) " "Inferred latch for \"p3_out_en\" at sfr.v(45)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756855804 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xdata ram:ram\|xdata:xdata " "Elaborating entity \"xdata\" for hierarchy \"ram:ram\|xdata:xdata\"" {  } { { "rtl/ram.v" "xdata" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|xdata:xdata\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|xdata:xdata\|altsyncram:altsyncram_component\"" {  } { { "rtl/xdata.v" "altsyncram_component" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|xdata:xdata\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|xdata:xdata\|altsyncram:altsyncram_component\"" {  } { { "rtl/xdata.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756855839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|xdata:xdata\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|xdata:xdata\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756855839 ""}  } { { "rtl/xdata.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587756855839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eoi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eoi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eoi1 " "Found entity 1: altsyncram_eoi1" {  } { { "db/altsyncram_eoi1.tdf" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_eoi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587756856021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756856021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eoi1 ram:ram\|xdata:xdata\|altsyncram:altsyncram_component\|altsyncram_eoi1:auto_generated " "Elaborating entity \"altsyncram_eoi1\" for hierarchy \"ram:ram\|xdata:xdata\|altsyncram:altsyncram_component\|altsyncram_eoi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756856025 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core\|Mult0\"" {  } { { "rtl/core.v" "Mult0" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 684 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587756861212 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1587756861212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:core\|lpm_mult:Mult0\"" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 684 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756861413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core\|lpm_mult:Mult0 " "Instantiated megafunction \"core:core\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756861413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756861413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756861413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756861413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756861413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756861413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756861413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756861413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587756861413 ""}  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 684 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587756861413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587756861543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756861543 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587756862180 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[2\] ram:ram\|sfr:sfr\|Selector5 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[2\]\" to the node \"ram:ram\|sfr:sfr\|Selector5\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[2\] ram:ram\|sfr:sfr\|Selector5 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[2\]\" to the node \"ram:ram\|sfr:sfr\|Selector5\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[2\] ram:ram\|sfr:sfr\|Selector5 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[2\]\" to the node \"ram:ram\|sfr:sfr\|Selector5\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[1\] ram:ram\|sfr:sfr\|Selector6 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[1\]\" to the node \"ram:ram\|sfr:sfr\|Selector6\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[1\] ram:ram\|sfr:sfr\|Selector6 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[1\]\" to the node \"ram:ram\|sfr:sfr\|Selector6\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[1\] ram:ram\|sfr:sfr\|Selector6 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[1\]\" to the node \"ram:ram\|sfr:sfr\|Selector6\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[0\] ram:ram\|sfr:sfr\|Selector7 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[0\]\" to the node \"ram:ram\|sfr:sfr\|Selector7\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[0\] ram:ram\|sfr:sfr\|Selector7 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[0\]\" to the node \"ram:ram\|sfr:sfr\|Selector7\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[0\] ram:ram\|sfr:sfr\|Selector7 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[0\]\" to the node \"ram:ram\|sfr:sfr\|Selector7\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[3\] ram:ram\|sfr:sfr\|Selector4 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[3\]\" to the node \"ram:ram\|sfr:sfr\|Selector4\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[3\] ram:ram\|sfr:sfr\|Selector4 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[3\]\" to the node \"ram:ram\|sfr:sfr\|Selector4\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[3\] ram:ram\|sfr:sfr\|Selector4 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[3\]\" to the node \"ram:ram\|sfr:sfr\|Selector4\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[5\] ram:ram\|sfr:sfr\|Selector2 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[5\]\" to the node \"ram:ram\|sfr:sfr\|Selector2\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[5\] ram:ram\|sfr:sfr\|Selector2 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[5\]\" to the node \"ram:ram\|sfr:sfr\|Selector2\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[5\] ram:ram\|sfr:sfr\|Selector2 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[5\]\" to the node \"ram:ram\|sfr:sfr\|Selector2\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[6\] ram:ram\|sfr:sfr\|Selector1 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[6\]\" to the node \"ram:ram\|sfr:sfr\|Selector1\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[6\] ram:ram\|sfr:sfr\|Selector1 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[6\]\" to the node \"ram:ram\|sfr:sfr\|Selector1\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[6\] ram:ram\|sfr:sfr\|Selector1 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[6\]\" to the node \"ram:ram\|sfr:sfr\|Selector1\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[4\] ram:ram\|sfr:sfr\|Selector3 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[4\]\" to the node \"ram:ram\|sfr:sfr\|Selector3\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[4\] ram:ram\|sfr:sfr\|Selector3 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[4\]\" to the node \"ram:ram\|sfr:sfr\|Selector3\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[4\] ram:ram\|sfr:sfr\|Selector3 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[4\]\" to the node \"ram:ram\|sfr:sfr\|Selector3\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[7\] ram:ram\|sfr:sfr\|Selector0 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[7\]\" to the node \"ram:ram\|sfr:sfr\|Selector0\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[7\] ram:ram\|sfr:sfr\|Selector0 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[7\]\" to the node \"ram:ram\|sfr:sfr\|Selector0\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[7\] ram:ram\|sfr:sfr\|Selector0 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[7\]\" to the node \"ram:ram\|sfr:sfr\|Selector0\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587756862224 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1587756862224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|sfr:sfr\|p0_out_en " "Latch ram:ram\|sfr:sfr\|p0_out_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|sfr_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|sfr_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862230 ""}  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[2\] " "Latch ram:ram\|rd_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|data_rd_en " "Ports D and ENA on the latch are fed by the same signal core:core\|data_rd_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862231 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[1\] " "Latch ram:ram\|rd_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|data_rd_en " "Ports D and ENA on the latch are fed by the same signal core:core\|data_rd_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862231 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[0\] " "Latch ram:ram\|rd_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|data_rd_en " "Ports D and ENA on the latch are fed by the same signal core:core\|data_rd_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862232 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[3\] " "Latch ram:ram\|rd_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|data_rd_en " "Ports D and ENA on the latch are fed by the same signal core:core\|data_rd_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862232 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[5\] " "Latch ram:ram\|rd_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|data_rd_en " "Ports D and ENA on the latch are fed by the same signal core:core\|data_rd_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862232 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[6\] " "Latch ram:ram\|rd_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|data_rd_en " "Ports D and ENA on the latch are fed by the same signal core:core\|data_rd_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862233 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[4\] " "Latch ram:ram\|rd_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|data_rd_en " "Ports D and ENA on the latch are fed by the same signal core:core\|data_rd_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862233 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[7\] " "Latch ram:ram\|rd_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|data_rd_en " "Ports D and ENA on the latch are fed by the same signal core:core\|data_rd_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862233 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[0\] " "Latch ram:ram\|address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "rtl/my8051.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862233 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[1\] " "Latch ram:ram\|address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pipeline1\[1\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pipeline1\[1\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862233 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[2\] " "Latch ram:ram\|address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pipeline1\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pipeline1\[2\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862234 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[3\] " "Latch ram:ram\|address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "rtl/my8051.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862234 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[4\] " "Latch ram:ram\|address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "rtl/my8051.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862234 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[5\] " "Latch ram:ram\|address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:rom\|altsyncram:altsyncram_component\|altsyncram_6lc1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal rom:rom\|altsyncram:altsyncram_component\|altsyncram_6lc1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_6lc1.tdf" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_6lc1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862234 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[6\] " "Latch ram:ram\|address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:rom\|altsyncram:altsyncram_component\|altsyncram_6lc1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal rom:rom\|altsyncram:altsyncram_component\|altsyncram_6lc1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_6lc1.tdf" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_6lc1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862234 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[7\] " "Latch ram:ram\|address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "rtl/my8051.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862235 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[8\] " "Latch ram:ram\|address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "rtl/my8051.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862235 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[9\] " "Latch ram:ram\|address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "rtl/my8051.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862235 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[10\] " "Latch ram:ram\|address\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "rtl/my8051.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862236 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[11\] " "Latch ram:ram\|address\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "rtl/my8051.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862236 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|sfr:sfr\|p2_out_en " "Latch ram:ram\|sfr:sfr\|p2_out_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|sfr_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|sfr_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862237 ""}  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|sfr:sfr\|p1_out_en " "Latch ram:ram\|sfr:sfr\|p1_out_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|sfr_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|sfr_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862237 ""}  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|sfr:sfr\|p3_out_en " "Latch ram:ram\|sfr:sfr\|p3_out_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|sfr_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|sfr_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587756862237 ""}  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587756862237 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 237 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1587756862244 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1587756862245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587756865300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587756868571 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587756868571 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1474 " "Implemented 1474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587756868856 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587756868856 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1587756868856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1439 " "Implemented 1439 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587756868856 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1587756868856 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1587756868856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587756868856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587756868893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 25 03:34:28 2020 " "Processing ended: Sat Apr 25 03:34:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587756868893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587756868893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587756868893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587756868893 ""}
