// Generated by CIRCT firtool-1.62.0
module Timer(
  input        clock,
               reset,
               io_load,
  input  [7:0] io_din,
  output       io_done
);

  reg  [7:0] countReg;
  wire       io_done_0 = countReg == 8'h0;
  always @(posedge clock) begin
    if (reset)
      countReg <= io_din;
    else if (io_load)
      countReg <= io_din;
    else if (io_done_0)
      countReg <= 8'h0;
    else
      countReg <= countReg - 8'h1;
  end // always @(posedge)
  assign io_done = io_done_0;
endmodule

