$date
  Sun Jun 23 23:13:00 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module decoder_tb $end
$var reg 4 ! op_code[3:0] $end
$var reg 1 " sel_ula_src $end
$var reg 1 # wr_ram $end
$var reg 1 $ wr_pc $end
$var reg 1 % wr_acc $end
$var reg 1 & sel_acc_src_1 $end
$var reg 1 ' sel_acc_src_0 $end
$var reg 1 ( op_ula $end
$scope module x $end
$var reg 4 ) op_code[3:0] $end
$var reg 1 * sel_ula_src $end
$var reg 1 + wr_ram $end
$var reg 1 , wr_pc $end
$var reg 1 - wr_acc $end
$var reg 1 . sel_acc_src_1 $end
$var reg 1 / sel_acc_src_0 $end
$var reg 1 0 op_ula $end
$var reg 1 1 u $end
$var reg 1 2 v $end
$var reg 1 3 w $end
$var reg 1 4 x $end
$var reg 1 5 y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
0"
0#
0$
0%
0&
0'
1(
b0000 )
0*
0+
0,
0-
0.
0/
10
11
02
03
14
15
#1000000
b0001 !
1#
1$
b0001 )
1+
1,
#2000000
b0010 !
0#
1%
b0010 )
0+
1-
01
13
05
#3000000
b0011 !
1'
b0011 )
1/
#4000000
b0100 !
1&
0'
b0100 )
1.
0/
12
03
04
15
#5000000
b0101 !
1"
b0101 )
1*
#6000000
b0110 !
0"
0(
b0110 )
0*
00
13
05
#7000000
b0111 !
1"
b0111 )
1*
#8000000
