// Seed: 430207151
module module_0 #(
    parameter id_1 = 32'd32
);
  logic _id_1;
  wire [{  id_1  {  id_1  }  } : 1 'h0] id_2 = id_2;
  assign module_1.id_12 = 0;
  uwire id_3 = -1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    output wand id_4,
    output tri id_5,
    output tri0 id_6,
    input tri id_7,
    input tri0 id_8,
    output tri0 id_9,
    output tri id_10,
    input wire id_11,
    input tri id_12,
    input wire id_13,
    output tri0 id_14,
    input supply0 id_15
);
  logic [-1 : -1] id_17[-1  -  -1 : -1 'h0];
  ;
  module_0 modCall_1 ();
endmodule
