// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2025.1.0.39.0
// Netlist written on Sun Sep  7 19:19:17 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/emmaa/my_designs/lab2_ea/source/impl_1/adder.sv"
// file 1 "c:/users/emmaa/my_designs/lab2_ea/source/impl_1/flicker.sv"
// file 2 "c:/users/emmaa/my_designs/lab2_ea/source/impl_1/lab2_ea.sv"
// file 3 "c:/users/emmaa/my_designs/lab2_ea/source/impl_1/seven_seg.sv"
// file 4 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v"
// file 5 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd"
// file 6 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 7 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 8 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 9 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 10 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 11 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 12 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 13 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 14 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 15 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 16 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 17 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 18 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 19 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 20 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 21 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 22 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 23 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 24 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 25 "c:/lscc/radiant/2025.1/ip/lfmxo4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v"
// file 26 "c:/lscc/radiant/2025.1/ip/lfmxo4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v"
// file 27 "c:/lscc/radiant/2025.1/ip/common/adder/rtl/lscc_adder.v"
// file 28 "c:/lscc/radiant/2025.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 29 "c:/lscc/radiant/2025.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 30 "c:/lscc/radiant/2025.1/ip/common/counter/rtl/lscc_cntr.v"
// file 31 "c:/lscc/radiant/2025.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2025.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2025.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 34 "c:/lscc/radiant/2025.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 35 "c:/lscc/radiant/2025.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 36 "c:/lscc/radiant/2025.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 37 "c:/lscc/radiant/2025.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 38 "c:/lscc/radiant/2025.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 39 "c:/lscc/radiant/2025.1/ip/common/rom/rtl/lscc_rom.v"
// file 40 "c:/lscc/radiant/2025.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 41 "c:/lscc/radiant/2025.1/ip/pmi/pmi_add.v"
// file 42 "c:/lscc/radiant/2025.1/ip/pmi/pmi_addsub.v"
// file 43 "c:/lscc/radiant/2025.1/ip/pmi/pmi_complex_mult.v"
// file 44 "c:/lscc/radiant/2025.1/ip/pmi/pmi_counter.v"
// file 45 "c:/lscc/radiant/2025.1/ip/pmi/pmi_dsp.v"
// file 46 "c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo.v"
// file 47 "c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo_dc.v"
// file 48 "c:/lscc/radiant/2025.1/ip/pmi/pmi_mac.v"
// file 49 "c:/lscc/radiant/2025.1/ip/pmi/pmi_mult.v"
// file 50 "c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsub.v"
// file 51 "c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsubsum.v"
// file 52 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v"
// file 53 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v"
// file 54 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v"
// file 55 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v"
// file 56 "c:/lscc/radiant/2025.1/ip/pmi/pmi_rom.v"
// file 57 "c:/lscc/radiant/2025.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input reset, input [3:0]s0, input [3:0]s1, output [4:0]led, 
            output [6:0]seg, output anode0, output anode1);
    
    wire reset_c;
    wire s0_c_3;
    wire s0_c_2;
    wire s0_c_1;
    wire s0_c_0;
    wire s1_c_3;
    wire s1_c_2;
    wire s1_c_1;
    wire s1_c_0;
    wire led_c_4;
    wire led_c_3;
    wire led_c_2;
    wire led_c_1;
    wire led_c_0;
    wire seg_c_6;
    wire seg_c_5;
    wire seg_c_4;
    wire seg_c_3;
    wire seg_c_2;
    wire seg_c_1;
    wire seg_c_0;
    wire anode0_c;
    wire anode1_c;
    (* is_clock=1, lineinfo="@2(16[8],16[11])" *) wire clk;
    wire [3:0]cur_s;
    
    wire VCC_net, GND_net;
    
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(25[11],25[27])" *) LUT4 s1_c_2_I_0_3_lut (.A(s1_c_2), 
            .B(s0_c_2), .C(anode0_c), .Z(cur_s[2]));
    defparam s1_c_2_I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(25[11],25[27])" *) LUT4 s1_c_1_I_0_3_lut (.A(s1_c_1), 
            .B(s0_c_1), .C(anode0_c), .Z(cur_s[1]));
    defparam s1_c_1_I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(25[11],25[27])" *) LUT4 s1_c_0_I_0_3_lut (.A(s1_c_0), 
            .B(s0_c_0), .C(anode0_c), .Z(cur_s[0]));
    defparam s1_c_0_I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(25[11],25[27])" *) LUT4 s1_c_3_I_0_3_lut (.A(s1_c_3), 
            .B(s0_c_3), .C(anode0_c), .Z(cur_s[3]));
    defparam s1_c_3_I_0_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=32, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@2(31[12],31[32])" *) seven_seg seven_seg ({cur_s}, 
            seg_c_2, seg_c_3, seg_c_4, seg_c_1, seg_c_0, seg_c_5, 
            seg_c_6);
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(clk));
    defparam hf_osc.CLKHF_DIV = "0b10";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* lineinfo="@2(9[20],9[22])" *) IB \s1_pad[0]  (.I(s1[0]), .O(s1_c_0));
    (* lineinfo="@2(9[20],9[22])" *) IB \s1_pad[1]  (.I(s1[1]), .O(s1_c_1));
    (* lineinfo="@2(9[20],9[22])" *) IB \s1_pad[2]  (.I(s1[2]), .O(s1_c_2));
    (* lineinfo="@2(9[20],9[22])" *) IB \s1_pad[3]  (.I(s1[3]), .O(s1_c_3));
    (* lineinfo="@2(8[20],8[22])" *) IB \s0_pad[0]  (.I(s0[0]), .O(s0_c_0));
    (* lineinfo="@2(8[20],8[22])" *) IB \s0_pad[1]  (.I(s0[1]), .O(s0_c_1));
    (* lineinfo="@2(8[20],8[22])" *) IB \s0_pad[2]  (.I(s0[2]), .O(s0_c_2));
    (* lineinfo="@2(8[20],8[22])" *) IB \s0_pad[3]  (.I(s0[3]), .O(s0_c_3));
    (* lineinfo="@2(7[14],7[19])" *) IB reset_pad (.I(reset), .O(reset_c));
    (* lineinfo="@2(13[15],13[21])" *) OB anode1_pad (.I(anode1_c), .O(anode1));
    (* lineinfo="@2(12[15],12[21])" *) OB anode0_pad (.I(anode0_c), .O(anode0));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[0]  (.I(seg_c_0), .O(seg[0]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[1]  (.I(seg_c_1), .O(seg[1]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[2]  (.I(seg_c_2), .O(seg[2]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[3]  (.I(seg_c_3), .O(seg[3]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[4]  (.I(seg_c_4), .O(seg[4]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[5]  (.I(seg_c_5), .O(seg[5]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[6]  (.I(seg_c_6), .O(seg[6]));
    (* lineinfo="@2(10[21],10[24])" *) OB \led_pad[0]  (.I(led_c_0), .O(led[0]));
    (* lineinfo="@2(10[21],10[24])" *) OB \led_pad[1]  (.I(led_c_1), .O(led[1]));
    (* lineinfo="@2(10[21],10[24])" *) OB \led_pad[2]  (.I(led_c_2), .O(led[2]));
    (* lineinfo="@2(10[21],10[24])" *) OB \led_pad[3]  (.I(led_c_3), .O(led[3]));
    (* lineinfo="@2(10[21],10[24])" *) OB \led_pad[4]  (.I(led_c_4), .O(led[4]));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=10, LSE_RCOL=45, LSE_LLINE=28, LSE_RLINE=28, lineinfo="@2(28[10],28[45])" *) flicker flicker (clk, 
            anode0_c, reset_c, anode1_c);
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=8, LSE_RCOL=26, LSE_LLINE=29, LSE_RLINE=29, lineinfo="@2(29[8],29[26])" *) adder adder (s0_c_3, 
            s1_c_3, led_c_4, s0_c_2, s1_c_2, led_c_3, led_c_2, s0_c_0, 
            s1_c_0, led_c_0, s0_c_1, s1_c_1, led_c_1);
    
endmodule

//
// Verilog Description of module seven_seg
//

module seven_seg (input [3:0]cur_s, output seg_c_2, output seg_c_3, output seg_c_4, 
            output seg_c_1, output seg_c_0, output seg_c_5, output seg_c_6);
    
    
    (* lut_function="(A (B (C (D)))+!A (B (D)+!B !((D)+!C)))", lineinfo="@3(14[3],32[10])" *) LUT4 seg_c_2_I_0_4_lut (.A(cur_s[0]), 
            .B(cur_s[3]), .C(cur_s[1]), .D(cur_s[2]), .Z(seg_c_2));
    defparam seg_c_2_I_0_4_lut.INIT = "0xc410";
    (* lut_function="(A (B (C)+!B !(C+(D)))+!A !(B (C+(D))+!B !(C (D))))" *) LUT4 n587_bdd_4_lut_4_lut (.A(cur_s[2]), 
            .B(cur_s[0]), .C(cur_s[1]), .D(cur_s[3]), .Z(seg_c_3));
    defparam n587_bdd_4_lut_4_lut.INIT = "0x9086";
    (* lut_function="(!(A ((D)+!C)+!A (B (D)+!B !(C))))", lineinfo="@3(14[3],32[10])" *) LUT4 seg_c_4_I_0_4_lut_4_lut (.A(cur_s[1]), 
            .B(cur_s[2]), .C(cur_s[0]), .D(cur_s[3]), .Z(seg_c_4));
    defparam seg_c_4_I_0_4_lut_4_lut.INIT = "0x10f4";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C))+!A !(B ((D)+!C)+!B !(C (D))))", lineinfo="@3(14[3],32[10])" *) LUT4 seg_c_1_I_0_4_lut (.A(cur_s[1]), 
            .B(cur_s[3]), .C(cur_s[2]), .D(cur_s[0]), .Z(seg_c_1));
    defparam seg_c_1_I_0_4_lut.INIT = "0x98e0";
    (* lut_function="(!(A (B+!(C (D)+!C !(D)))+!A !(B (C (D))+!B !(C+!(D)))))", lineinfo="@3(14[3],32[10])" *) LUT4 cur_s_3__I_0_4_lut (.A(cur_s[2]), 
            .B(cur_s[1]), .C(cur_s[3]), .D(cur_s[0]), .Z(seg_c_0));
    defparam cur_s_3__I_0_4_lut.INIT = "0x6102";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A !(B (C (D)+!C !(D)))))", lineinfo="@3(14[3],32[10])" *) LUT4 seg_c_5_I_0_4_lut_4_lut (.A(cur_s[1]), 
            .B(cur_s[0]), .C(cur_s[2]), .D(cur_s[3]), .Z(seg_c_5));
    defparam seg_c_5_I_0_4_lut_4_lut.INIT = "0x408e";
    (* lut_function="(!(A (((D)+!C)+!B)+!A (B (C+(D))+!B !(C (D)+!C !(D)))))", lineinfo="@3(14[3],32[10])" *) LUT4 seg_c_6_I_0_4_lut_4_lut (.A(cur_s[1]), 
            .B(cur_s[0]), .C(cur_s[2]), .D(cur_s[3]), .Z(seg_c_6));
    defparam seg_c_6_I_0_4_lut_4_lut.INIT = "0x1085";
    
endmodule

//
// Verilog Description of module flicker
//

module flicker (input clk, output anode0_c, input reset_c, output anode1_c);
    
    wire [24:0]counter;
    (* is_clock=1, lineinfo="@2(16[8],16[11])" *) wire clk;
    wire [24:0]n105;
    
    wire n24, n152, n3, n148, n154, n24_adj_50, n34, n32, n38, 
        n36, n40, n35, n6, n237, n715, GND_net, n235, n712, 
        n233, n709, n231, n706, n229, n703, n227, n700, n225, 
        n697, n223, n694, n221, n691, n219, n688, n217, n685, 
        n215, n682, n679, VCC_net;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=10, LSE_RCOL=45, LSE_LLINE=28, LSE_RLINE=28, lineinfo="@1(14[14],28[6])" *) FD1P3XZ anode0 (.D(n152), 
            .SP(VCC_net), .CK(clk), .SR(n3), .Q(anode0_c));
    defparam anode0.REGSET = "RESET";
    defparam anode0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i24 (.D(n105[24]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[24]));
    defparam counter_12__i24.REGSET = "RESET";
    defparam counter_12__i24.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@1(15[5],15[15])" *) LUT4 i5_1_lut (.A(reset_c), 
            .Z(n3));
    defparam i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B)+!A !(B))" *) LUT4 i1_2_lut (.A(anode0_c), .B(n148), 
            .Z(n152));
    defparam i1_2_lut.INIT = "0x9999";
    (* lut_function="(A (B)+!A !(B))" *) LUT4 i1_2_lut_adj_2 (.A(anode1_c), 
            .B(n148), .Z(n154));
    defparam i1_2_lut_adj_2.INIT = "0x9999";
    (* lut_function="(A+(B))", lineinfo="@1(20[15],20[32])" *) LUT4 i3_2_lut (.A(counter[10]), 
            .B(counter[18]), .Z(n24_adj_50));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(20[15],20[32])" *) LUT4 i13_4_lut (.A(counter[0]), 
            .B(counter[20]), .C(counter[17]), .D(counter[23]), .Z(n34));
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@1(20[15],20[32])" *) LUT4 i11_3_lut (.A(counter[16]), 
            .B(counter[14]), .C(counter[24]), .Z(n32));
    defparam i11_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(20[15],20[32])" *) LUT4 i17_4_lut (.A(counter[22]), 
            .B(n34), .C(n24_adj_50), .D(counter[8]), .Z(n38));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(20[15],20[32])" *) LUT4 i15_4_lut (.A(counter[12]), 
            .B(counter[19]), .C(counter[11]), .D(counter[21]), .Z(n36));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(20[15],20[32])" *) LUT4 i19_4_lut (.A(counter[9]), 
            .B(n38), .C(n32), .D(counter[1]), .Z(n40));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(20[15],20[32])" *) LUT4 i14_4_lut (.A(counter[7]), 
            .B(counter[15]), .C(counter[13]), .D(counter[6]), .Z(n35));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_4_lut (.A(n35), .B(counter[3]), 
            .C(n40), .D(n36), .Z(n6));
    defparam i1_4_lut.INIT = "0xfffb";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i4_4_lut (.A(counter[2]), 
            .B(counter[5]), .C(counter[4]), .D(n6), .Z(n148));
    defparam i4_4_lut.INIT = "0xff7f";
    (* lut_function="(!(A (B)))" *) LUT4 i437_2_lut (.A(n148), .B(reset_c), 
            .Z(n24));
    defparam i437_2_lut.INIT = "0x7777";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[23]), .D0(n237), .CI0(n237), .A1(GND_net), 
            .B1(GND_net), .C1(counter[24]), .D1(n715), .CI1(n715), .CO0(n715), 
            .S0(n105[23]), .S1(n105[24]));
    defparam counter_12_add_4_25.INIT0 = "0xc33c";
    defparam counter_12_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n235), .CI0(n235), .A1(GND_net), 
            .B1(GND_net), .C1(counter[22]), .D1(n712), .CI1(n712), .CO0(n712), 
            .CO1(n237), .S0(n105[21]), .S1(n105[22]));
    defparam counter_12_add_4_23.INIT0 = "0xc33c";
    defparam counter_12_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n233), .CI0(n233), .A1(GND_net), 
            .B1(GND_net), .C1(counter[20]), .D1(n709), .CI1(n709), .CO0(n709), 
            .CO1(n235), .S0(n105[19]), .S1(n105[20]));
    defparam counter_12_add_4_21.INIT0 = "0xc33c";
    defparam counter_12_add_4_21.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i23 (.D(n105[23]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[23]));
    defparam counter_12__i23.REGSET = "RESET";
    defparam counter_12__i23.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n231), .CI0(n231), .A1(GND_net), 
            .B1(GND_net), .C1(counter[18]), .D1(n706), .CI1(n706), .CO0(n706), 
            .CO1(n233), .S0(n105[17]), .S1(n105[18]));
    defparam counter_12_add_4_19.INIT0 = "0xc33c";
    defparam counter_12_add_4_19.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i22 (.D(n105[22]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[22]));
    defparam counter_12__i22.REGSET = "RESET";
    defparam counter_12__i22.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n229), .CI0(n229), .A1(GND_net), 
            .B1(GND_net), .C1(counter[16]), .D1(n703), .CI1(n703), .CO0(n703), 
            .CO1(n231), .S0(n105[15]), .S1(n105[16]));
    defparam counter_12_add_4_17.INIT0 = "0xc33c";
    defparam counter_12_add_4_17.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i21 (.D(n105[21]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[21]));
    defparam counter_12__i21.REGSET = "RESET";
    defparam counter_12__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i20 (.D(n105[20]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[20]));
    defparam counter_12__i20.REGSET = "RESET";
    defparam counter_12__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i19 (.D(n105[19]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[19]));
    defparam counter_12__i19.REGSET = "RESET";
    defparam counter_12__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i18 (.D(n105[18]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[18]));
    defparam counter_12__i18.REGSET = "RESET";
    defparam counter_12__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i17 (.D(n105[17]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[17]));
    defparam counter_12__i17.REGSET = "RESET";
    defparam counter_12__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i16 (.D(n105[16]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[16]));
    defparam counter_12__i16.REGSET = "RESET";
    defparam counter_12__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i15 (.D(n105[15]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[15]));
    defparam counter_12__i15.REGSET = "RESET";
    defparam counter_12__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i14 (.D(n105[14]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[14]));
    defparam counter_12__i14.REGSET = "RESET";
    defparam counter_12__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i13 (.D(n105[13]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[13]));
    defparam counter_12__i13.REGSET = "RESET";
    defparam counter_12__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i12 (.D(n105[12]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[12]));
    defparam counter_12__i12.REGSET = "RESET";
    defparam counter_12__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i11 (.D(n105[11]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[11]));
    defparam counter_12__i11.REGSET = "RESET";
    defparam counter_12__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i10 (.D(n105[10]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[10]));
    defparam counter_12__i10.REGSET = "RESET";
    defparam counter_12__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i9 (.D(n105[9]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[9]));
    defparam counter_12__i9.REGSET = "RESET";
    defparam counter_12__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i8 (.D(n105[8]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[8]));
    defparam counter_12__i8.REGSET = "RESET";
    defparam counter_12__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i7 (.D(n105[7]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[7]));
    defparam counter_12__i7.REGSET = "RESET";
    defparam counter_12__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i6 (.D(n105[6]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[6]));
    defparam counter_12__i6.REGSET = "RESET";
    defparam counter_12__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i5 (.D(n105[5]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[5]));
    defparam counter_12__i5.REGSET = "RESET";
    defparam counter_12__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i4 (.D(n105[4]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[4]));
    defparam counter_12__i4.REGSET = "RESET";
    defparam counter_12__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i3 (.D(n105[3]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[3]));
    defparam counter_12__i3.REGSET = "RESET";
    defparam counter_12__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i2 (.D(n105[2]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[2]));
    defparam counter_12__i2.REGSET = "RESET";
    defparam counter_12__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i1 (.D(n105[1]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[1]));
    defparam counter_12__i1.REGSET = "RESET";
    defparam counter_12__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=10, LSE_RCOL=45, LSE_LLINE=28, LSE_RLINE=28, lineinfo="@1(14[14],28[6])" *) FD1P3XZ anode1 (.D(n154), 
            .SP(VCC_net), .CK(clk), .SR(n3), .Q(anode1_c));
    defparam anode1.REGSET = "SET";
    defparam anode1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n227), .CI0(n227), .A1(GND_net), 
            .B1(GND_net), .C1(counter[14]), .D1(n700), .CI1(n700), .CO0(n700), 
            .CO1(n229), .S0(n105[13]), .S1(n105[14]));
    defparam counter_12_add_4_15.INIT0 = "0xc33c";
    defparam counter_12_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n225), .CI0(n225), .A1(GND_net), 
            .B1(GND_net), .C1(counter[12]), .D1(n697), .CI1(n697), .CO0(n697), 
            .CO1(n227), .S0(n105[11]), .S1(n105[12]));
    defparam counter_12_add_4_13.INIT0 = "0xc33c";
    defparam counter_12_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n223), .CI0(n223), .A1(GND_net), 
            .B1(GND_net), .C1(counter[10]), .D1(n694), .CI1(n694), .CO0(n694), 
            .CO1(n225), .S0(n105[9]), .S1(n105[10]));
    defparam counter_12_add_4_11.INIT0 = "0xc33c";
    defparam counter_12_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n221), .CI0(n221), .A1(GND_net), 
            .B1(GND_net), .C1(counter[8]), .D1(n691), .CI1(n691), .CO0(n691), 
            .CO1(n223), .S0(n105[7]), .S1(n105[8]));
    defparam counter_12_add_4_9.INIT0 = "0xc33c";
    defparam counter_12_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n219), .CI0(n219), .A1(GND_net), 
            .B1(GND_net), .C1(counter[6]), .D1(n688), .CI1(n688), .CO0(n688), 
            .CO1(n221), .S0(n105[5]), .S1(n105[6]));
    defparam counter_12_add_4_7.INIT0 = "0xc33c";
    defparam counter_12_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n217), .CI0(n217), .A1(GND_net), 
            .B1(GND_net), .C1(counter[4]), .D1(n685), .CI1(n685), .CO0(n685), 
            .CO1(n219), .S0(n105[3]), .S1(n105[4]));
    defparam counter_12_add_4_5.INIT0 = "0xc33c";
    defparam counter_12_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n215), .CI0(n215), .A1(GND_net), 
            .B1(GND_net), .C1(counter[2]), .D1(n682), .CI1(n682), .CO0(n682), 
            .CO1(n217), .S0(n105[1]), .S1(n105[2]));
    defparam counter_12_add_4_3.INIT0 = "0xc33c";
    defparam counter_12_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@1(26[14],26[25])" *) FA2 counter_12_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n679), .CI1(n679), .CO0(n679), .CO1(n215), 
            .S1(n105[0]));
    defparam counter_12_add_4_1.INIT0 = "0xc33c";
    defparam counter_12_add_4_1.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@1(26[14],26[25])" *) FD1P3XZ counter_12__i0 (.D(n105[0]), 
            .SP(VCC_net), .CK(clk), .SR(n24), .Q(counter[0]));
    defparam counter_12__i0.REGSET = "RESET";
    defparam counter_12__i0.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module adder
//

module adder (input s0_c_3, input s1_c_3, output led_c_4, input s0_c_2, 
            input s1_c_2, output led_c_3, output led_c_2, input s0_c_0, 
            input s1_c_0, output led_c_0, input s0_c_1, input s1_c_1, 
            output led_c_1);
    
    
    wire led_c_3_N_29, led_c_2_N_31;
    
    (* lut_function="(A (B+(C))+!A (B (C)))", lineinfo="@0(11[15],11[22])" *) LUT4 led_c_4_I_0_3_lut (.A(s0_c_3), 
            .B(s1_c_3), .C(led_c_3_N_29), .Z(led_c_4));
    defparam led_c_4_I_0_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))", lineinfo="@0(11[15],11[22])" *) LUT4 i37_3_lut (.A(s0_c_2), 
            .B(s1_c_2), .C(led_c_2_N_31), .Z(led_c_3_N_29));
    defparam i37_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))", lineinfo="@0(11[15],11[22])" *) LUT4 i2_3_lut (.A(led_c_3_N_29), 
            .B(s1_c_3), .C(s0_c_3), .Z(led_c_3));
    defparam i2_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))", lineinfo="@0(11[15],11[22])" *) LUT4 i2_3_lut_adj_1 (.A(led_c_2_N_31), 
            .B(s1_c_2), .C(s0_c_2), .Z(led_c_2));
    defparam i2_3_lut_adj_1.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(11[15],11[22])" *) LUT4 s0_c_0_I_0_2_lut (.A(s0_c_0), 
            .B(s1_c_0), .Z(led_c_0));
    defparam s0_c_0_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))", lineinfo="@0(11[15],11[22])" *) LUT4 i2_3_lut_4_lut (.A(s0_c_0), 
            .B(s1_c_0), .C(s0_c_1), .D(s1_c_1), .Z(led_c_1));
    defparam i2_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))", lineinfo="@0(11[15],11[22])" *) LUT4 i30_3_lut_4_lut (.A(s0_c_0), 
            .B(s1_c_0), .C(s1_c_1), .D(s0_c_1), .Z(led_c_2_N_31));
    defparam i30_3_lut_4_lut.INIT = "0xf880";
    
endmodule
