// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FFT_C_fft_stage (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        IN_r_address0,
        IN_r_ce0,
        IN_r_q0,
        IN_r_address1,
        IN_r_ce1,
        IN_r_q1,
        OUT_r_address0,
        OUT_r_ce0,
        OUT_r_we0,
        OUT_r_d0,
        OUT_r_address1,
        OUT_r_ce1,
        OUT_r_we1,
        OUT_r_d1,
        curr_stage_offset,
        y_offset,
        p_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] IN_r_address0;
output   IN_r_ce0;
input  [31:0] IN_r_q0;
output  [5:0] IN_r_address1;
output   IN_r_ce1;
input  [31:0] IN_r_q1;
output  [5:0] OUT_r_address0;
output   OUT_r_ce0;
output   OUT_r_we0;
output  [31:0] OUT_r_d0;
output  [5:0] OUT_r_address1;
output   OUT_r_ce1;
output   OUT_r_we1;
output  [31:0] OUT_r_d1;
input  [2:0] curr_stage_offset;
input  [6:0] y_offset;
input  [15:0] p_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] IN_r_address0;
reg IN_r_ce0;
reg[5:0] IN_r_address1;
reg IN_r_ce1;
reg[5:0] OUT_r_address0;
reg OUT_r_ce0;
reg OUT_r_we0;
reg[31:0] OUT_r_d0;
reg OUT_r_ce1;
reg OUT_r_we1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln1069_fu_115_p2;
reg   [0:0] icmp_ln1069_reg_179;
wire   [7:0] empty_fu_121_p1;
reg   [7:0] empty_reg_183;
reg   [6:0] div_i_i43_cast_reg_188;
wire   [7:0] tmp_2_fu_143_p3;
reg   [7:0] tmp_2_reg_193;
wire   [5:0] p_lshr_f_cast7_fu_152_p4;
reg   [5:0] p_lshr_f_cast7_reg_198;
wire   [6:0] sub32_fu_167_p2;
reg   [6:0] sub32_reg_203;
wire    grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_start;
wire    grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_done;
wire    grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_idle;
wire    grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_ready;
wire   [5:0] grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_address0;
wire    grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_ce0;
wire   [5:0] grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_address1;
wire    grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_ce1;
wire   [5:0] grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_address0;
wire    grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_ce0;
wire    grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_we0;
wire   [31:0] grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_d0;
wire    grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_start;
wire    grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_done;
wire    grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_idle;
wire    grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_ready;
wire   [5:0] grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_address0;
wire    grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_ce0;
wire   [5:0] grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_address1;
wire    grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_ce1;
wire   [5:0] grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_address0;
wire    grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_ce0;
wire    grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_we0;
wire   [31:0] grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_d0;
wire   [5:0] grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_address1;
wire    grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_ce1;
wire    grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_we1;
wire   [31:0] grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_d1;
reg    grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_start_reg;
wire   [7:0] trunc_ln_fu_105_p4;
wire   [7:0] curr_stage_offset_cast1_fu_101_p1;
wire   [2:0] sub_fu_137_p2;
wire   [6:0] div_cast_cast_fu_163_p1;
reg    ap_block_state2_on_subcall_done;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_start_reg = 1'b0;
#0 grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_start_reg = 1'b0;
end

FFT_C_fft_stage_Pipeline_SKIP_X grp_fft_stage_Pipeline_SKIP_X_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_start),
    .ap_done(grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_done),
    .ap_idle(grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_idle),
    .ap_ready(grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_ready),
    .div_i_i43_cast(div_i_i43_cast_reg_188),
    .zext_ln20_1(tmp_2_reg_193),
    .IN_r_address0(grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_address0),
    .IN_r_ce0(grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_ce0),
    .IN_r_q0(IN_r_q0),
    .IN_r_address1(grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_address1),
    .IN_r_ce1(grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_ce1),
    .IN_r_q1(IN_r_q1),
    .p_lshr_f_cast7(p_lshr_f_cast7_reg_198),
    .OUT_r_address0(grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_address0),
    .OUT_r_ce0(grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_ce0),
    .OUT_r_we0(grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_we0),
    .OUT_r_d0(grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_d0),
    .sext_ln16(sub32_reg_203),
    .y_offset_cast2(y_offset)
);

FFT_C_fft_stage_Pipeline_VITIS_LOOP_39_1 grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_start),
    .ap_done(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_done),
    .ap_idle(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_idle),
    .ap_ready(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_ready),
    .p_partselect(empty_reg_183),
    .IN_r_address0(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_address0),
    .IN_r_ce0(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_ce0),
    .IN_r_q0(IN_r_q0),
    .IN_r_address1(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_address1),
    .IN_r_ce1(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_ce1),
    .IN_r_q1(IN_r_q1),
    .OUT_r_address0(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_address0),
    .OUT_r_ce0(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_ce0),
    .OUT_r_we0(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_we0),
    .OUT_r_d0(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_d0),
    .OUT_r_address1(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_address1),
    .OUT_r_ce1(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_ce1),
    .OUT_r_we1(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_we1),
    .OUT_r_d1(grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (icmp_ln1069_fu_115_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_ready == 1'b1)) begin
            grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (icmp_ln1069_fu_115_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_start_reg <= 1'b1;
        end else if ((grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_ready == 1'b1)) begin
            grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1069_fu_115_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        div_i_i43_cast_reg_188 <= {{p_read[7:1]}};
        p_lshr_f_cast7_reg_198 <= {{y_offset[6:1]}};
        sub32_reg_203 <= sub32_fu_167_p2;
        tmp_2_reg_193[7 : 5] <= tmp_2_fu_143_p3[7 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_183 <= empty_fu_121_p1;
        icmp_ln1069_reg_179 <= icmp_ln1069_fu_115_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln1069_reg_179 == 1'd1)) begin
            IN_r_address0 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_address0;
        end else if ((icmp_ln1069_reg_179 == 1'd0)) begin
            IN_r_address0 = grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_address0;
        end else begin
            IN_r_address0 = 'bx;
        end
    end else begin
        IN_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln1069_reg_179 == 1'd1)) begin
            IN_r_address1 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_address1;
        end else if ((icmp_ln1069_reg_179 == 1'd0)) begin
            IN_r_address1 = grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_address1;
        end else begin
            IN_r_address1 = 'bx;
        end
    end else begin
        IN_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln1069_reg_179 == 1'd1)) begin
            IN_r_ce0 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_ce0;
        end else if ((icmp_ln1069_reg_179 == 1'd0)) begin
            IN_r_ce0 = grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_ce0;
        end else begin
            IN_r_ce0 = 1'b0;
        end
    end else begin
        IN_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln1069_reg_179 == 1'd1)) begin
            IN_r_ce1 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_IN_r_ce1;
        end else if ((icmp_ln1069_reg_179 == 1'd0)) begin
            IN_r_ce1 = grp_fft_stage_Pipeline_SKIP_X_fu_74_IN_r_ce1;
        end else begin
            IN_r_ce1 = 1'b0;
        end
    end else begin
        IN_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln1069_reg_179 == 1'd1)) begin
            OUT_r_address0 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_address0;
        end else if ((icmp_ln1069_reg_179 == 1'd0)) begin
            OUT_r_address0 = grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_address0;
        end else begin
            OUT_r_address0 = 'bx;
        end
    end else begin
        OUT_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln1069_reg_179 == 1'd1)) begin
            OUT_r_ce0 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_ce0;
        end else if ((icmp_ln1069_reg_179 == 1'd0)) begin
            OUT_r_ce0 = grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_ce0;
        end else begin
            OUT_r_ce0 = 1'b0;
        end
    end else begin
        OUT_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1069_reg_179 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        OUT_r_ce1 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_ce1;
    end else begin
        OUT_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln1069_reg_179 == 1'd1)) begin
            OUT_r_d0 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_d0;
        end else if ((icmp_ln1069_reg_179 == 1'd0)) begin
            OUT_r_d0 = grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_d0;
        end else begin
            OUT_r_d0 = 'bx;
        end
    end else begin
        OUT_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln1069_reg_179 == 1'd1)) begin
            OUT_r_we0 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_we0;
        end else if ((icmp_ln1069_reg_179 == 1'd0)) begin
            OUT_r_we0 = grp_fft_stage_Pipeline_SKIP_X_fu_74_OUT_r_we0;
        end else begin
            OUT_r_we0 = 1'b0;
        end
    end else begin
        OUT_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1069_reg_179 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        OUT_r_we1 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_we1;
    end else begin
        OUT_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OUT_r_address1 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_address1;

assign OUT_r_d1 = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_OUT_r_d1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state2_on_subcall_done = (((grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_done == 1'b0) & (icmp_ln1069_reg_179 == 1'd1)) | ((grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_done == 1'b0) & (icmp_ln1069_reg_179 == 1'd0)));
end

assign curr_stage_offset_cast1_fu_101_p1 = curr_stage_offset;

assign div_cast_cast_fu_163_p1 = p_lshr_f_cast7_fu_152_p4;

assign empty_fu_121_p1 = p_read[7:0];

assign grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_start = grp_fft_stage_Pipeline_SKIP_X_fu_74_ap_start_reg;

assign grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_start = grp_fft_stage_Pipeline_VITIS_LOOP_39_1_fu_92_ap_start_reg;

assign icmp_ln1069_fu_115_p2 = ((trunc_ln_fu_105_p4 < curr_stage_offset_cast1_fu_101_p1) ? 1'b1 : 1'b0);

assign p_lshr_f_cast7_fu_152_p4 = {{y_offset[6:1]}};

assign sub32_fu_167_p2 = ($signed(div_cast_cast_fu_163_p1) + $signed(7'd127));

assign sub_fu_137_p2 = ($signed(curr_stage_offset) + $signed(3'd7));

assign tmp_2_fu_143_p3 = {{sub_fu_137_p2}, {5'd0}};

assign trunc_ln_fu_105_p4 = {{p_read[15:8]}};

always @ (posedge ap_clk) begin
    tmp_2_reg_193[4:0] <= 5'b00000;
end

endmodule //FFT_C_fft_stage
