\hypertarget{class_r_s232_write}{}\section{R\+S232\+Write Entity Reference}
\label{class_r_s232_write}\index{R\+S232\+Write@{R\+S232\+Write}}


Inheritance diagram for R\+S232\+Write\+:
% FIG 0


Collaboration diagram for R\+S232\+Write\+:
% FIG 1
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write_1_1moore}{moore} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+E\+E} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\item 
\hyperlink{class_r_s232_write_a0f5ecc6613f63d07f7963a97b1b26095}{std\+\_\+logic\+\_\+arith}   
\item 
\hyperlink{class_r_s232_write_a598da929e807d58939b47499e8bc9fa8}{std\+\_\+logic\+\_\+unsigned}   
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write_a98682ef7de2714e5bab788a2e2ff1b7f}{R\+S\+T}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write_ab5d0ea9e968d49d94da9db07a979d402}{C\+L\+K}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write_a2362aafea593a78b601ede05bb71edd7}{S\+T\+R}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write_a7671d0cfbe49b836aa8bfd98c0477dfa}{D\+A\+T\+A\+W\+R}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write_af99e9846fb1525d8781a8861c5405ac6}{N\+Baud}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write_a7b083766046f96c99b2889ae0e824ca4}{E\+O\+T}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write_a447d59a050c4bcc20d40ab5c940b17dd}{Tx}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{class_r_s232_write_ab5d0ea9e968d49d94da9db07a979d402}{}\index{R\+S232\+Write@{R\+S232\+Write}!C\+L\+K@{C\+L\+K}}
\index{C\+L\+K@{C\+L\+K}!R\+S232\+Write@{R\+S232\+Write}}
\subsubsection[{C\+L\+K}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+K} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write_ab5d0ea9e968d49d94da9db07a979d402}
\hypertarget{class_r_s232_write_a7671d0cfbe49b836aa8bfd98c0477dfa}{}\index{R\+S232\+Write@{R\+S232\+Write}!D\+A\+T\+A\+W\+R@{D\+A\+T\+A\+W\+R}}
\index{D\+A\+T\+A\+W\+R@{D\+A\+T\+A\+W\+R}!R\+S232\+Write@{R\+S232\+Write}}
\subsubsection[{D\+A\+T\+A\+W\+R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+A\+T\+A\+W\+R} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write_a7671d0cfbe49b836aa8bfd98c0477dfa}
\hypertarget{class_r_s232_write_a7b083766046f96c99b2889ae0e824ca4}{}\index{R\+S232\+Write@{R\+S232\+Write}!E\+O\+T@{E\+O\+T}}
\index{E\+O\+T@{E\+O\+T}!R\+S232\+Write@{R\+S232\+Write}}
\subsubsection[{E\+O\+T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf E\+O\+T} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write_a7b083766046f96c99b2889ae0e824ca4}
\hypertarget{class_r_s232_write_ae4f03c286607f3181e16b9aa12d0c6d4}{}\index{R\+S232\+Write@{R\+S232\+Write}!I\+E\+E\+E@{I\+E\+E\+E}}
\index{I\+E\+E\+E@{I\+E\+E\+E}!R\+S232\+Write@{R\+S232\+Write}}
\subsubsection[{I\+E\+E\+E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+E\+E\+E}\hspace{0.3cm}{\ttfamily [Library]}}\label{class_r_s232_write_ae4f03c286607f3181e16b9aa12d0c6d4}
\hypertarget{class_r_s232_write_af99e9846fb1525d8781a8861c5405ac6}{}\index{R\+S232\+Write@{R\+S232\+Write}!N\+Baud@{N\+Baud}}
\index{N\+Baud@{N\+Baud}!R\+S232\+Write@{R\+S232\+Write}}
\subsubsection[{N\+Baud}]{\setlength{\rightskip}{0pt plus 5cm}{\bf N\+Baud} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write_af99e9846fb1525d8781a8861c5405ac6}
\hypertarget{class_r_s232_write_a98682ef7de2714e5bab788a2e2ff1b7f}{}\index{R\+S232\+Write@{R\+S232\+Write}!R\+S\+T@{R\+S\+T}}
\index{R\+S\+T@{R\+S\+T}!R\+S232\+Write@{R\+S232\+Write}}
\subsubsection[{R\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+S\+T} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write_a98682ef7de2714e5bab788a2e2ff1b7f}
\hypertarget{class_r_s232_write_acd03516902501cd1c7296a98e22c6fcb}{}\index{R\+S232\+Write@{R\+S232\+Write}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!R\+S232\+Write@{R\+S232\+Write}}
\subsubsection[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{class_r_s232_write_acd03516902501cd1c7296a98e22c6fcb}
\hypertarget{class_r_s232_write_a0f5ecc6613f63d07f7963a97b1b26095}{}\index{R\+S232\+Write@{R\+S232\+Write}!std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}}
\index{std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}!R\+S232\+Write@{R\+S232\+Write}}
\subsubsection[{std\+\_\+logic\+\_\+arith}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+arith}\hspace{0.3cm}{\ttfamily [Package]}}\label{class_r_s232_write_a0f5ecc6613f63d07f7963a97b1b26095}
\hypertarget{class_r_s232_write_a598da929e807d58939b47499e8bc9fa8}{}\index{R\+S232\+Write@{R\+S232\+Write}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!R\+S232\+Write@{R\+S232\+Write}}
\subsubsection[{std\+\_\+logic\+\_\+unsigned}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\label{class_r_s232_write_a598da929e807d58939b47499e8bc9fa8}
\hypertarget{class_r_s232_write_a2362aafea593a78b601ede05bb71edd7}{}\index{R\+S232\+Write@{R\+S232\+Write}!S\+T\+R@{S\+T\+R}}
\index{S\+T\+R@{S\+T\+R}!R\+S232\+Write@{R\+S232\+Write}}
\subsubsection[{S\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+R} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write_a2362aafea593a78b601ede05bb71edd7}
\hypertarget{class_r_s232_write_a447d59a050c4bcc20d40ab5c940b17dd}{}\index{R\+S232\+Write@{R\+S232\+Write}!Tx@{Tx}}
\index{Tx@{Tx}!R\+S232\+Write@{R\+S232\+Write}}
\subsubsection[{Tx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Tx} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write_a447d59a050c4bcc20d40ab5c940b17dd}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Write/\hyperlink{_r_s232_write_8vhd}{R\+S232\+Write.\+vhd}\end{DoxyCompactItemize}
