{"vcs1":{"timestamp_begin":1713306060.550355712, "rt":0.80, "ut":0.46, "st":0.29}}
{"vcselab":{"timestamp_begin":1713306061.542284389, "rt":0.87, "ut":0.59, "st":0.25}}
{"link":{"timestamp_begin":1713306062.552897049, "rt":0.48, "ut":0.20, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713306059.519731990}
{"VCS_COMP_START_TIME": 1713306059.519731990}
{"VCS_COMP_END_TIME": 1713306063.211800600}
{"VCS_USER_OPTIONS": "-sverilog lab5/alu.sv lab5/constants.sv lab5/controlpath.sv lab5/datapath.sv lab5/library.sv lab5/memory.sv lab5/regfile.sv lab5/RISC240.sv"}
{"vcs1": {"peak_mem": 337696}}
{"stitch_vcselab": {"peak_mem": 238996}}
