
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 960.590 ; gain = 129.918 ; free physical = 3624 ; free virtual = 6460
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:33]
INFO: [Synth 8-3491] module 'ClockDivider' declared at '/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/realtime/ClockDivider_stub.vhdl:5' bound to instance 'clock0' of component 'ClockDivider' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:315]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/realtime/ClockDivider_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Vga' declared at '/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Vga.vhd:12' bound to instance 'vga0' of component 'Vga' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:350]
INFO: [Synth 8-638] synthesizing module 'Vga' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Vga.vhd:38]
	Parameter H_PIX bound to: 1280 - type: integer 
	Parameter H_FP bound to: 48 - type: integer 
	Parameter H_SY bound to: 112 - type: integer 
	Parameter H_BP bound to: 248 - type: integer 
	Parameter H_POL bound to: 1'b1 
	Parameter V_PIX bound to: 1024 - type: integer 
	Parameter V_FP bound to: 1 - type: integer 
	Parameter V_SY bound to: 3 - type: integer 
	Parameter V_BP bound to: 36 - type: integer 
	Parameter V_POL bound to: 1'b1 
INFO: [Synth 8-4471] merging register 'vgaGreen_reg[3:0]' into 'vgaRed_reg[3:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Vga.vhd:91]
INFO: [Synth 8-4471] merging register 'vgaBlue_reg[3:0]' into 'vgaRed_reg[3:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Vga.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'Vga' (1#1) [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Vga.vhd:38]
INFO: [Synth 8-3491] module 'FrameBuffer' declared at '/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/realtime/FrameBuffer_stub.vhdl:5' bound to instance 'frameBuffer0' of component 'Framebuffer' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:363]
INFO: [Synth 8-638] synthesizing module 'FrameBuffer' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/realtime/FrameBuffer_stub.vhdl:22]
	Parameter BITS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Prng' declared at '/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Prng.vhd:6' bound to instance 'prng0' of component 'Prng' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:380]
INFO: [Synth 8-638] synthesizing module 'Prng' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Prng.vhd:20]
	Parameter BITS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Prng' (2#1) [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Prng.vhd:20]
	Parameter CLK_FREQ bound to: 15000000 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard_to_ascii' declared at '/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:26' bound to instance 'keyboard0' of component 'ps2_keyboard_to_ascii' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:389]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_to_ascii' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:41]
	Parameter clk_freq bound to: 15000000 - type: integer 
	Parameter clk_freq bound to: 15000000 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at '/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:26' bound to instance 'ps2_keyboard_0' of component 'ps2_keyboard' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:72]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:39]
	Parameter clk_freq bound to: 15000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (3#1) [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_to_ascii' (4#1) [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:41]
INFO: [Synth 8-3491] module 'Ram' declared at '/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Ram.vhd:8' bound to instance 'ram0' of component 'Ram' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:399]
INFO: [Synth 8-638] synthesizing module 'Ram' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Ram.vhd:20]
INFO: [Synth 8-3491] module 'Mem' declared at '/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/realtime/Mem_stub.vhdl:5' bound to instance 'mem0' of component 'Mem' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Ram.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mem' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/realtime/Mem_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'Ram' (5#1) [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Ram.vhd:20]
INFO: [Synth 8-3491] module 'Stack' declared at '/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/realtime/Stack_stub.vhdl:5' bound to instance 'stack0' of component 'Stack' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:410]
INFO: [Synth 8-638] synthesizing module 'Stack' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/realtime/Stack_stub.vhdl:16]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001000 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:818]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001001 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:818]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001010 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:818]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001011 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:818]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001100 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:818]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001101 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:818]
INFO: [Synth 8-226] default block is never used [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:818]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000000100 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000000101 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000000110 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000000111 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001001 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001010 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001011 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001100 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001101 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001110 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001111 will never be executed [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
INFO: [Synth 8-226] default block is never used [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:890]
WARNING: [Synth 8-3848] Net led in module/entity top does not have driver. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:33]
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
WARNING: [Synth 8-3331] design top has unconnected port RsRx
WARNING: [Synth 8-3331] design top has unconnected port RsTx
WARNING: [Synth 8-3331] design top has unconnected port sw[15]
WARNING: [Synth 8-3331] design top has unconnected port sw[14]
WARNING: [Synth 8-3331] design top has unconnected port sw[13]
WARNING: [Synth 8-3331] design top has unconnected port sw[12]
WARNING: [Synth 8-3331] design top has unconnected port sw[11]
WARNING: [Synth 8-3331] design top has unconnected port sw[10]
WARNING: [Synth 8-3331] design top has unconnected port sw[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[8]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
WARNING: [Synth 8-3331] design top has unconnected port sw[3]
WARNING: [Synth 8-3331] design top has unconnected port sw[2]
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
WARNING: [Synth 8-3331] design top has unconnected port btnC
WARNING: [Synth 8-3331] design top has unconnected port btnU
WARNING: [Synth 8-3331] design top has unconnected port btnL
WARNING: [Synth 8-3331] design top has unconnected port btnR
WARNING: [Synth 8-3331] design top has unconnected port btnD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1116.676 ; gain = 286.004 ; free physical = 3462 ; free virtual = 6302
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1116.676 ; gain = 286.004 ; free physical = 3462 ; free virtual = 6302
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/dcp/ClockDivider_in_context.xdc] for cell 'clock0'
Finished Parsing XDC File [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/dcp/ClockDivider_in_context.xdc] for cell 'clock0'
Parsing XDC File [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/dcp_2/Stack_in_context.xdc] for cell 'stack0'
Finished Parsing XDC File [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/dcp_2/Stack_in_context.xdc] for cell 'stack0'
Parsing XDC File [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/dcp_3/FrameBuffer_in_context.xdc] for cell 'frameBuffer0'
Finished Parsing XDC File [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/dcp_3/FrameBuffer_in_context.xdc] for cell 'frameBuffer0'
Parsing XDC File [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/dcp_4/Mem_in_context.xdc] for cell 'ram0/mem0'
Finished Parsing XDC File [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/dcp_4/Mem_in_context.xdc] for cell 'ram0/mem0'
Parsing XDC File [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1430.574 ; gain = 0.000 ; free physical = 3271 ; free virtual = 6111
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'frameBuffer0' at clock pin 'clkb' is different from the actual clock period '9.259', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'ram0/mem0' at clock pin 'clka' is different from the actual clock period '11.111', this can result in different implementation results.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25403 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1430.574 ; gain = 599.902 ; free physical = 3265 ; free virtual = 6106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1430.574 ; gain = 599.902 ; free physical = 3265 ; free virtual = 6106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.runs/synth_1/.Xil/Vivado-25390-Dries007-Arch/dcp/ClockDivider_in_context.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1430.574 ; gain = 599.902 ; free physical = 3265 ; free virtual = 6106
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "break" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ascii" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ascii" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ram'
INFO: [Synth 8-4471] merging register 'string_buffer_reg[3][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[4][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[5][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[6][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[7][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[8][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[9][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[10][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[11][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[12][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[13][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[14][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[15][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[16][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[17][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[18][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[19][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[20][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[21][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[22][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[23][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[24][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[25][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[26][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[27][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[28][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[29][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[30][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[31][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[32][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[33][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[34][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[35][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[36][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[37][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[38][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[39][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[40][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[41][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[42][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[43][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[44][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[45][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[46][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[47][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[48][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[49][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[50][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[51][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[52][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[53][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[54][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[55][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[56][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[57][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[58][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[59][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[60][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[61][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[62][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[63][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[64][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[65][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[66][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[67][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[68][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[69][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[70][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[71][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[72][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[73][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[74][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[75][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[76][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[77][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[78][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[79][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[80][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[81][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[82][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[83][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[84][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[85][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[86][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[87][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[88][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[89][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[90][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[91][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[92][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[93][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[94][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[95][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[96][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[97][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[98][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[99][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Synth 8-4471] merging register 'string_buffer_reg[100][7:0]' into 'string_buffer_reg[2][7:0]' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:553]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "clk_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_re" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_re" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cursor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cursor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "message[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[4]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[6]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[8]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[9]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[10]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[11]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[12]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[13]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[14]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[15]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[16]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[17]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[18]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[19]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[20]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[21]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[22]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[24]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[25]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[35]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[41]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[42]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[43]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[44]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[46]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_fetch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "store_fetch" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "branch_fetch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "fb_a_addr1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flags1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dict" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "objtab" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "globals" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "static" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flags2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "abbreviations_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_re" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_re" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cursor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cursor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "message[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[6]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[8]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[9]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[10]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[11]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[12]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[13]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[14]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[15]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[16]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[17]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[18]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[19]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[20]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[21]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[22]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[24]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[25]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[35]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[41]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[42]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[43]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[44]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[46]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_fetch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "store_fetch" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "branch_fetch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "fb_a_addr1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flags1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dict" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "objtab" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "globals" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "static" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flags2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "abbreviations_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "tmp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-5587' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cursor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "message[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[36]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[37]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "message[38]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "string_buffer[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op0_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op0_type" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "store_fetch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "branch_fetch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "branch_fetch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "string_fetch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_raw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb_a_dat_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb_a_dat_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb_a_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                           000001 |                              000
                      s1 |                           000010 |                              001
                      s2 |                           000100 |                              010
                      s3 |                           001000 |                              011
                      s4 |                           010000 |                              100
                      s5 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ram'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:04 . Memory (MB): peak = 1430.574 ; gain = 599.902 ; free physical = 3252 ; free virtual = 6093
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 21    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 17    
	               14 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 55    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 6     
	   6 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 15    
	   3 Input     17 Bit        Muxes := 4     
	  16 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 17    
	  16 Input     14 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 20    
	  32 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 2     
	  48 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	  29 Input      8 Bit        Muxes := 13    
	  14 Input      8 Bit        Muxes := 32    
	  16 Input      8 Bit        Muxes := 2     
	 286 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 107   
	   4 Input      7 Bit        Muxes := 3     
	  16 Input      7 Bit        Muxes := 56    
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 2     
	  27 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  29 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 31    
	   7 Input      1 Bit        Muxes := 2     
	  23 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	 286 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 21    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 13    
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 51    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 15    
	   3 Input     17 Bit        Muxes := 4     
	  16 Input     17 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 16    
	  16 Input     14 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	  29 Input      8 Bit        Muxes := 13    
	  14 Input      8 Bit        Muxes := 32    
	  16 Input      8 Bit        Muxes := 2     
	 286 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 107   
	   4 Input      7 Bit        Muxes := 3     
	  16 Input      7 Bit        Muxes := 56    
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 2     
	  27 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  29 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
	   6 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 31    
	   7 Input      1 Bit        Muxes := 2     
	  23 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	 286 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module Vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module Prng 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ps2_keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module ps2_keyboard_to_ascii 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  32 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 2     
	  48 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	  32 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module Ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     17 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 1430.582 ; gain = 599.910 ; free physical = 3252 ; free virtual = 6093
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ascii2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ascii" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[2]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[3]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[39]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[12]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[1]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[46]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[44]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[43]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[42]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[41]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[38]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[37]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[36]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[35]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[34]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[33]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[32]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[31]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[30]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[29]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[28]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[27]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[26]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[25]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[24]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[23]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[22]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[21]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[20]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[19]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[18]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[17]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[16]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[15]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[14]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[13]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[11]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[10]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[9]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[8]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[7]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[6]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[5]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'message_reg[4]' and it is trimmed from '8' to '7' bits. [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Top.vhd:549]
INFO: [Synth 8-5545] ROM "fb_a_addr1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ascii_i5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
WARNING: [Synth 8-3331] design top has unconnected port RsRx
WARNING: [Synth 8-3331] design top has unconnected port RsTx
WARNING: [Synth 8-3331] design top has unconnected port sw[15]
WARNING: [Synth 8-3331] design top has unconnected port sw[14]
WARNING: [Synth 8-3331] design top has unconnected port sw[13]
WARNING: [Synth 8-3331] design top has unconnected port sw[12]
WARNING: [Synth 8-3331] design top has unconnected port sw[11]
WARNING: [Synth 8-3331] design top has unconnected port sw[10]
WARNING: [Synth 8-3331] design top has unconnected port sw[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[8]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
WARNING: [Synth 8-3331] design top has unconnected port sw[3]
WARNING: [Synth 8-3331] design top has unconnected port sw[2]
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
WARNING: [Synth 8-3331] design top has unconnected port btnC
WARNING: [Synth 8-3331] design top has unconnected port btnU
WARNING: [Synth 8-3331] design top has unconnected port btnL
WARNING: [Synth 8-3331] design top has unconnected port btnR
WARNING: [Synth 8-3331] design top has unconnected port btnD
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:49 ; elapsed = 00:03:49 . Memory (MB): peak = 1430.582 ; gain = 599.910 ; free physical = 3231 ; free virtual = 6072
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:49 ; elapsed = 00:03:49 . Memory (MB): peak = 1430.582 ; gain = 599.910 ; free physical = 3231 ; free virtual = 6072

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Vga         | rom        | 2048x8        | LUT            | 
|top         | rom__1     | 32x1          | LUT            | 
|top         | rom__2     | 32x1          | LUT            | 
|top         | rom__3     | 32x7          | LUT            | 
|Vga         | rom        | 2048x8        | LUT            | 
|top         | rom__4     | 32x1          | LUT            | 
|top         | rom__5     | 32x1          | LUT            | 
|top         | rom__6     | 32x7          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-582] remapping instance delta0_inferred/i_303 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-3886] merging instance '\ram_we_reg[1] ' (FDR) to '\ram_we_reg[0] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[16] ' (FDE) to '\string_back_reg[0] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[12] ' (FDE) to '\string_back_reg[0] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[8] ' (FDE) to '\string_back_reg[0] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[4] ' (FDE) to '\string_back_reg[0] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[0] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[11] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[10] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[9] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[15] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[14] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[13] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[7] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[6] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[5] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[3] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[2] ' (FDE) to '\string_back_reg[1] '
INFO: [Synth 8-3886] merging instance '\string_back_reg[1] ' (FDE) to '\string_pointer_reg[7] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_state_reg[3] )
INFO: [Synth 8-3886] merging instance '\next_state_reg[1] ' (FDRE) to '\next_state_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_in_abbr_reg)
INFO: [Synth 8-3886] merging instance '\flags1_reg[6] ' (FDE) to '\flags1_reg[4] '
INFO: [Synth 8-3886] merging instance '\flags1_reg[5] ' (FDE) to '\flags1_reg[4] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\flags1_reg[4] )
INFO: [Synth 8-3886] merging instance '\string_buffer_reg[2][0] ' (FDE) to '\string_buffer_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\string_buffer_reg[1][7] ' (FDE) to '\string_buffer_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\string_buffer_reg[2][7] ' (FDE) to '\string_buffer_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\string_buffer_reg[1][0] ' (FDE) to '\string_buffer_reg[1][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[31][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[47][7] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[30][0] ' (FDE) to '\message_reg[30][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[29][0] ' (FDE) to '\message_reg[29][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[28][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[25][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[24][0] ' (FDE) to '\message_reg[24][4] '
INFO: [Synth 8-3886] merging instance '\message_reg[23][0] ' (FDE) to '\message_reg[23][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[22][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[21][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[20][0] ' (FDE) to '\message_reg[20][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[19][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[17][0] ' (FDE) to '\message_reg[17][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[16][0] ' (FDE) to '\message_reg[16][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[7][0] ' (FDE) to '\message_reg[8][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[1][0] ' (FDE) to '\message_reg[1][3] '
INFO: [Synth 8-3886] merging instance '\message_reg[15][0] ' (FDE) to '\message_reg[15][3] '
INFO: [Synth 8-3886] merging instance '\message_reg[14][0] ' (FDE) to '\message_reg[14][4] '
INFO: [Synth 8-3886] merging instance '\message_reg[13][0] ' (FDE) to '\message_reg[13][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[47][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[44][0] ' (FDE) to '\message_reg[44][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[43][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[42][0] ' (FDE) to '\message_reg[42][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[41][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[39][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[38][0] ' (FDE) to '\message_reg[38][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[37][0] ' (FDE) to '\message_reg[37][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[35][0] ' (FDE) to '\message_reg[35][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[34][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[32][0] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\string_buffer_reg[2][1] ' (FDE) to '\string_buffer_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\string_buffer_reg[1][1] ' (FDE) to '\string_buffer_reg[1][4] '
INFO: [Synth 8-3886] merging instance '\message_reg[31][1] ' (FDE) to '\message_reg[31][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[30][1] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[29][1] ' (FDE) to '\message_reg[29][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[26][1] ' (FDE) to '\message_reg[26][4] '
INFO: [Synth 8-3886] merging instance '\message_reg[25][1] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[23][1] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[22][1] ' (FDE) to '\message_reg[22][4] '
INFO: [Synth 8-3886] merging instance '\message_reg[21][1] ' (FDE) to '\message_reg[21][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[20][1] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[18][1] ' (FDE) to '\message_reg[18][3] '
INFO: [Synth 8-3886] merging instance '\message_reg[16][1] ' (FDE) to '\message_reg[16][4] '
INFO: [Synth 8-3886] merging instance '\message_reg[2][1] ' (FDE) to '\message_reg[8][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[15][1] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[14][1] ' (FDE) to '\message_reg[14][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[11][1] ' (FDE) to '\message_reg[11][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[47][1] ' (FDE) to '\message_reg[46][1] '
INFO: [Synth 8-3886] merging instance '\message_reg[46][1] ' (FDE) to '\message_reg[46][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[44][1] ' (FDE) to '\message_reg[44][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[43][1] ' (FDE) to '\message_reg[43][4] '
INFO: [Synth 8-3886] merging instance '\message_reg[42][1] ' (FDE) to '\message_reg[46][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[41][1] ' (FDE) to '\message_reg[41][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[39][1] ' (FDE) to '\message_reg[39][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[37][1] ' (FDE) to '\message_reg[37][3] '
INFO: [Synth 8-3886] merging instance '\message_reg[36][1] ' (FDE) to '\message_reg[36][4] '
INFO: [Synth 8-3886] merging instance '\message_reg[35][1] ' (FDE) to '\message_reg[46][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[34][1] ' (FDE) to '\message_reg[46][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[33][1] ' (FDE) to '\message_reg[46][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[32][1] ' (FDE) to '\message_reg[46][2] '
INFO: [Synth 8-3886] merging instance '\string_buffer_reg[2][2] ' (FDE) to '\string_buffer_reg[1][4] '
INFO: [Synth 8-3886] merging instance '\string_buffer_reg[1][2] ' (FDE) to '\string_buffer_reg[1][3] '
INFO: [Synth 8-3886] merging instance '\message_reg[31][2] ' (FDE) to '\message_reg[31][3] '
INFO: [Synth 8-3886] merging instance '\message_reg[30][2] ' (FDE) to '\message_reg[46][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[27][2] ' (FDE) to '\message_reg[27][3] '
INFO: [Synth 8-3886] merging instance '\message_reg[25][2] ' (FDE) to '\message_reg[25][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[24][2] ' (FDE) to '\message_reg[24][3] '
INFO: [Synth 8-3886] merging instance '\message_reg[23][2] ' (FDE) to '\message_reg[23][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[22][2] ' (FDE) to '\message_reg[22][3] '
INFO: [Synth 8-3886] merging instance '\message_reg[21][2] ' (FDE) to '\message_reg[46][2] '
INFO: [Synth 8-3886] merging instance '\message_reg[18][2] ' (FDE) to '\message_reg[18][6] '
INFO: [Synth 8-3886] merging instance '\message_reg[17][2] ' (FDE) to '\message_reg[17][4] '
INFO: [Synth 8-3886] merging instance '\message_reg[2][2] ' (FDE) to '\message_reg[2][5] '
INFO: [Synth 8-3886] merging instance '\message_reg[14][2] ' (FDE) to '\message_reg[14][3] '
INFO: [Synth 8-3886] merging instance '\message_reg[13][2] ' (FDE) to '\message_reg[13][6] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_pointer_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\string_buffer_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\length_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_buffer_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\message_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\message_reg[46][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (delay_reg)
WARNING: [Synth 8-3332] Sequential element (\ram0/tmp_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\ram0/tmp_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\ram0/tmp_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\ram0/tmp_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\ram0/tmp_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\ram0/tmp_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\ram0/tmp_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\ram0/tmp_reg[0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (string_in_abbr_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_back_reg[0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (delay_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\length_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\length_reg[0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\flags1_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\flags1_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\flags1_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[1][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[2][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[11][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[13][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[13][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[14][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[14][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[14][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[15][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[16][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[16][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[17][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[17][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[18][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[18][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[20][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[21][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[22][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[22][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[23][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[23][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[24][4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[24][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[24][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[25][4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[25][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[26][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[27][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[29][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[29][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[30][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[31][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[31][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[32][3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[32][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[33][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[35][3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[35][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[36][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[37][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[37][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[37][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[38][4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[38][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[39][3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[39][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[39][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[41][4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[41][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[41][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[42][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[42][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[43][4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[43][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[44][4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[44][1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\message_reg[44][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_buffer_reg[1][3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_buffer_reg[1][2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\string_buffer_reg[1][0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\next_state_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\next_state_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\ram_we_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\prng0/tmp_a_reg[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\prng0/tmp_a_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\prng0/tmp_a_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\prng0/tmp_a_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\prng0/tmp_a_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\prng0/tmp_a_reg[10] ) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:59 ; elapsed = 00:03:59 . Memory (MB): peak = 1430.582 ; gain = 599.910 ; free physical = 3212 ; free virtual = 6054
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:59 ; elapsed = 00:03:59 . Memory (MB): peak = 1430.582 ; gain = 599.910 ; free physical = 3212 ; free virtual = 6054

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock0/clk108M' to pin 'clock0/bbstub_clk108M/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock0/clk2cpu' to pin 'clock0/bbstub_clk2cpu/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock0/clk6cpu' to pin 'clock0/bbstub_clk6cpu/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock0/clk_cpu' to pin 'clock0/bbstub_clk_cpu/O'
INFO: Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:04 ; elapsed = 00:04:05 . Memory (MB): peak = 1430.582 ; gain = 599.910 ; free physical = 3212 ; free virtual = 6053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:10 ; elapsed = 00:04:11 . Memory (MB): peak = 1522.934 ; gain = 692.262 ; free physical = 3091 ; free virtual = 5933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:12 ; elapsed = 00:04:13 . Memory (MB): peak = 1538.949 ; gain = 708.277 ; free physical = 3079 ; free virtual = 5920
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:04:12 ; elapsed = 00:04:13 . Memory (MB): peak = 1538.949 ; gain = 708.277 ; free physical = 3079 ; free virtual = 5920

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:12 ; elapsed = 00:04:13 . Memory (MB): peak = 1538.949 ; gain = 708.277 ; free physical = 3079 ; free virtual = 5920
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:13 ; elapsed = 00:04:13 . Memory (MB): peak = 1538.949 ; gain = 708.277 ; free physical = 3079 ; free virtual = 5920
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:13 ; elapsed = 00:04:13 . Memory (MB): peak = 1538.949 ; gain = 708.277 ; free physical = 3079 ; free virtual = 5920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:13 ; elapsed = 00:04:14 . Memory (MB): peak = 1538.949 ; gain = 708.277 ; free physical = 3079 ; free virtual = 5920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:13 ; elapsed = 00:04:14 . Memory (MB): peak = 1538.949 ; gain = 708.277 ; free physical = 3079 ; free virtual = 5920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:13 ; elapsed = 00:04:14 . Memory (MB): peak = 1538.949 ; gain = 708.277 ; free physical = 3079 ; free virtual = 5920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:13 ; elapsed = 00:04:14 . Memory (MB): peak = 1538.949 ; gain = 708.277 ; free physical = 3079 ; free virtual = 5920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ClockDivider  |         1|
|2     |FrameBuffer   |         1|
|3     |Stack         |         1|
|4     |Mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |ClockDivider_bbox |     1|
|2     |FrameBuffer_bbox  |     1|
|3     |Mem_bbox          |     1|
|4     |Stack_bbox        |     1|
|5     |CARRY4            |   462|
|6     |LUT1              |   471|
|7     |LUT2              |   617|
|8     |LUT3              |   756|
|9     |LUT4              |   526|
|10    |LUT5              |   716|
|11    |LUT6              |  1841|
|12    |MUXF7             |   125|
|13    |MUXF8             |    48|
|14    |FDRE              |   595|
|15    |FDSE              |    10|
|16    |IBUF              |     2|
|17    |OBUF              |    14|
|18    |OBUFT             |    16|
+------+------------------+------+

Report Instance Areas: 
+------+-------------------+----------------------+------+
|      |Instance           |Module                |Cells |
+------+-------------------+----------------------+------+
|1     |top                |                      |  6243|
|2     |  keyboard0        |ps2_keyboard_to_ascii |   402|
|3     |    ps2_keyboard_0 |ps2_keyboard          |   185|
|4     |  ram0             |Ram                   |   668|
|5     |  vga0             |Vga                   |   569|
+------+-------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:13 ; elapsed = 00:04:14 . Memory (MB): peak = 1538.949 ; gain = 708.277 ; free physical = 3079 ; free virtual = 5920
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 413 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:08 ; elapsed = 00:04:09 . Memory (MB): peak = 1538.949 ; gain = 302.461 ; free physical = 3079 ; free virtual = 5920
Synthesis Optimization Complete : Time (s): cpu = 00:04:13 ; elapsed = 00:04:14 . Memory (MB): peak = 1538.949 ; gain = 708.277 ; free physical = 3079 ; free virtual = 5920
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 11 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
551 Infos, 242 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:14 ; elapsed = 00:04:15 . Memory (MB): peak = 1538.949 ; gain = 636.945 ; free physical = 3078 ; free virtual = 5919
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1570.965 ; gain = 0.000 ; free physical = 3076 ; free virtual = 5918
INFO: [Common 17-206] Exiting Vivado at Sat May 28 00:24:59 2016...
