<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/VirtRegMap.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">VirtRegMap.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="VirtRegMap_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- llvm/CodeGen/VirtRegMap.cpp - Virtual Register Map -----------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file implements the VirtRegMap class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// It also contains implementations of the Spiller interface, which, given a</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// virtual register map and a machine function, eliminates all virtual</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// references by replacing them with physical register references - adding spill</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">// code as necessary.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">//</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="LiveDebugVariables_8h.html">LiveDebugVariables.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="LiveInterval_8h.html">llvm/CodeGen/LiveInterval.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="LiveStacks_8h.html">llvm/CodeGen/LiveStacks.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="SlotIndexes_8h.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="TargetOpcodes_8h.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;llvm/Config/llvm-config.h&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#include &lt;iterator&gt;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="VirtRegMap_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   49</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;regalloc&quot;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="VirtRegMap_8cpp.html#a370e36ffc2eaabd29c467f2448d94be4">   51</a></span><a class="code hl_define" href="Statistic_8h.html#ad6117415b93e5675d5a6c8e1855b3b2f">STATISTIC</a>(NumSpillSlots, <span class="stringliteral">&quot;Number of spill slots allocated&quot;</span>);</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="VirtRegMap_8cpp.html#a3f41ebe5b793b5e6cd8b095ccc5fac83">   52</a></span><a class="code hl_define" href="Statistic_8h.html#ad6117415b93e5675d5a6c8e1855b3b2f">STATISTIC</a>(NumIdCopies,   <span class="stringliteral">&quot;Number of identity moves eliminated after rewriting&quot;</span>);</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//  VirtRegMap implementation</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="keywordtype">char</span> <a class="code hl_enumeration" href="namespacellvm_1_1Intrinsic.html#a2bbee8c5fe6b399c136d84248090178b">VirtRegMap::ID</a> = 0;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><a class="code hl_define" href="PassSupport_8h.html#af807c9595d50b45c0008924c4679c85c">INITIALIZE_PASS</a>(<a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>, <span class="stringliteral">&quot;virtregmap&quot;</span>, <span class="stringliteral">&quot;Virtual Register Map&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#aea9beb7d49ab200181a2f25eb08e785c">   62</a></span><a class="code hl_class" href="classbool.html">bool</a> <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>::runOnMachineFunction(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf) {</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;mf.getRegInfo();</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = mf.getSubtarget().getInstrInfo();</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = mf.getSubtarget().getRegisterInfo();</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  MF = &amp;mf;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  Virt2PhysMap.clear();</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  Virt2StackSlotMap.clear();</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  Virt2SplitMap.clear();</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  grow();</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>}</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a8d5afab2fece1568139a0c2784f0e481">   76</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a8d5afab2fece1568139a0c2784f0e481">VirtRegMap::grow</a>() {</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="keywordtype">unsigned</span> NumRegs = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>();</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  Virt2PhysMap.resize(NumRegs);</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  Virt2StackSlotMap.resize(NumRegs);</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  Virt2SplitMap.resize(NumRegs);</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>}</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#ab215685ed4effec9f1b3f3462cfd7852">   83</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1VirtRegMap.html#ab215685ed4effec9f1b3f3462cfd7852">VirtRegMap::assignVirt2Phys</a>(<span class="keywordtype">unsigned</span> virtReg, <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> physReg) {</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(virtReg) &amp;&amp;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>         <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(physReg));</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Virt2PhysMap[virtReg] == <a class="code hl_enumvalue" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a> &amp;&amp;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>         <span class="stringliteral">&quot;attempt to assign physical register to already mapped &quot;</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>         <span class="stringliteral">&quot;virtual register&quot;</span>);</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a5b03bffeedbff2a86dfe427fd90c1465">getRegInfo</a>().isReserved(physReg) &amp;&amp;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>         <span class="stringliteral">&quot;Attempt to map virtReg to a reserved physReg&quot;</span>);</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  Virt2PhysMap[virtReg] = physReg;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>}</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="keywordtype">unsigned</span> VirtRegMap::createSpillSlot(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC);</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keywordtype">unsigned</span> Align = TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a8c34ebfc2f8b08ee2ebbb9b8c3d9c6e0">getSpillAlignment</a>(*RC);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="keywordtype">int</span> SS = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#aee58d35fc447d0c0d206b555fc83a3a2">CreateSpillStackObject</a>(<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, Align);</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  ++NumSpillSlots;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="keywordflow">return</span> SS;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>}</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#ace65332f5da8fd243f7d282730bf0f9c">  102</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1VirtRegMap.html#ace65332f5da8fd243f7d282730bf0f9c">VirtRegMap::hasPreferredPhys</a>(<span class="keywordtype">unsigned</span> VirtReg) {</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keywordtype">unsigned</span> Hint = MRI-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a363a0e02b43101f63abf92151a2fb989">getSimpleHint</a>(VirtReg);</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <span class="keywordflow">if</span> (!Hint)</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Hint))</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    Hint = <a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">getPhys</a>(Hint);</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">getPhys</a>(VirtReg) == Hint;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>}</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#aa802e57c6409b94a735b37a56bb5ed49">  111</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1VirtRegMap.html#aa802e57c6409b94a735b37a56bb5ed49">VirtRegMap::hasKnownPreference</a>(<span class="keywordtype">unsigned</span> VirtReg) {</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  std::pair&lt;unsigned, unsigned&gt; Hint = MRI-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#ae080e8fff0848733bfaf1f62c0316734">getRegAllocationHint</a>(VirtReg);</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(Hint.second))</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Hint.second))</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1VirtRegMap.html#ab92f087eabea1cc6e7d872fab7573e63">hasPhys</a>(Hint.second);</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>}</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a93b5ccff01ce3ebd1575f5c57561d554">  120</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a93b5ccff01ce3ebd1575f5c57561d554">VirtRegMap::assignVirt2StackSlot</a>(<span class="keywordtype">unsigned</span> virtReg) {</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(virtReg));</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Virt2StackSlotMap[virtReg] == <a class="code hl_enumvalue" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa120c86e3ef630a99345f58523740bfd3">NO_STACK_SLOT</a> &amp;&amp;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>         <span class="stringliteral">&quot;attempt to assign stack slot to already spilled register&quot;</span>);</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* RC = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a6aee152989b2b5db20a72b927b67c614">getRegClass</a>(virtReg);</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <span class="keywordflow">return</span> Virt2StackSlotMap[virtReg] = createSpillSlot(RC);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>}</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a4bc74142d3be12e3d9603b92706a1968">  128</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a93b5ccff01ce3ebd1575f5c57561d554">VirtRegMap::assignVirt2StackSlot</a>(<span class="keywordtype">unsigned</span> virtReg, <span class="keywordtype">int</span> SS) {</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(virtReg));</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Virt2StackSlotMap[virtReg] == <a class="code hl_enumvalue" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa120c86e3ef630a99345f58523740bfd3">NO_STACK_SLOT</a> &amp;&amp;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>         <span class="stringliteral">&quot;attempt to assign stack slot to already spilled register&quot;</span>);</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((SS &gt;= 0 ||</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>          (SS &gt;= MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">getObjectIndexBegin</a>())) &amp;&amp;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>         <span class="stringliteral">&quot;illegal fixed frame index&quot;</span>);</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  Virt2StackSlotMap[virtReg] = SS;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>}</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a4c4c41104a5fbab1a8eba9c2b9101bf7">  138</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GISelCSEInfo.html#ad618ee9072d3c262117d573f41b18dc8">VirtRegMap::print</a>(<a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Module.html">Module</a>*)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  OS &lt;&lt; <span class="stringliteral">&quot;********** REGISTER MAP **********\n&quot;</span>;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = MRI-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>(); i != e; ++i) {</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="keywordtype">unsigned</span> Reg = <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">TargetRegisterInfo::index2VirtReg</a>(i);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="keywordflow">if</span> (Virt2PhysMap[Reg] != (<span class="keywordtype">unsigned</span>)<a class="code hl_enumvalue" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">VirtRegMap::NO_PHYS_REG</a>) {</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>      OS &lt;&lt; <span class="charliteral">&#39;[&#39;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI) &lt;&lt; <span class="stringliteral">&quot; -&gt; &quot;</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>         &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Virt2PhysMap[Reg], TRI) &lt;&lt; <span class="stringliteral">&quot;] &quot;</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>         &lt;&lt; TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#af024492cfad9653e8826fb8e226a4386">getRegClassName</a>(MRI-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a6aee152989b2b5db20a72b927b67c614">getRegClass</a>(Reg)) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    }</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  }</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = MRI-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>(); i != e; ++i) {</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="keywordtype">unsigned</span> Reg = <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">TargetRegisterInfo::index2VirtReg</a>(i);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <span class="keywordflow">if</span> (Virt2StackSlotMap[Reg] != <a class="code hl_enumvalue" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa120c86e3ef630a99345f58523740bfd3">VirtRegMap::NO_STACK_SLOT</a>) {</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>      OS &lt;&lt; <span class="charliteral">&#39;[&#39;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI) &lt;&lt; <span class="stringliteral">&quot; -&gt; fi#&quot;</span> &lt;&lt; Virt2StackSlotMap[Reg]</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>         &lt;&lt; <span class="stringliteral">&quot;] &quot;</span> &lt;&lt; TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#af024492cfad9653e8826fb8e226a4386">getRegClassName</a>(MRI-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a6aee152989b2b5db20a72b927b67c614">getRegClass</a>(Reg)) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    }</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  }</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  OS &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>}</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a570cc2ad4630f9e1adf4576e36507449">  160</a></span><a class="code hl_define" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a570cc2ad4630f9e1adf4576e36507449">VirtRegMap::dump</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a4c4c41104a5fbab1a8eba9c2b9101bf7">print</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>());</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>}</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">//                              VirtRegRewriter</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">//</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">// The VirtRegRewriter is the last of the register allocator passes.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">// It rewrites virtual registers to physical registers as specified in the</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">// VirtRegMap analysis. It also updates live-in information on basic blocks</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">// according to LiveIntervals.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">//</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="keyword">class </span>VirtRegRewriter : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <a class="code hl_class" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="PoisonChecking_8cpp.html#a702ebb77e7ff7f0a10a1b4690d8ecfc8">rewrite</a>();</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="keywordtype">void</span> addMBBLiveIns();</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="keywordtype">bool</span> readsUndefSubreg(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="keywordtype">void</span> addLiveInsForSubRanges(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI, <span class="keywordtype">unsigned</span> PhysReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="keywordtype">void</span> handleIdentityCopy(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keywordtype">void</span> expandCopyBundle(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="keywordtype">bool</span> subRegLiveThrough(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> SuperPhysReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="keyword">static</span> <span class="keywordtype">char</span> ID;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  VirtRegRewriter() : <a class="code hl_class" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code hl_class" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp;) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <a class="code hl_class" href="classllvm_1_1MachineFunctionProperties.html">MachineFunctionProperties</a> getSetProperties()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1MachineFunctionProperties.html">MachineFunctionProperties</a>().<a class="code hl_function" href="classllvm_1_1MachineFunctionProperties.html#aa7780563d7ca260d0ae67d957b56427f">set</a>(</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>        MachineFunctionProperties::Property::NoVRegs);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  }</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>};</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="keywordtype">char</span> <a class="code hl_enumeration" href="namespacellvm_1_1Intrinsic.html#a2bbee8c5fe6b399c136d84248090178b">VirtRegRewriter::ID</a> = 0;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm.html#ac497af2dd82f999474d8fd289077ab4f">  212</a></span><span class="keywordtype">char</span> &amp;<a class="code hl_variable" href="namespacellvm.html#ac497af2dd82f999474d8fd289077ab4f">llvm::VirtRegRewriterID</a> = <a class="code hl_enumeration" href="namespacellvm_1_1Intrinsic.html#a2bbee8c5fe6b399c136d84248090178b">VirtRegRewriter::ID</a>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="VirtRegMap_8cpp.html#aa1345d5c2e7fc345dbafc2528778efb4">  214</a></span><a class="code hl_define" href="PassSupport_8h.html#aaa970fc931c1c63037a8182e028d04b1">INITIALIZE_PASS_BEGIN</a>(VirtRegRewriter, <span class="stringliteral">&quot;virtregrewriter&quot;</span>,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>                      <span class="stringliteral">&quot;Virtual Register Rewriter&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><a class="code hl_define" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code hl_class" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a>)</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><a class="code hl_define" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>)</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><a class="code hl_define" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code hl_class" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a>)</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><a class="code hl_define" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code hl_class" href="classllvm_1_1LiveStacks.html">LiveStacks</a>)</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><a class="code hl_define" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>)</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="VirtRegMap_8cpp.html#aa25f4f0b386e9949407f6272be44f04a">  221</a></span><a class="code hl_define" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(VirtRegRewriter, &quot;<a class="code hl_variable" href="VirtRegMap_8cpp.html#aa25f4f0b386e9949407f6272be44f04a">virtregrewriter</a>&quot;,</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="VirtRegMap_8cpp.html#acc2ed5ba1d8fb6892b7847a2ffceacb7">  222</a></span>                    &quot;Virtual <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Rewriter&quot;, <a class="code hl_namespace" href="namespacefalse.html">false</a>, <a class="code hl_namespace" href="namespacefalse.html">false</a>)</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="keywordtype">void</span> VirtRegRewriter::getAnalysisUsage(<a class="code hl_class" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  AU.setPreservesCFG();</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  AU.addRequired&lt;<a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>&gt;();</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  AU.addRequired&lt;<a class="code hl_class" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a>&gt;();</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  AU.addPreserved&lt;<a class="code hl_class" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a>&gt;();</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  AU.addRequired&lt;<a class="code hl_class" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a>&gt;();</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  AU.addRequired&lt;<a class="code hl_class" href="classllvm_1_1LiveStacks.html">LiveStacks</a>&gt;();</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  AU.addPreserved&lt;<a class="code hl_class" href="classllvm_1_1LiveStacks.html">LiveStacks</a>&gt;();</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  AU.addRequired&lt;<a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>&gt;();</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <a class="code hl_function" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>}</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AsmPrinter.html#abdebe99024a5c0aac2587659ba60a581">VirtRegRewriter::runOnMachineFunction</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;fn) {</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  MF = &amp;fn;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF-&gt;getSubtarget().getRegisterInfo();</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF-&gt;getSubtarget().getInstrInfo();</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF-&gt;getRegInfo();</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  Indexes = &amp;getAnalysis&lt;SlotIndexes&gt;();</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  LIS = &amp;getAnalysis&lt;LiveIntervals&gt;();</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  VRM = &amp;getAnalysis&lt;VirtRegMap&gt;();</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;********** REWRITE VIRTUAL REGISTERS **********\n&quot;</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>                    &lt;&lt; <span class="stringliteral">&quot;********** Function: &quot;</span> &lt;&lt; MF-&gt;getName() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(VRM-&gt;dump());</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="comment">// Add kill flags while we still have virtual registers.</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  LIS-&gt;addKillFlags(VRM);</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="comment">// Live-in lists on basic blocks are required for physregs.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  addMBBLiveIns();</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="comment">// Rewrite virtual registers.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <a class="code hl_function" href="PoisonChecking_8cpp.html#a702ebb77e7ff7f0a10a1b4690d8ecfc8">rewrite</a>();</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="comment">// Write out new DBG_VALUE instructions.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  getAnalysis&lt;LiveDebugVariables&gt;().emitDebugValues(VRM);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="comment">// All machine operands and other references to virtual registers have been</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="comment">// replaced. Remove the virtual registers and release all the transient data.</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  VRM-&gt;clearAllVirt();</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;clearVirtRegs();</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>}</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="keywordtype">void</span> VirtRegRewriter::addLiveInsForSubRanges(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI,</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>                                             <span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!LI.<a class="code hl_function" href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">empty</a>());</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LI.<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">hasSubRanges</a>());</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="keyword">using </span>SubRangeIteratorPair =</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>      std::pair&lt;const LiveInterval::SubRange *, LiveInterval::const_iterator&gt;;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;SubRangeIteratorPair, 4&gt;</a> SubRanges;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <a class="code hl_class" href="classllvm_1_1SlotIndex.html">SlotIndex</a> First;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <a class="code hl_class" href="classllvm_1_1SlotIndex.html">SlotIndex</a> <a class="code hl_enumvalue" href="namespacellvm_1_1IndexedInstrProf.html#a87b93ba3c91ae466954c5ea99df40f8bad55b30607c2a9a2616347d6edb789f6b">Last</a>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveInterval_1_1SubRange.html">LiveInterval::SubRange</a> &amp;SR : LI.<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a9545a896d571165e9f43cf4b29a6d072">subranges</a>()) {</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    SubRanges.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(&amp;SR, SR.begin()));</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    <span class="keywordflow">if</span> (!First.<a class="code hl_function" href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">isValid</a>() || SR.segments.front().start &lt; First)</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>      First = SR.segments.front().start;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumvalue" href="namespacellvm_1_1IndexedInstrProf.html#a87b93ba3c91ae466954c5ea99df40f8bad55b30607c2a9a2616347d6edb789f6b">Last</a>.isValid() || SR.segments.back().end &gt; Last)</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1IndexedInstrProf.html#a87b93ba3c91ae466954c5ea99df40f8bad55b30607c2a9a2616347d6edb789f6b">Last</a> = SR.segments.back().end;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  }</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="comment">// Check all mbb start positions between First and Last while</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="comment">// simulatenously advancing an iterator for each subrange.</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <span class="keywordflow">for</span> (<a class="code hl_typedef" href="classllvm_1_1SlotIndexes.html#a960aca5467c09d62292856c116ac9291">SlotIndexes::MBBIndexIterator</a> MBBI = Indexes-&gt;findMBBIndex(First);</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>       MBBI != Indexes-&gt;MBBIndexEnd() &amp;&amp; MBBI-&gt;first &lt;= Last; ++MBBI) {</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <a class="code hl_class" href="classllvm_1_1SlotIndex.html">SlotIndex</a> MBBBegin = MBBI-&gt;first;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <span class="comment">// Advance all subrange iterators so that their end position is just</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <span class="comment">// behind MBBBegin (or the iterator is at the end).</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RangeIterPair : SubRanges) {</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveInterval_1_1SubRange.html">LiveInterval::SubRange</a> *SR = RangeIterPair.first;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>      <a class="code hl_class" href="classllvm_1_1IntervalMap_1_1const__iterator.html">LiveInterval::const_iterator</a> &amp;SRI = RangeIterPair.second;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>      <span class="keywordflow">while</span> (SRI != SR-&gt;<a class="code hl_function" href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">end</a>() &amp;&amp; SRI-&gt;end &lt;= MBBBegin)</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>        ++SRI;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>      <span class="keywordflow">if</span> (SRI == SR-&gt;<a class="code hl_function" href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">end</a>())</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>      <span class="keywordflow">if</span> (SRI-&gt;<a class="code hl_function" href="classllvm_1_1IntervalMap_1_1const__iterator.html#a6f262ebbf77347c4999ae7455a59dd99">start</a> &lt;= MBBBegin)</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>        LaneMask |= SR-&gt;<a class="code hl_variable" href="classllvm_1_1LiveInterval_1_1SubRange.html#a8dab9096ed829f13c573a282e5723f62">LaneMask</a>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    }</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <span class="keywordflow">if</span> (LaneMask.<a class="code hl_function" href="structllvm_1_1LaneBitmask.html#a60907035da962ba7bea74ffb9af977bd">none</a>())</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MBBI-&gt;second;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a5112982194aab5789a22c2dcfc569c9e">addLiveIn</a>(PhysReg, LaneMask);</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  }</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>}</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">// Compute MBB live-in lists from virtual register live ranges and their</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">// assignments.</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="keywordtype">void</span> VirtRegRewriter::addMBBLiveIns() {</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0, IdxE = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getNumVirtRegs(); <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> != IdxE; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    <span class="keywordtype">unsigned</span> VirtReg = <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">TargetRegisterInfo::index2VirtReg</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;reg_nodbg_empty(VirtReg))</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <a class="code hl_class" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;getInterval(VirtReg);</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    <span class="keywordflow">if</span> (LI.<a class="code hl_function" href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">empty</a>() || LIS-&gt;intervalIsInOneMBB(LI))</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    <span class="comment">// This is a virtual register that is live across basic blocks. Its</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <span class="comment">// assigned PhysReg must be marked as live-in to those blocks.</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="keywordtype">unsigned</span> PhysReg = VRM-&gt;getPhys(VirtReg);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PhysReg != <a class="code hl_enumvalue" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">VirtRegMap::NO_PHYS_REG</a> &amp;&amp; <span class="stringliteral">&quot;Unmapped virtual register.&quot;</span>);</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    <span class="keywordflow">if</span> (LI.<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">hasSubRanges</a>()) {</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>      addLiveInsForSubRanges(LI, PhysReg);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>      <span class="comment">// Go over MBB begin positions and see if we have segments covering them.</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>      <span class="comment">// The following works because segments and the MBBIndex list are both</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>      <span class="comment">// sorted by slot indexes.</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>      <a class="code hl_typedef" href="classllvm_1_1SlotIndexes.html#a960aca5467c09d62292856c116ac9291">SlotIndexes::MBBIndexIterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Indexes-&gt;MBBIndexBegin();</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>      <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Seg : LI) {</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Indexes-&gt;advanceMBBIndex(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Seg.start);</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>        <span class="keywordflow">for</span> (; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != Indexes-&gt;MBBIndexEnd() &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first &lt; Seg.end; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>          <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>          MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a5112982194aab5789a22c2dcfc569c9e">addLiveIn</a>(PhysReg);</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>        }</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>      }</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    }</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  }</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <span class="comment">// Sort and unique MBB LiveIns as we&#39;ve not checked if SubReg/PhysReg were in</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <span class="comment">// each MBB&#39;s LiveIns set before calling addLiveIn on them.</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : *MF)</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    MBB.sortUniqueLiveIns();</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>}</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"></span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">/// Returns true if the given machine operand \p MO only reads undefined lanes.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/// The function only works for use operands with a subregister set.</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"></span><span class="keywordtype">bool</span> VirtRegRewriter::readsUndefSubreg(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <span class="comment">// Shortcut if the operand is already marked undef.</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>())</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;getInterval(Reg);</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <a class="code hl_class" href="classllvm_1_1SlotIndex.html">SlotIndex</a> BaseIndex = LIS-&gt;getInstructionIndex(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <span class="comment">// This code is only meant to handle reading undefined subregisters which</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="comment">// we couldn&#39;t properly detect before.</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LI.<a class="code hl_function" href="classllvm_1_1LiveRange.html#a400c0b88110521ad1de258a7885d9038">liveAt</a>(BaseIndex) &amp;&amp;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>         <span class="stringliteral">&quot;Reads of completely dead register should be marked undef already&quot;</span>);</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <span class="keywordtype">unsigned</span> SubRegIdx = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SubRegIdx != 0 &amp;&amp; LI.<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">hasSubRanges</a>());</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> UseMask = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubRegIndexLaneMask(SubRegIdx);</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <span class="comment">// See if any of the relevant subregister liveranges is defined at this point.</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveInterval_1_1SubRange.html">LiveInterval::SubRange</a> &amp;SR : LI.<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a9545a896d571165e9f43cf4b29a6d072">subranges</a>()) {</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    <span class="keywordflow">if</span> ((SR.<a class="code hl_variable" href="classllvm_1_1LiveInterval_1_1SubRange.html#a8dab9096ed829f13c573a282e5723f62">LaneMask</a> &amp; UseMask).any() &amp;&amp; SR.<a class="code hl_function" href="classllvm_1_1LiveRange.html#a400c0b88110521ad1de258a7885d9038">liveAt</a>(BaseIndex))</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  }</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>}</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="keywordtype">void</span> VirtRegRewriter::handleIdentityCopy(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isIdentityCopy())</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Identity copy: &quot;</span> &lt;&lt; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  ++NumIdCopies;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  <span class="comment">// Copies like:</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  <span class="comment">//    %r0 = COPY undef %r0</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  <span class="comment">//    %al = COPY %al, implicit-def %eax</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <span class="comment">// give us additional liveness information: The target (super-)register</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <span class="comment">// must not be valid before this point. Replace the COPY with a KILL</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <span class="comment">// instruction to maintain this information.</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isUndef() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &gt; 2) {</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(TargetOpcode::KILL));</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  replace by: &quot;</span> &lt;&lt; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  }</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="keywordflow">if</span> (Indexes)</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    Indexes-&gt;removeSingleMachineInstrFromMaps(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromBundle();</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  deleted.\n&quot;</span>);</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>}</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"></span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/// The liverange splitting logic sometimes produces bundles of copies when</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/// subregisters are involved. Expand these into a sequence of copy instructions</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">/// after processing the last in the bundle. Does not update LiveIntervals</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">/// which we shouldn&#39;t need for this instruction anymore.</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"></span><span class="keywordtype">void</span> VirtRegRewriter::expandCopyBundle(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy())</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isBundledWithPred() &amp;&amp; !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isBundledWithSucc()) {</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 2&gt;</a> MIs({&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>});</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    <span class="comment">// Only do this when the complete bundle is made out of COPYs.</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1sys_1_1path_1_1reverse__iterator.html">MachineBasicBlock::reverse_instr_iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>         std::next(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getReverseIterator()), <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = MBB.instr_rend();</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>         <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isBundledWithSucc(); ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>      <span class="keywordflow">if</span> (!<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isCopy())</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>      MIs.push_back(&amp;*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    }</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstMI = MIs.back();</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="keyword">auto</span> anyRegsAlias = [](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Dst,</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>                           <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineInstr *&gt;</a> Srcs,</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Src : Srcs)</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>        <span class="keywordflow">if</span> (Src != Dst)</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>          <span class="keywordflow">if</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;regsOverlap(Dst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>                               Src-&gt;getOperand(1).getReg()))</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>    };</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <span class="comment">// If any of the destination registers in the bundle of copies alias any of</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>    <span class="comment">// the source registers, try to schedule the instructions to avoid any</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>    <span class="comment">// clobbering.</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = MIs.size(), PrevE = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> &gt; 1; PrevE = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>) {</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>--; )</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>        <span class="keywordflow">if</span> (!anyRegsAlias(MIs[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>], <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(MIs).take_front(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)) {</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>          <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1 != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>)</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>            <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(MIs[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>], MIs[<a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> - 1]);</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>          --<a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>        }</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>      <span class="keywordflow">if</span> (PrevE == <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>) {</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>        MF-&gt;getFunction().getContext().emitError(</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>            <span class="stringliteral">&quot;register rewriting failed: cycle in copy bundle&quot;</span>);</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>      }</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    }</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BundleStart = FirstMI;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BundledMI : <a class="code hl_function" href="namespacellvm.html#a3fe8dd7f3dec647e609a356c59dd7e81">llvm::reverse</a>(MIs)) {</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>      <span class="comment">// If instruction is in the middle of the bundle, move it before the</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>      <span class="comment">// bundle starts, otherwise, just unbundle it. When we get to the last</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>      <span class="comment">// instruction, the bundle will have been completely undone.</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>      <span class="keywordflow">if</span> (BundledMI != BundleStart) {</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>        BundledMI-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a471e524f23e926d8d76bcdaa6355d7eb">removeFromBundle</a>();</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>        MBB.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#a94d23373106467003722f7d6c17b1528">insert</a>(FirstMI, BundledMI);</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BundledMI-&gt;isBundledWithSucc()) {</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>        BundledMI-&gt;unbundleFromSucc();</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>        BundleStart = &amp;*std::next(BundledMI-&gt;getIterator());</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>      }</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>      <span class="keywordflow">if</span> (Indexes &amp;&amp; BundledMI != FirstMI)</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>        Indexes-&gt;insertMachineInstrInMaps(*BundledMI);</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>    }</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  }</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>}</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"></span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">/// Check whether (part of) \p SuperPhysReg is live through \p MI.</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">/// \pre \p MI defines a subregister of a virtual register that</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">/// has been assigned to \p SuperPhysReg.</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"></span><span class="keywordtype">bool</span> VirtRegRewriter::subRegLiveThrough(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>                                        <span class="keywordtype">unsigned</span> SuperPhysReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  <a class="code hl_class" href="classllvm_1_1SlotIndex.html">SlotIndex</a> MIIndex = LIS-&gt;getInstructionIndex(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <a class="code hl_class" href="classllvm_1_1SlotIndex.html">SlotIndex</a> BeforeMIUses = MIIndex.<a class="code hl_function" href="classllvm_1_1SlotIndex.html#aa94e57689dd16c1c4de909511f1b2ea8">getBaseIndex</a>();</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <a class="code hl_class" href="classllvm_1_1SlotIndex.html">SlotIndex</a> AfterMIDefs = MIIndex.<a class="code hl_function" href="classllvm_1_1SlotIndex.html#a9ee9e2030e830feecf0a2c27c6f3c09f">getBoundaryIndex</a>();</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Unit(SuperPhysReg, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>); Unit.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Unit) {</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;UnitRange = LIS-&gt;getRegUnit(*Unit);</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    <span class="comment">// If the regunit is live both before and after MI,</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>    <span class="comment">// we assume it is live through.</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="comment">// Generally speaking, this is not true, because something like</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    <span class="comment">// &quot;RU = op RU&quot; would match that description.</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    <span class="comment">// However, we know that we are trying to assess whether</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>    <span class="comment">// a def of a virtual reg, vreg, is live at the same time of RU.</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    <span class="comment">// If we are in the &quot;RU = op RU&quot; situation, that means that vreg</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    <span class="comment">// is defined at the same time as RU (i.e., &quot;vreg, RU = op RU&quot;).</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    <span class="comment">// Thus, vreg and RU interferes and vreg cannot be assigned to</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>    <span class="comment">// SuperPhysReg. Therefore, this situation cannot happen.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    <span class="keywordflow">if</span> (UnitRange.<a class="code hl_function" href="classllvm_1_1LiveRange.html#a400c0b88110521ad1de258a7885d9038">liveAt</a>(AfterMIDefs) &amp;&amp; UnitRange.<a class="code hl_function" href="classllvm_1_1LiveRange.html#a400c0b88110521ad1de258a7885d9038">liveAt</a>(BeforeMIUses))</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  }</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>}</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SCEVParameterRewriter.html#aa305e318a86df4cddf4a808fc8d7d3fc">VirtRegRewriter::rewrite</a>() {</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="keywordtype">bool</span> NoSubRegLiveness = !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;subRegLivenessEnabled();</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> SuperDeads;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> SuperDefs;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> SuperKills;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1ImmutableList_1_1iterator.html">MachineFunction::iterator</a> MBBI = MF-&gt;begin(), MBBE = MF-&gt;end();</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>       MBBI != MBBE; ++MBBI) {</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MBBI-&gt;print(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>(), Indexes));</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1ImmutableList_1_1iterator.html">MachineBasicBlock::instr_iterator</a></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>           MII = MBBI-&gt;instr_begin(), MIE = MBBI-&gt;instr_end(); MII != MIE;) {</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = &amp;*MII;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>      ++MII;</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineInstr::mop_iterator</a> MOI = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;operands_begin(),</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>           MOE = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;operands_end(); MOI != MOE; ++MOI) {</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>        <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = *MOI;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>        <span class="comment">// Make sure MRI knows about registers clobbered by regmasks.</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>        <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a55fdcb2a9df9a69067eed1bc17a0b927">isRegMask</a>())</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;addPhysRegsUsedFromRegMask(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ae6876d59aeec5bc210b359fbdcf6c1ad">getRegMask</a>());</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>        <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>        <span class="keywordtype">unsigned</span> VirtReg = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>        <span class="keywordtype">unsigned</span> PhysReg = VRM-&gt;getPhys(VirtReg);</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PhysReg != <a class="code hl_enumvalue" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">VirtRegMap::NO_PHYS_REG</a> &amp;&amp;</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>               <span class="stringliteral">&quot;Instruction uses unmapped VirtReg&quot;</span>);</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;isReserved(PhysReg) &amp;&amp; <span class="stringliteral">&quot;Reserved register assignment&quot;</span>);</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>        <span class="comment">// Preserve semantics of sub-register operands.</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>        <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> != 0) {</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>          <span class="keywordflow">if</span> (NoSubRegLiveness || !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;shouldTrackSubRegLiveness(VirtReg)) {</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>            <span class="comment">// A virtual register kill refers to the whole register, so we may</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>            <span class="comment">// have to add implicit killed operands for the super-register.  A</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>            <span class="comment">// partial redef always kills and redefines the super-register.</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>            <span class="keywordflow">if</span> ((MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">readsReg</a>() &amp;&amp; (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() || MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>())) ||</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>                (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; subRegLiveThrough(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, PhysReg)))</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>              SuperKills.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(PhysReg);</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>            <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) {</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>              <span class="comment">// Also add implicit defs for the super-register.</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>              <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>())</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>                SuperDeads.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(PhysReg);</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>              <span class="keywordflow">else</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>                SuperDefs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(PhysReg);</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>            }</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>          } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>            <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) {</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>              <span class="keywordflow">if</span> (readsUndefSubreg(MO))</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>                <span class="comment">// We need to add an &lt;undef&gt; flag if the subregister is</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>                <span class="comment">// completely undefined (and we are not adding super-register</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>                <span class="comment">// defs).</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>                MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(<span class="keyword">true</span>);</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>()) {</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>              <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>());</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>            }</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>          }</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>          <span class="comment">// The def undef and def internal flags only make sense for</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>          <span class="comment">// sub-register defs, and we are substituting a full physreg.  An</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>          <span class="comment">// implicit killed operand from the SuperKills list will represent the</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>          <span class="comment">// partial read of the super-register.</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>          <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) {</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>            MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(<span class="keyword">false</span>);</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>            MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a133a1aff6f7f6a9ea4f641adc88a120d">setIsInternalRead</a>(<span class="keyword">false</span>);</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>          }</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>          <span class="comment">// PhysReg operands cannot have subregister indexes.</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>          PhysReg = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(PhysReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>          <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PhysReg &amp;&amp; <span class="stringliteral">&quot;Invalid SubReg for physical register&quot;</span>);</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>          MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(0);</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>        }</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>        <span class="comment">// Rewrite. Note we could have used MachineOperand::substPhysReg(), but</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>        <span class="comment">// we need the inlining here.</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>        MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(PhysReg);</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>        MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a48bcf9eb66f880de8e7f4d0fcc8af320">setIsRenamable</a>(<span class="keyword">true</span>);</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>      }</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>      <span class="comment">// Add any missing super-register kills after rewriting the whole</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>      <span class="comment">// instruction.</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>      <span class="keywordflow">while</span> (!SuperKills.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;addRegisterKilled(SuperKills.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">pop_back_val</a>(), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>      <span class="keywordflow">while</span> (!SuperDeads.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;addRegisterDead(SuperDeads.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">pop_back_val</a>(), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>      <span class="keywordflow">while</span> (!SuperDefs.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;addRegisterDefined(SuperDefs.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">pop_back_val</a>(), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;&gt; &quot;</span> &lt;&lt; *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>      expandCopyBundle(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>      <span class="comment">// We can remove identity copies right now.</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>      handleIdentityCopy(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    }</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  }</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aCompiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="aCompiler_8h_html_aa863693eef567397d9c292da5bf22d34"><div class="ttname"><a href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a></div><div class="ttdeci">#define LLVM_DUMP_METHOD</div><div class="ttdoc">Mark debug helper function definitions like dump() that should not be stripped from debug builds.</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00473">Compiler.h:473</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen.</div></div>
<div class="ttc" id="aLiveDebugVariables_8h_html"><div class="ttname"><a href="LiveDebugVariables_8h.html">LiveDebugVariables.h</a></div></div>
<div class="ttc" id="aLiveInterval_8h_html"><div class="ttname"><a href="LiveInterval_8h.html">LiveInterval.h</a></div></div>
<div class="ttc" id="aLiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="aLiveStacks_8h_html"><div class="ttname"><a href="LiveStacks_8h.html">LiveStacks.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_a14724f1ccf528e73bb29bc9230737967"><div class="ttname"><a href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">#define INITIALIZE_PASS_DEPENDENCY(depName)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00050">PassSupport.h:50</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_a74ce8276b89067e806f67c45a6d92575"><div class="ttname"><a href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a></div><div class="ttdeci">#define INITIALIZE_PASS_END(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00054">PassSupport.h:54</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_aaa970fc931c1c63037a8182e028d04b1"><div class="ttname"><a href="PassSupport_8h.html#aaa970fc931c1c63037a8182e028d04b1">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">#define INITIALIZE_PASS_BEGIN(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00047">PassSupport.h:47</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_af807c9595d50b45c0008924c4679c85c"><div class="ttname"><a href="PassSupport_8h.html#af807c9595d50b45c0008924c4679c85c">INITIALIZE_PASS</a></div><div class="ttdeci">#define INITIALIZE_PASS(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00033">PassSupport.h:33</a></div></div>
<div class="ttc" id="aPass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="aPoisonChecking_8cpp_html_a702ebb77e7ff7f0a10a1b4690d8ecfc8"><div class="ttname"><a href="PoisonChecking_8cpp.html#a702ebb77e7ff7f0a10a1b4690d8ecfc8">rewrite</a></div><div class="ttdeci">static bool rewrite(Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="PoisonChecking_8cpp_source.html#l00256">PoisonChecking.cpp:256</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSlotIndexes_8h_html"><div class="ttname"><a href="SlotIndexes_8h.html">SlotIndexes.h</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aStatistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="aStatistic_8h_html_ad6117415b93e5675d5a6c8e1855b3b2f"><div class="ttname"><a href="Statistic_8h.html#ad6117415b93e5675d5a6c8e1855b3b2f">STATISTIC</a></div><div class="ttdeci">#define STATISTIC(VARNAME, DESC)</div><div class="ttdef"><b>Definition:</b> <a href="Statistic_8h_source.html#l00168">Statistic.h:168</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aTargetOpcodes_8h_html"><div class="ttname"><a href="TargetOpcodes_8h.html">TargetOpcodes.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aVirtRegMap_8cpp_html_aa25f4f0b386e9949407f6272be44f04a"><div class="ttname"><a href="VirtRegMap_8cpp.html#aa25f4f0b386e9949407f6272be44f04a">virtregrewriter</a></div><div class="ttdeci">virtregrewriter</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00221">VirtRegMap.cpp:221</a></div></div>
<div class="ttc" id="aVirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="aclassbool_html"><div class="ttname"><a href="classbool.html">bool</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass.</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1AsmPrinter_html_abdebe99024a5c0aac2587659ba60a581"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#abdebe99024a5c0aac2587659ba60a581">llvm::AsmPrinter::runOnMachineFunction</a></div><div class="ttdeci">bool runOnMachineFunction(MachineFunction &amp;MF) override</div><div class="ttdoc">Emit the specified function out to the OutStreamer.</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8h_source.html#l00295">AsmPrinter.h:295</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelCSEInfo_html_ad618ee9072d3c262117d573f41b18dc8"><div class="ttname"><a href="classllvm_1_1GISelCSEInfo.html#ad618ee9072d3c262117d573f41b18dc8">llvm::GISelCSEInfo::print</a></div><div class="ttdeci">void print()</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00257">CSEInfo.cpp:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1ImmutableList_1_1iterator_html"><div class="ttname"><a href="classllvm_1_1ImmutableList_1_1iterator.html">llvm::ImmutableList::iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="ImmutableList_8h_source.html#l00085">ImmutableList.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1IntervalMap_1_1const__iterator_html"><div class="ttname"><a href="classllvm_1_1IntervalMap_1_1const__iterator.html">llvm::IntervalMap::const_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="IntervalMap_8h_source.html#l01296">IntervalMap.h:1297</a></div></div>
<div class="ttc" id="aclassllvm_1_1IntervalMap_1_1const__iterator_html_a6f262ebbf77347c4999ae7455a59dd99"><div class="ttname"><a href="classllvm_1_1IntervalMap_1_1const__iterator.html#a6f262ebbf77347c4999ae7455a59dd99">llvm::IntervalMap::const_iterator::start</a></div><div class="ttdeci">const KeyT &amp; start() const</div><div class="ttdoc">start - Return the beginning of the current interval.</div><div class="ttdef"><b>Definition:</b> <a href="IntervalMap_8h_source.html#l01364">IntervalMap.h:1364</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveDebugVariables_html"><div class="ttname"><a href="classllvm_1_1LiveDebugVariables.html">llvm::LiveDebugVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveDebugVariables_8h_source.html#l00032">LiveDebugVariables.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_1_1SubRange_html"><div class="ttname"><a href="classllvm_1_1LiveInterval_1_1SubRange.html">llvm::LiveInterval::SubRange</a></div><div class="ttdoc">A live range for subregisters.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00682">LiveInterval.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_1_1SubRange_html_a8dab9096ed829f13c573a282e5723f62"><div class="ttname"><a href="classllvm_1_1LiveInterval_1_1SubRange.html#a8dab9096ed829f13c573a282e5723f62">llvm::LiveInterval::SubRange::LaneMask</a></div><div class="ttdeci">LaneBitmask LaneMask</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00685">LiveInterval.h:685</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00675">LiveInterval.h:675</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html_a1c198291d6ee66150b76633cda8a1749"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">llvm::LiveInterval::hasSubRanges</a></div><div class="ttdeci">bool hasSubRanges() const</div><div class="ttdoc">Returns true if subregister liveness information is available.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00788">LiveInterval.h:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html_a9545a896d571165e9f43cf4b29a6d072"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a9545a896d571165e9f43cf4b29a6d072">llvm::LiveInterval::subranges</a></div><div class="ttdeci">iterator_range&lt; subrange_iterator &gt; subranges()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00760">LiveInterval.h:760</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html"><div class="ttname"><a href="classllvm_1_1LiveRange.html">llvm::LiveRange</a></div><div class="ttdoc">This class represents the liveness of a register, stack slot, etc.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00156">LiveInterval.h:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html_a400c0b88110521ad1de258a7885d9038"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a400c0b88110521ad1de258a7885d9038">llvm::LiveRange::liveAt</a></div><div class="ttdeci">bool liveAt(SlotIndex index) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00388">LiveInterval.h:388</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html_a66ff664a97cd3c30de7e873335a0c075"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">llvm::LiveRange::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00369">LiveInterval.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html_a757fd6afba0f531db70e78e057d147c6"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">llvm::LiveRange::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00211">LiveInterval.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveStacks_html"><div class="ttname"><a href="classllvm_1_1LiveStacks.html">llvm::LiveStacks</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveStacks_8h_source.html#l00030">LiveStacks.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00566">MCRegisterInfo.h:566</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00214">MCRegisterInfo.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a5112982194aab5789a22c2dcfc569c9e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a5112982194aab5789a22c2dcfc569c9e">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCPhysReg PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ae70474766f2a88bab5b2b77bcb22212b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">llvm::MachineFrameInfo::getObjectIndexBegin</a></div><div class="ttdeci">int getObjectIndexBegin() const</div><div class="ttdoc">Return the minimum frame object index.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00387">MachineFrameInfo.h:387</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_aee58d35fc447d0c0d206b555fc83a3a2"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#aee58d35fc447d0c0d206b555fc83a3a2">llvm::MachineFrameInfo::CreateSpillStackObject</a></div><div class="ttdeci">int CreateSpillStackObject(uint64_t Size, unsigned Alignment)</div><div class="ttdoc">Create a new statically sized stack object that represents a spill slot, returning a nonnegative iden...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00064">MachineFrameInfo.cpp:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionProperties_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html">llvm::MachineFunctionProperties</a></div><div class="ttdoc">Properties which a MachineFunction may have at a given point in time.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00109">MachineFunction.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionProperties_html_aa7780563d7ca260d0ae67d957b56427f"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aa7780563d7ca260d0ae67d957b56427f">llvm::MachineFunctionProperties::set</a></div><div class="ttdeci">MachineFunctionProperties &amp; set(Property P)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00161">MachineFunction.h:161</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a54f334a9c8ca6d105eae383ae87e4524"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00480">MachineFunction.h:480</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00474">MachineFunction.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a471e524f23e926d8d76bcdaa6355d7eb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a471e524f23e926d8d76bcdaa6355d7eb">llvm::MachineInstr::removeFromBundle</a></div><div class="ttdeci">MachineInstr * removeFromBundle()</div><div class="ttdoc">Unlink this instruction from its basic block and return it without deleting it.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00664">MachineInstr.cpp:664</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00432">MachineInstr.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00460">MachineOperand.h:460</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00354">MachineOperand.h:354</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00384">MachineOperand.h:384</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a133a1aff6f7f6a9ea4f641adc88a120d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a133a1aff6f7f6a9ea4f641adc88a120d">llvm::MachineOperand::setIsInternalRead</a></div><div class="ttdeci">void setIsInternalRead(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00507">MachineOperand.h:507</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a3be9857a09c82046b77a71918b5e214f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">llvm::MachineOperand::readsReg</a></div><div class="ttdeci">bool readsReg() const</div><div class="ttdoc">readsReg - Returns true if this operand reads the previous value of its register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00447">MachineOperand.h:447</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00379">MachineOperand.h:379</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a48bcf9eb66f880de8e7f4d0fcc8af320"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a48bcf9eb66f880de8e7f4d0fcc8af320">llvm::MachineOperand::setIsRenamable</a></div><div class="ttdeci">void setIsRenamable(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00133">MachineOperand.cpp:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00311">MachineOperand.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a55fdcb2a9df9a69067eed1bc17a0b927"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a55fdcb2a9df9a69067eed1bc17a0b927">llvm::MachineOperand::isRegMask</a></div><div class="ttdeci">bool isRegMask() const</div><div class="ttdoc">isRegMask - Tests if this is a MO_RegisterMask operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00335">MachineOperand.h:335</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdoc">Change the register this operand corresponds to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00052">MachineOperand.cpp:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00359">MachineOperand.h:359</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00364">MachineOperand.h:364</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a9719077fcba2cd439e84897257a47bb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00232">MachineOperand.h:232</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00374">MachineOperand.h:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab979122f21b7fa46d3d2d9b21983068b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">llvm::MachineOperand::setIsUndef</a></div><div class="ttdeci">void setIsUndef(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00500">MachineOperand.h:500</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00349">MachineOperand.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ae6876d59aeec5bc210b359fbdcf6c1ad"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ae6876d59aeec5bc210b359fbdcf6c1ad">llvm::MachineOperand::getRegMask</a></div><div class="ttdeci">const uint32_t * getRegMask() const</div><div class="ttdoc">getRegMask - Returns a bit mask of registers preserved by this RegMask operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00614">MachineOperand.h:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a363a0e02b43101f63abf92151a2fb989"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a363a0e02b43101f63abf92151a2fb989">llvm::MachineRegisterInfo::getSimpleHint</a></div><div class="ttdeci">unsigned getSimpleHint(unsigned VReg) const</div><div class="ttdoc">getSimpleHint - same as getRegAllocationHint except it will only return a target independent hint.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00801">MachineRegisterInfo.h:801</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a6aee152989b2b5db20a72b927b67c614"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6aee152989b2b5db20a72b927b67c614">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_ae080e8fff0848733bfaf1f62c0316734"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae080e8fff0848733bfaf1f62c0316734">llvm::MachineRegisterInfo::getRegAllocationHint</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getRegAllocationHint(unsigned VReg) const</div><div class="ttdoc">getRegAllocationHint - Return the register allocation hint for the specified virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00792">MachineRegisterInfo.h:792</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_ae73582bbbc71758dcac70cd8c56210e4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const</div><div class="ttdoc">getNumVirtRegs - Return the number of virtual registers created.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00754">MachineRegisterInfo.h:754</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00018">Register.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SCEVParameterRewriter_html_aa305e318a86df4cddf4a808fc8d7d3fc"><div class="ttname"><a href="classllvm_1_1SCEVParameterRewriter.html#aa305e318a86df4cddf4a808fc8d7d3fc">llvm::SCEVParameterRewriter::rewrite</a></div><div class="ttdeci">static const SCEV * rewrite(const SCEV *Scev, ScalarEvolution &amp;SE, ValueToValueMap &amp;Map, bool InterpretConsts=false)</div><div class="ttdef"><b>Definition:</b> <a href="ScalarEvolutionExpressions_8h_source.html#l00791">ScalarEvolutionExpressions.h:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00083">SlotIndexes.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndex_html_a5bcdd85778add4287db384472cde8acd"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">llvm::SlotIndex::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this is a valid index.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00151">SlotIndexes.h:151</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndex_html_a9ee9e2030e830feecf0a2c27c6f3c09f"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a9ee9e2030e830feecf0a2c27c6f3c09f">llvm::SlotIndex::getBoundaryIndex</a></div><div class="ttdeci">SlotIndex getBoundaryIndex() const</div><div class="ttdoc">Returns the boundary index for associated with this index.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00248">SlotIndexes.h:248</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndex_html_aa94e57689dd16c1c4de909511f1b2ea8"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#aa94e57689dd16c1c4de909511f1b2ea8">llvm::SlotIndex::getBaseIndex</a></div><div class="ttdeci">SlotIndex getBaseIndex() const</div><div class="ttdoc">Returns the base index for associated with this index.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00241">SlotIndexes.h:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndexes_html"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html">llvm::SlotIndexes</a></div><div class="ttdoc">SlotIndexes pass.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00314">SlotIndexes.h:314</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndexes_html_a960aca5467c09d62292856c116ac9291"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#a960aca5467c09d62292856c116ac9291">llvm::SlotIndexes::MBBIndexIterator</a></div><div class="ttdeci">SmallVectorImpl&lt; IdxMBBPair &gt;::const_iterator MBBIndexIterator</div><div class="ttdoc">Iterator over the idx2MBBMap (sorted pairs of slot index of basic block begin and basic block)</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00490">SlotIndexes.h:490</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_a07e23ae504e2b8c72fd055f93ded8899"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">llvm::SmallVectorImpl::pop_back_val</a></div><div class="ttdeci">LLVM_NODISCARD T pop_back_val()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00374">SmallVector.h:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_a94d23373106467003722f7d6c17b1528"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a94d23373106467003722f7d6c17b1528">llvm::SmallVectorImpl::insert</a></div><div class="ttdeci">iterator insert(iterator I, T &amp;&amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00467">SmallVector.h:467</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a70cd177cd3198c912817a21f373b5651"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">llvm::TargetRegisterInfo::index2VirtReg</a></div><div class="ttdeci">static unsigned index2VirtReg(unsigned Index)</div><div class="ttdoc">Convert a 0-based index to a virtual register number.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00308">TargetRegisterInfo.h:308</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a8c34ebfc2f8b08ee2ebbb9b8c3d9c6e0"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8c34ebfc2f8b08ee2ebbb9b8c3d9c6e0">llvm::TargetRegisterInfo::getSpillAlignment</a></div><div class="ttdeci">unsigned getSpillAlignment(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the minimum required alignment in bytes for a spill slot for a register of this class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00325">TargetRegisterInfo.h:325</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ad0e6256f93a13938e8e59828d5677e32"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">llvm::TargetRegisterInfo::getSpillSize</a></div><div class="ttdeci">unsigned getSpillSize(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00319">TargetRegisterInfo.h:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00294">TargetRegisterInfo.h:294</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_af024492cfad9653e8826fb8e226a4386"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#af024492cfad9653e8826fb8e226a4386">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00706">TargetRegisterInfo.h:706</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a4c4c41104a5fbab1a8eba9c2b9101bf7"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a4c4c41104a5fbab1a8eba9c2b9101bf7">llvm::VirtRegMap::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, const Module *M=nullptr) const override</div><div class="ttdoc">print - Print out the internal state of the pass.</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00138">VirtRegMap.cpp:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a570cc2ad4630f9e1adf4576e36507449"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a570cc2ad4630f9e1adf4576e36507449">llvm::VirtRegMap::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00160">VirtRegMap.cpp:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a5b03bffeedbff2a86dfe427fd90c1465"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a5b03bffeedbff2a86dfe427fd90c1465">llvm::VirtRegMap::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00089">VirtRegMap.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a829c2aeae9f51105f4750e76876ed42fa120c86e3ef630a99345f58523740bfd3"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa120c86e3ef630a99345f58523740bfd3">llvm::VirtRegMap::NO_STACK_SLOT</a></div><div class="ttdeci">@ NO_STACK_SLOT</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00037">VirtRegMap.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">llvm::VirtRegMap::NO_PHYS_REG</a></div><div class="ttdeci">@ NO_PHYS_REG</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00036">VirtRegMap.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a8d5afab2fece1568139a0c2784f0e481"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a8d5afab2fece1568139a0c2784f0e481">llvm::VirtRegMap::grow</a></div><div class="ttdeci">void grow()</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00076">VirtRegMap.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a93b5ccff01ce3ebd1575f5c57561d554"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a93b5ccff01ce3ebd1575f5c57561d554">llvm::VirtRegMap::assignVirt2StackSlot</a></div><div class="ttdeci">int assignVirt2StackSlot(unsigned virtReg)</div><div class="ttdoc">create a mapping for the specifed virtual register to the next available stack slot</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00120">VirtRegMap.cpp:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a99b72068d51bf50508eaa8ca8695bda5"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">Register getPhys(Register virtReg) const</div><div class="ttdoc">returns the physical register mapped to the specified virtual register</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00102">VirtRegMap.h:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_aa802e57c6409b94a735b37a56bb5ed49"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#aa802e57c6409b94a735b37a56bb5ed49">llvm::VirtRegMap::hasKnownPreference</a></div><div class="ttdeci">bool hasKnownPreference(unsigned VirtReg)</div><div class="ttdoc">returns true if VirtReg has a known preferred register.</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00111">VirtRegMap.cpp:111</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_ab215685ed4effec9f1b3f3462cfd7852"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ab215685ed4effec9f1b3f3462cfd7852">llvm::VirtRegMap::assignVirt2Phys</a></div><div class="ttdeci">void assignVirt2Phys(unsigned virtReg, MCPhysReg physReg)</div><div class="ttdoc">creates a mapping for the specified virtual register to the specified physical register</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00083">VirtRegMap.cpp:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_ab92f087eabea1cc6e7d872fab7573e63"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ab92f087eabea1cc6e7d872fab7573e63">llvm::VirtRegMap::hasPhys</a></div><div class="ttdeci">bool hasPhys(unsigned virtReg) const</div><div class="ttdoc">returns true if the specified virtual register is mapped to a physical register</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00096">VirtRegMap.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_ace65332f5da8fd243f7d282730bf0f9c"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ace65332f5da8fd243f7d282730bf0f9c">llvm::VirtRegMap::hasPreferredPhys</a></div><div class="ttdeci">bool hasPreferredPhys(unsigned VirtReg)</div><div class="ttdoc">returns true if VirtReg is assigned to its preferred physreg.</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00102">VirtRegMap.cpp:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00045">raw_ostream.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1sys_1_1path_1_1reverse__iterator_html"><div class="ttname"><a href="classllvm_1_1sys_1_1path_1_1reverse__iterator.html">llvm::sys::path::reverse_iterator</a></div><div class="ttdoc">Reverse path iterator.</div><div class="ttdef"><b>Definition:</b> <a href="Path_8h_source.html#l00078">Path.h:80</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00141">StackSlotColoring.cpp:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1IndexedInstrProf_html_a87b93ba3c91ae466954c5ea99df40f8bad55b30607c2a9a2616347d6edb789f6b"><div class="ttname"><a href="namespacellvm_1_1IndexedInstrProf.html#a87b93ba3c91ae466954c5ea99df40f8bad55b30607c2a9a2616347d6edb789f6b">llvm::IndexedInstrProf::HashT::Last</a></div><div class="ttdeci">@ Last</div></div>
<div class="ttc" id="anamespacellvm_1_1Intrinsic_html_a2bbee8c5fe6b399c136d84248090178b"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a2bbee8c5fe6b399c136d84248090178b">llvm::Intrinsic::ID</a></div><div class="ttdeci">ID</div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00036">Intrinsics.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00457">X86DisassemblerDecoder.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3fe8dd7f3dec647e609a356c59dd7e81"><div class="ttname"><a href="namespacellvm.html#a3fe8dd7f3dec647e609a356c59dd7e81">llvm::reverse</a></div><div class="ttdeci">auto reverse(ContainerTy &amp;&amp;C, typename std::enable_if&lt; has_rbegin&lt; ContainerTy &gt;::value &gt;::type *=nullptr) -&gt; decltype(make_range(C.rbegin(), C.rend()))</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00273">STLExtras.h:273</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f17e43606069ef1c8466aa59f86db20"><div class="ttname"><a href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00450">ArrayRef.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac497af2dd82f999474d8fd289077ab4f"><div class="ttname"><a href="namespacellvm.html#ac497af2dd82f999474d8fd289077ab4f">llvm::VirtRegRewriterID</a></div><div class="ttdeci">char &amp; VirtRegRewriterID</div><div class="ttdoc">VirtRegRewriter pass.</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00212">VirtRegMap.cpp:212</a></div></div>
<div class="ttc" id="anamespacellvm_html_af2558be0a37011f8cab1934429d7a64e"><div class="ttname"><a href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">llvm::printReg</a></div><div class="ttdeci">Printable printReg(unsigned Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="anamespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a60907035da962ba7bea74ffb9af977bd"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a60907035da962ba7bea74ffb9af977bd">llvm::LaneBitmask::none</a></div><div class="ttdeci">constexpr bool none() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00051">LaneBitmask.h:51</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:22:43 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
