// Seed: 1829442947
module module_0;
  tri1 id_1;
  assign module_1.id_2 = 0;
  assign id_1 = -1;
  assign module_2.id_15 = 0;
endmodule
module module_1 (
    id_1
);
  output reg id_1;
  assign id_1 = -1;
  id_2 :
  assert property (@(-1 or negedge 1) id_2) id_1 <= id_2;
  module_0 modCall_1 ();
  assign id_2 = -1;
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1 id_21,
    output wire id_2,
    input wor id_3,
    input wand id_4,
    output wor id_5,
    output wire id_6
    , id_22,
    output tri id_7,
    inout wire id_8,
    input tri0 id_9,
    output wire id_10,
    input wand id_11,
    input supply0 id_12,
    output tri id_13,
    output supply1 id_14,
    input tri0 id_15,
    output supply1 id_16,
    output tri0 id_17,
    output uwire id_18,
    input supply0 id_19
);
  assign id_21 = id_3;
  module_0 modCall_1 ();
endmodule
