

================================================================
== Vivado HLS Report for 'matmult'
================================================================
* Date:           Sun Nov 20 02:08:40 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-mat_mult.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8020201|  8020201|  8020202|  8020202|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_MAT_MULT_0     |  8020200|  8020200|     80202|          -|          -|   100|    no    |
        | + LOOP_MAT_MULT_1    |    80200|    80200|       802|          -|          -|   100|    no    |
        |  ++ LOOP_MAT_MULT_2  |      800|      800|         8|          -|          -|   100|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a_V), !map !40

ST_1: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %b_V), !map !46

ST_1: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %out_V), !map !50

ST_1: stg_15 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @matmult_str) nounwind

ST_1: stg_16 [1/1] 1.57ns
:4  br label %1


 <State 2>: 1.97ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %8 ]

ST_2: phi_mul1 [1/1] 0.00ns
:1  %phi_mul1 = phi i14 [ 0, %0 ], [ %next_mul2, %8 ]

ST_2: next_mul2 [1/1] 1.96ns
:2  %next_mul2 = add i14 %phi_mul1, 100

ST_2: exitcond1 [1/1] 1.97ns
:3  %exitcond1 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_2: i_1 [1/1] 1.72ns
:5  %i_1 = add i7 %i, 1

ST_2: stg_23 [1/1] 0.00ns
:6  br i1 %exitcond1, label %9, label %2

ST_2: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str)

ST_2: stg_26 [1/1] 1.57ns
:2  br label %3

ST_2: stg_27 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.97ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i7 [ 0, %2 ], [ %j_1, %7 ]

ST_3: exitcond2 [1/1] 1.97ns
:1  %exitcond2 = icmp eq i7 %j, -28

ST_3: empty_2 [1/1] 0.00ns
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_3: j_1 [1/1] 1.72ns
:3  %j_1 = add i7 %j, 1

ST_3: stg_32 [1/1] 0.00ns
:4  br i1 %exitcond2, label %8, label %4

ST_3: stg_33 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str1) nounwind

ST_3: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str1)

ST_3: tmp_2_cast [1/1] 0.00ns
:2  %tmp_2_cast = zext i7 %j to i14

ST_3: tmp_7 [1/1] 1.96ns
:3  %tmp_7 = add i14 %phi_mul1, %tmp_2_cast

ST_3: tmp_7_cast [1/1] 0.00ns
:4  %tmp_7_cast = zext i14 %tmp_7 to i64

ST_3: out_V_addr [1/1] 0.00ns
:5  %out_V_addr = getelementptr [10000 x i32]* %out_V, i64 0, i64 %tmp_7_cast

ST_3: stg_39 [1/1] 1.57ns
:6  br label %5

ST_3: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str, i32 %tmp_1)

ST_3: stg_41 [1/1] 0.00ns
:1  br label %1


 <State 4>: 4.67ns
ST_4: out_V_load [1/1] 0.00ns
:0  %out_V_load = phi i32 [ 0, %4 ], [ %tmp_5, %6 ]

ST_4: k [1/1] 0.00ns
:1  %k = phi i7 [ 0, %4 ], [ %k_1, %6 ]

ST_4: phi_mul [1/1] 0.00ns
:2  %phi_mul = phi i14 [ 0, %4 ], [ %next_mul, %6 ]

ST_4: stg_45 [1/1] 2.71ns
:3  store i32 %out_V_load, i32* %out_V_addr, align 4

ST_4: exitcond [1/1] 1.97ns
:4  %exitcond = icmp eq i7 %k, -28

ST_4: empty_3 [1/1] 0.00ns
:5  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_4: k_1 [1/1] 1.72ns
:6  %k_1 = add i7 %k, 1

ST_4: stg_49 [1/1] 0.00ns
:7  br i1 %exitcond, label %7, label %6

ST_4: tmp_4_cast [1/1] 0.00ns
:1  %tmp_4_cast = zext i7 %k to i14

ST_4: tmp_8 [1/1] 1.96ns
:2  %tmp_8 = add i14 %phi_mul1, %tmp_4_cast

ST_4: tmp_8_cast [1/1] 0.00ns
:3  %tmp_8_cast = zext i14 %tmp_8 to i64

ST_4: a_V_addr [1/1] 0.00ns
:4  %a_V_addr = getelementptr [10000 x i32]* %a_V, i64 0, i64 %tmp_8_cast

ST_4: next_mul [1/1] 1.96ns
:5  %next_mul = add i14 %phi_mul, 100

ST_4: tmp_s [1/1] 1.96ns
:6  %tmp_s = add i14 %phi_mul, %tmp_2_cast

ST_4: tmp_10_cast [1/1] 0.00ns
:7  %tmp_10_cast = zext i14 %tmp_s to i64

ST_4: b_V_addr [1/1] 0.00ns
:8  %b_V_addr = getelementptr [10000 x i32]* %b_V, i64 0, i64 %tmp_10_cast

ST_4: a_V_load [2/2] 2.71ns
:9  %a_V_load = load i32* %a_V_addr, align 4

ST_4: b_V_load [2/2] 2.71ns
:10  %b_V_load = load i32* %b_V_addr, align 4

ST_4: empty_4 [1/1] 0.00ns
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str1, i32 %tmp_3)

ST_4: stg_61 [1/1] 0.00ns
:1  br label %3


 <State 5>: 2.71ns
ST_5: a_V_load [1/2] 2.71ns
:9  %a_V_load = load i32* %a_V_addr, align 4

ST_5: b_V_load [1/2] 2.71ns
:10  %b_V_load = load i32* %b_V_addr, align 4


 <State 6>: 6.08ns
ST_6: p_s [6/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load


 <State 7>: 6.08ns
ST_7: p_s [5/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load


 <State 8>: 6.08ns
ST_8: p_s [4/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load


 <State 9>: 6.08ns
ST_9: p_s [3/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load


 <State 10>: 6.08ns
ST_10: p_s [2/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load


 <State 11>: 8.52ns
ST_11: stg_69 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind

ST_11: p_s [1/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load

ST_11: tmp_5 [1/1] 2.44ns
:12  %tmp_5 = add i32 %p_s, %out_V_load

ST_11: stg_72 [1/1] 0.00ns
:13  br label %5



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
