<?xml version="1.0" encoding="utf-8"?>
<component name="imx_wrapper" version="1.0" category="base">
  <description>
    <![CDATA[
      The iMX Wrapper is a Wishbone master component and Armadeus compiliant.
    ]]>
  </description>

  <!--
    HDL_FILE node is used to define all VHDL or Verilog files used by this IP

    Here are the recognised attributs for each file:
      - 'name' : the HLD file name (*.vhd for VHDL, *.v for Verilog)
      - 'scope' : to give HDL file usage:
                   - 'all' : file allways used (default)
                   - 'xilinx' : file only for Xilinx FPGA / CPLD
                   - 'altera' : file only for Altera FPGA / CPLD
                   - 'tb' : file only for testbench
      - 'istop' : 1 or 0 (default), only one file can be the top file !!
  -->
  <hdl_files>
    <hdl_file name="imx_wrapper.vhd" scope="all" istop="1" /> <!-- This is the TOP file of the IP -->
  </hdl_files>

  <!--
    INTERFACES node is used to specify all Wishbone interfaces proposed by this
    component/IP
  -->
  <interfaces>
    <interface name="wbm_m1" type="master" /> <!-- type can be slave or master -->
  </interfaces>

  <!--
    PORTS node is used to specify all inputs and outputs proposed by this component/IP
  -->
  <ports>
    <port name="gls_clk"    interface="global" type="CLK_I" />
    <port name="gls_reset"  interface="global" type="RST_I" />

    <port name="wbm_m1_address"   interface="wbm_m1" type="ADR_I" />
    <port name="wbm_m1_readdata"  interface="wbm_m1" type="DAT_I" />
    <port name="wbm_m1_writedata" interface="wbm_m1" type="DAT_O" />
    <port name="wbm_m1_strobe"    interface="wbm_m1" type="STB_O" />
    <port name="wbm_m1_write"     interface="wbm_m1" type="WE_O"  />
    <port name="wbm_m1_sel"       interface="wbm_m1" type="SEL_O" />
    <port name="wbm_m1_cycle"     interface="wbm_m1" type="CYC_O" />

    <port name="imx_cs_n"     interface="global" type="in" />
    <port name="imx_oe_n"     interface="global" type="in" />
    <port name="imx_eb3_n"    interface="global" type="in" />
    <port name="imx_address"  interface="global" type="in" />
    <port name="imx_data"     interface="global" type="inout" />
  </ports>
</component>
