# do test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/imkhilji/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:41 on Dec 02,2017
# vcom -reportprogress 300 -93 -work work /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity d_memory
# -- Compiling architecture behave of d_memory
# End time: 00:47:41 on Dec 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.d_memory
# vsim work.d_memory 
# Start time: 00:47:46 on Dec 02,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.d_memory(behave)
add wave -position insertpoint  \
sim:/d_memory/num_words \
sim:/d_memory/dmem_d \
sim:/d_memory/dmem_a \
sim:/d_memory/dmem_out \
sim:/d_memory/wr_dmem \
sim:/d_memory/clk \
sim:/d_memory/dmemory \
sim:/d_memory/addr
force -freeze sim:/d_memory/clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /d_memory
force -freeze sim:/d_memory/wr_dmem 1 0
run
force -freeze sim:/d_memory/dmem_d x\"666\" 0
force -freeze sim:/d_memory/dmem_a x\"1\" 0
run
run
# End time: 00:48:59 on Dec 02,2017, Elapsed time: 0:01:13
# Errors: 0, Warnings: 1
