set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Lab6_1.vo Lab6_1_v.sdo}}
	{{"Fast Model"} {Lab6_1_fast.vo Lab6_1_v_fast.sdo}}
}
