{
  "version": 1,
  "width": 80,
  "height": 24,
  "duration": 74.028853,
  "command": "/bin/bash",
  "title": "",
  "env": {
    "TERM": "xterm-256color",
    "SHELL": "/bin/bash"
  },
  "stdout": [
    [
      0.088395,
      "\u001b]0;florent@localhost:/home/florent/dev/m-labs/misoc\u0007\u001b]7;file://localhost.localdomain/home/florent/dev/m-labs/misoc\u0007"
    ],
    [
      0.000268,
      "[root@localhost misoc]# "
    ],
    [
      1.690849,
      "python3 make.py -X ../misoc-debug-memtest -t debug -Ob v \rerbose True build-bitstream\r\n"
    ],
    [
      0.205252,
      "UART tty: /dev/pts/3\r\n"
    ],
    [
      0.617539,
      "Sun Mar 29 14:07:36 2015 TUN/TAP device tap0 opened"
    ],
    [
      0.000021,
      "\r\n"
    ],
    [
      0.000413,
      "Sun Mar 29 14:07:36 2015 Persist state set to: ON"
    ],
    [
      0.000009,
      "\r\n"
    ],
    [
      0.234427,
      "                __  ___  _   ____     _____\r\n               /  |/  / (_) / __/__  / ___/\r\n              / /|_/ / / / _\\ \\/ _ \\/ /__\r\n             /_/  /_/ /_/ /___/\\___/\\___/\r\n\r\na high performance and small footprint SoC based on Migen\r\n\r\n====== Building for: ======\r\nPlatform:  sim\r\nTarget:    debug\r\nSubtarget: MemtestDebugSoC\r\nCPU type:  lm32\r\n===========================\r\n"
    ],
    [
      0.004731,
      "make: Entering directory '/home/florent/dev/m-labs/misoc/software/bios'\r\n"
    ],
    [
      0.128389,
      " CC  isr.o\r\n"
    ],
    [
      0.035025,
      " CC  sdram.o\r\n"
    ],
    [
      0.010737,
      "In file included from sdram.c:7:0:\r\n../../software/include/generated/sdram_phy.h:44:13: warning: ‘init_sequence’ defined but not used [-Wunused-function]\r\n static void init_sequence(void)\r\n             ^\r\n"
    ],
    [
      0.078184,
      " CC  main.o\r\n"
    ],
    [
      0.112804,
      " CC  boot.o\r\n"
    ],
    [
      0.064728,
      "make -C ../../software/libcompiler-rt\r\n"
    ],
    [
      0.001032,
      "make[1]: Entering directory '/home/florent/dev/m-labs/misoc/software/libcompiler-rt'"
    ],
    [
      0.000044,
      "\r\n"
    ],
    [
      0.138498,
      "make[1]: Nothing to be done for 'all'."
    ],
    [
      0.000065,
      "\r\n"
    ],
    [
      0.000022,
      "make[1]: Leaving directory '/home/florent/dev/m-labs/misoc/software/libcompiler-rt'"
    ],
    [
      0.000007,
      "\r\n"
    ],
    [
      0.000514,
      "make -C ../../software/libbase\r\n"
    ],
    [
      0.002139,
      "make[1]: Entering directory '/home/florent/dev/m-labs/misoc/software/libbase'"
    ],
    [
      0.000044,
      "\r\n"
    ],
    [
      0.121784,
      " CC  system.o"
    ],
    [
      0.000135,
      "\r\n"
    ],
    [
      0.037182,
      " CC  id.o"
    ],
    [
      0.000091,
      "\r\n"
    ],
    [
      0.040376,
      " CC  uart.o"
    ],
    [
      0.000066,
      "\r\n"
    ],
    [
      0.047409,
      " CC  time.o"
    ],
    [
      0.000058,
      "\r\n"
    ],
    [
      0.045025,
      " CC  spiflash.o"
    ],
    [
      0.000076,
      "\r\n"
    ],
    [
      0.035105,
      " AR  libbase.a"
    ],
    [
      0.000061,
      "\r\n"
    ],
    [
      0.004223,
      " RANLIB   libbase.a"
    ],
    [
      0.000080,
      "\r\n"
    ],
    [
      0.003497,
      " AR  libbase-nofloat.a"
    ],
    [
      0.000113,
      "\r\n"
    ],
    [
      0.004102,
      " RANLIB   libbase-nofloat.a"
    ],
    [
      0.000021,
      "\r\n"
    ],
    [
      0.002170,
      "make[1]: Leaving directory '/home/florent/dev/m-labs/misoc/software/libbase'"
    ],
    [
      0.000038,
      "\r\n"
    ],
    [
      0.000247,
      "make -C ../../software/libnet"
    ],
    [
      0.000033,
      "\r\n"
    ],
    [
      0.001262,
      "make[1]: Entering directory '/home/florent/dev/m-labs/misoc/software/libnet'"
    ],
    [
      0.000051,
      "\r\n"
    ],
    [
      0.119761,
      " CC  microudp.o\r\n"
    ],
    [
      0.106899,
      " AR  libnet.a\r\n"
    ],
    [
      0.003312,
      " RANLIB   libnet.a\r\n"
    ],
    [
      0.001487,
      "make[1]: Leaving directory '/home/florent/dev/m-labs/misoc/software/libnet'\r\n"
    ],
    [
      0.001882,
      " LD  bios.elf"
    ],
    [
      0.000067,
      "\r\n"
    ],
    [
      0.003736,
      "chmod -x bios.elf"
    ],
    [
      0.000793,
      "\r\n"
    ],
    [
      0.003525,
      " OBJCOPY  bios.bin\r\n"
    ],
    [
      0.001451,
      "chmod -x bios.bin\r\n"
    ],
    [
      0.000865,
      "../../mkmscimg.py bios.bin\r\n"
    ],
    [
      0.041780,
      "make: Leaving directory '/home/florent/dev/m-labs/misoc/software/bios'\r\n"
    ],
    [
      0.792619,
      "%Warning-PINMISSING: dut.v:7623: Cell has missing pin: I_LOCK_O\r\n%Warning-PINMISSING: Use \"/* verilator lint_off PINMISSING */\" and lint_on around source to disable this message.\r\n%Warning-PINMISSING: dut.v:7623: Cell has missing pin: D_LOCK_O\r\n"
    ],
    [
      0.057780,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v:166: Signal definition not found, creating implicitly: ie_csr_read_data\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v:175: Signal definition not found, creating implicitly: ip_csr_read_data\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v:176: Signal definition not found, creating implicitly: im_csr_read_data\r\n"
    ],
    [
      0.000464,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:341: Signal definition not found, creating implicitly: op_add\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:342: Signal definition not found, creating implicitly: op_and\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:343: Signal definition not found, creating implicitly: op_andhi\r\n"
    ],
    [
      0.000009,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:344: Signal definition not found, creating implicitly: op_b\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:345: Signal definition not found, creating implicitly: op_bi\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:346: Signal definition not found, creating implicitly: op_be\r\n"
    ],
    [
      0.000055,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:347: Signal definition not found, creating implicitly: op_bg\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:348: Signal definition not found, creating implicitly: op_bge\r\n"
    ],
    [
      0.000005,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:349: Signal definition not found, creating implicitly: op_bgeu\r\n"
    ],
    [
      0.000003,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:350: Signal definition not found, creating implicitly: op_bgu\r\n"
    ],
    [
      0.000030,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:351: Signal definition not found, creating implicitly: op_bne\r\n"
    ],
    [
      0.000002,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:352: Signal definition not found, creating implicitly: op_call\r\n"
    ],
    [
      0.000040,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:353: Signal definition not found, creating implicitly: op_calli\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:354: Signal definition not found, creating implicitly: op_cmpe\r\n"
    ],
    [
      0.000029,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:355: Signal definition not found, creating implicitly: op_cmpg\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:356: Signal definition not found, creating implicitly: op_cmpge\r\n"
    ],
    [
      0.000035,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:357: Signal definition not found, creating implicitly: op_cmpgeu\r\n"
    ],
    [
      0.000003,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:358: Signal definition not found, creating implicitly: op_cmpgu\r\n"
    ],
    [
      0.000029,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:359: Signal definition not found, creating implicitly: op_cmpne\r\n"
    ],
    [
      0.000003,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:361: Signal definition not found, creating implicitly: op_divu"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000035,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:363: Signal definition not found, creating implicitly: op_lb\r\n"
    ],
    [
      0.000003,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:364: Signal definition not found, creating implicitly: op_lbu\r\n"
    ],
    [
      0.000028,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:365: Signal definition not found, creating implicitly: op_lh\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:366: Signal definition not found, creating implicitly: op_lhu"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000036,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:367: Signal definition not found, creating implicitly: op_lw\r\n"
    ],
    [
      0.000003,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:369: Signal definition not found, creating implicitly: op_modu\r\n"
    ],
    [
      0.000028,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:372: Signal definition not found, creating implicitly: op_mul\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:374: Signal definition not found, creating implicitly: op_nor\r\n"
    ],
    [
      0.000035,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:375: Signal definition not found, creating implicitly: op_or\r\n"
    ],
    [
      0.000003,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:376: Signal definition not found, creating implicitly: op_orhi\r\n"
    ],
    [
      0.000028,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:377: Signal definition not found, creating implicitly: op_raise\r\n"
    ],
    [
      0.000002,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:378: Signal definition not found, creating implicitly: op_rcsr\r\n"
    ],
    [
      0.000027,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:379: Signal definition not found, creating implicitly: op_sb\r\n"
    ],
    [
      0.000011,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:381: Signal definition not found, creating implicitly: op_sextb\r\n"
    ],
    [
      0.000028,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:382: Signal definition not found, creating implicitly: op_sexth\r\n"
    ],
    [
      0.000027,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:384: Signal definition not found, creating implicitly: op_sh\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:386: Signal definition not found, creating implicitly: op_sl"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000035,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:388: Signal definition not found, creating implicitly: op_sr\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:389: Signal definition not found, creating implicitly: op_sru\r\n"
    ],
    [
      0.000043,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:390: Signal definition not found, creating implicitly: op_sub\r\n"
    ],
    [
      0.000004,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:391: Signal definition not found, creating implicitly: op_sw\r\n"
    ],
    [
      0.000029,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:392: Signal definition not found, creating implicitly: op_user\r\n"
    ],
    [
      0.000002,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:393: Signal definition not found, creating implicitly: op_wcsr"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000035,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:394: Signal definition not found, creating implicitly: op_xnor\r\n"
    ],
    [
      0.000003,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:395: Signal definition not found, creating implicitly: op_xor\r\n"
    ],
    [
      0.000028,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:398: Signal definition not found, creating implicitly: arith"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000055,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:399: Signal definition not found, creating implicitly: logical\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:400: Signal definition not found, creating implicitly: cmp"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000031,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:403: Signal definition not found, creating implicitly: bra\r\n"
    ],
    [
      0.000036,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:404: Signal definition not found, creating implicitly: call\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:406: Signal definition not found, creating implicitly: shift\r\n"
    ],
    [
      0.000028,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:416: Signal definition not found, creating implicitly: sext\r\n"
    ],
    [
      0.000002,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:419: Signal definition not found, creating implicitly: multiply"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000543,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v:1060: Signal definition not found, creating implicitly: load_q_m\r\n%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v:1061: Signal definition not found, creating implicitly: store_q_m\r\n"
    ],
    [
      0.000085,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v:1219: Signal definition not found, creating implicitly: eret_k_q_x\r\n"
    ],
    [
      0.000033,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v:1225: Signal definition not found, creating implicitly: csr_write_enable_k_q_x\r\n"
    ],
    [
      0.000317,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v:2079: Signal definition not found, creating implicitly: q_d\r\n"
    ],
    [
      0.000005,
      "%Warning-IMPLICIT: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v:2128: Signal definition not found, creating implicitly: q_m\r\n"
    ],
    [
      0.041539,
      "%Warning-WIDTH: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v:89: Operator ADD expects 33 bits on the RHS, but RHS's VARREF 'Cin' generates 1 bits.\r\n"
    ],
    [
      0.000084,
      "%Warning-WIDTH: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v:90: Operator SUB expects 33 bits on the RHS, but RHS's LOGNOT generates 1 bits.\r\n"
    ],
    [
      0.001132,
      "%Warning-WIDTH: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v:166: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.\r\n"
    ],
    [
      0.000008,
      "%Warning-WIDTH: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v:175: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'ip' generates 32 bits.\r\n%Warning-WIDTH: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v:176: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'im' generates 32 bits.\r\n"
    ],
    [
      0.000276,
      "%Warning-WIDTH: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v:244: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'cycles' generates 6 bits.\r\n"
    ],
    [
      0.000065,
      "%Warning-WIDTH: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v:265: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'cycles' generates 6 bits."
    ],
    [
      0.000004,
      "\r\n"
    ],
    [
      0.000188,
      "%Warning-WIDTH: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v:149: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.\r\n"
    ],
    [
      0.000689,
      "%Warning-WIDTH: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v:823: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000739,
      "%Warning-WIDTH: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v:597: Operator ASSIGNW expects 30 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\r\n"
    ],
    [
      0.000349,
      "%Warning-WIDTH: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v:663: Operator ASSIGNDLY expects 30 bits on the Assign RHS, but Assign RHS's DIV generates 32 bits.\r\n"
    ],
    [
      0.001333,
      "%Warning-WIDTH: dut.v:41: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000004,
      "%Warning-WIDTH: dut.v:70: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000041,
      "%Warning-WIDTH: dut.v:72: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:74: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:78: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:87: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:88: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:96: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:108: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:111: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:112: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000054,
      "%Warning-WIDTH: dut.v:118: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:121: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000001,
      "\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:130: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000043,
      "%Warning-WIDTH: dut.v:146: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000085,
      "%Warning-WIDTH: dut.v:171: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:174: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000003,
      "\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:178: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000039,
      "%Warning-WIDTH: dut.v:179: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:181: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:182: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:184: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:185: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:186: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:189: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000004,
      "%Warning-WIDTH: dut.v:192: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:196: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:197: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:199: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:200: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:202: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:203: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:204: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.001128,
      "%Warning-WIDTH: dut.v:207: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:210: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000515,
      "%Warning-WIDTH: dut.v:214: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:215: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000004,
      "%Warning-WIDTH: dut.v:217: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:218: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000041,
      "%Warning-WIDTH: dut.v:220: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:221: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000041,
      "%Warning-WIDTH: dut.v:222: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000002,
      "%Warning-WIDTH: dut.v:225: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:228: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:232: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:233: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:235: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:236: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:238: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:239: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000012,
      "%Warning-WIDTH: dut.v:240: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:261: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:263: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:265: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:267: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000086,
      "%Warning-WIDTH: dut.v:281: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:296: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:298: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000062,
      "%Warning-WIDTH: dut.v:299: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:307: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:309: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:313: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:316: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:322: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:325: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:328: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:331: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:332: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:333: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000118,
      "%Warning-WIDTH: dut.v:380: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000004,
      "%Warning-WIDTH: dut.v:381: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:387: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000037,
      "%Warning-WIDTH: dut.v:405: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:407: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:408: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:409: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:417: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:423: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:426: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000079,
      "%Warning-WIDTH: dut.v:444: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000004,
      "%Warning-WIDTH: dut.v:446: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:447: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000037,
      "%Warning-WIDTH: dut.v:448: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:456: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:462: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:465: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:483: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:485: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:486: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:487: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000039,
      "%Warning-WIDTH: dut.v:495: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:501: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:504: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000037,
      "%Warning-WIDTH: dut.v:522: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:524: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:525: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000037,
      "%Warning-WIDTH: dut.v:526: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000045,
      "%Warning-WIDTH: dut.v:534: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000040,
      "%Warning-WIDTH: dut.v:540: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:554: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:555: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000044,
      "%Warning-WIDTH: dut.v:571: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:572: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:575: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:576: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:580: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:585: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:588: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000052,
      "%Warning-WIDTH: dut.v:590: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:591: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:598: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:599: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:619: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000039,
      "%Warning-WIDTH: dut.v:621: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:622: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:623: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:630: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:631: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000015,
      "%Warning-WIDTH: dut.v:636: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:639: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000044,
      "%Warning-WIDTH: dut.v:655: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:656: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:657: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:663: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:683: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:690: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:691: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:695: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000044,
      "%Warning-WIDTH: dut.v:702: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:703: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:709: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:720: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:727: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:729: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000016,
      "%Warning-WIDTH: dut.v:730: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:731: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:738: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:739: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:746: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000044,
      "%Warning-WIDTH: dut.v:749: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:764: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:765: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:766: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:772: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000054,
      "%Warning-WIDTH: dut.v:781: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:788: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:789: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:798: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:799: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:801: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '4'hb' generates 4 bits.\r\n"
    ],
    [
      0.000046,
      "%Warning-WIDTH: dut.v:816: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:817: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000039,
      "%Warning-WIDTH: dut.v:844: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:858: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000037,
      "%Warning-WIDTH: dut.v:865: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:875: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000051,
      "%Warning-WIDTH: dut.v:882: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:893: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:900: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000061,
      "%Warning-WIDTH: dut.v:985: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000047,
      "%Warning-WIDTH: dut.v:1009: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:1034: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:1037: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:1040: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:1043: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000039,
      "%Warning-WIDTH: dut.v:1051: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:1070: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:1071: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:1072: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000046,
      "%Warning-WIDTH: dut.v:1108: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:1110: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000042,
      "%Warning-WIDTH: dut.v:1111: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:1113: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000014,
      "%Warning-WIDTH: dut.v:1115: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000045,
      "%Warning-WIDTH: dut.v:1116: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000059,
      "%Warning-WIDTH: dut.v:1155: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:1157: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1158: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000043,
      "%Warning-WIDTH: dut.v:1160: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:1162: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:1163: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000063,
      "%Warning-WIDTH: dut.v:1222: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:1223: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:1246: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:1257: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000047,
      "%Warning-WIDTH: dut.v:1260: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:1261: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:1264: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000057,
      "%Warning-WIDTH: dut.v:1265: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:1266: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000009,
      "%Warning-WIDTH: dut.v:1267: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:1279: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000039,
      "%Warning-WIDTH: dut.v:1312: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:1323: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000089,
      "%Warning-WIDTH: dut.v:1374: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000040,
      "%Warning-WIDTH: dut.v:1389: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:1391: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1392: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:1393: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000037,
      "%Warning-WIDTH: dut.v:1394: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:1395: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000041,
      "%Warning-WIDTH: dut.v:1396: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1397: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000004,
      "%Warning-WIDTH: dut.v:1398: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1399: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:1400: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:1404: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:1405: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:1411: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:1413: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:1414: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:1415: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000005,
      "%Warning-WIDTH: dut.v:1416: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:1424: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1427: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1430: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1433: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:1456: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1457: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000197,
      "%Warning-WIDTH: dut.v:1458: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:1459: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:1460: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:1461: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:1466: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:1467: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000051,
      "%Warning-WIDTH: dut.v:1474: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:1475: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:1476: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:1477: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:1491: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:1492: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1496: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000040,
      "%Warning-WIDTH: dut.v:1531: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1539: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000070,
      "%Warning-WIDTH: dut.v:1574: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000082,
      "%Warning-WIDTH: dut.v:1615: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:1622: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:1632: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000041,
      "%Warning-WIDTH: dut.v:1649: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000161,
      "%Warning-WIDTH: dut.v:1702: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000042,
      "%Warning-WIDTH: dut.v:1749: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1757: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:1763: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:1764: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000046,
      "%Warning-WIDTH: dut.v:1772: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:1773: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:1780: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1783: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:1786: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000005,
      "%Warning-WIDTH: dut.v:1789: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000054,
      "%Warning-WIDTH: dut.v:1792: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:1793: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:1794: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:1798: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:1799: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1800: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:1801: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1807: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000004,
      "%Warning-WIDTH: dut.v:1808: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1809: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:1810: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000005,
      "%Warning-WIDTH: dut.v:1811: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1812: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1813: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000013,
      "%Warning-WIDTH: dut.v:1814: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:1825: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000112,
      "%Warning-WIDTH: dut.v:1842: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000128,
      "%Warning-WIDTH: dut.v:1881: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000050,
      "%Warning-WIDTH: dut.v:1906: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000081,
      "%Warning-WIDTH: dut.v:1916: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '15'h554e' generates 15 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:1918: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's CONST '20'hf4240' generates 20 bits.\r\n%Warning-WIDTH: dut.v:1919: Operator NEQ expects 32 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1947: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:1950: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:1967: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:1981: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:1984: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:1985: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'dfi_p0_address' generates 12 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:2001: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:2004: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:2005: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'dfi_p0_address' generates 12 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2019: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:2022: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000005,
      "%Warning-WIDTH: dut.v:2039: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000046,
      "%Warning-WIDTH: dut.v:2053: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:2056: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:2057: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'dfi_p0_address' generates 12 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:2073: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:2076: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2077: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'dfi_p0_address' generates 12 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:2091: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2125: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2129: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'dfi_p0_address' generates 12 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:2145: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2149: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'dfi_p0_address' generates 12 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:2162: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000039,
      "%Warning-WIDTH: dut.v:2197: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000057,
      "%Warning-WIDTH: dut.v:2201: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'dfi_p0_address' generates 12 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:2217: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:2221: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'dfi_p0_address' generates 12 bits.\r\n"
    ],
    [
      0.000048,
      "%Warning-WIDTH: dut.v:2267: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000009,
      "%Warning-WIDTH: dut.v:2268: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:2269: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:2270: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2271: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000005,
      "%Warning-WIDTH: dut.v:2273: Operator OR expects 20 bits on the RHS, but RHS's VARREF 'bank0_write_col' generates 8 bits."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2277: Operator OR expects 20 bits on the RHS, but RHS's VARREF 'bank0_read_col' generates 8 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:2290: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2291: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:2292: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:2293: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:2294: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2296: Operator OR expects 20 bits on the RHS, but RHS's VARREF 'bank1_write_col' generates 8 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2300: Operator OR expects 20 bits on the RHS, but RHS's VARREF 'bank1_read_col' generates 8 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2313: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:2314: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2315: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000006,
      "%Warning-WIDTH: dut.v:2316: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000768,
      "%Warning-WIDTH: dut.v:2317: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2319: Operator OR expects 20 bits on the RHS, but RHS's VARREF 'bank2_write_col' generates 8 bits.\r\n%Warning-WIDTH: dut.v:2323: Operator OR expects 20 bits on the RHS, but RHS's VARREF 'bank2_read_col' generates 8 bits.\r\n%Warning-WIDTH: dut.v:2336: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2337: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2338: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2339: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2340: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2342: Operator OR expects 20 bits on the RHS, but RHS's VARREF 'bank3_write_col' generates 8 bits.\r\n%Warning-WIDTH: dut.v:2346: Operator OR expects 20 bits on the RHS, but RHS's VARREF 'bank3_read_col' generates 8 bits.\r\n%Warning-WIDTH: dut.v:2391: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2393: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2395: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2397: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2399: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2400: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2475: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2483: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2489: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2493: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's REPLICATE generates 8 bits.\r\n%Warning-WIDTH: dut.v:2499: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2505: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2521: Operator NEQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2540: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2560: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000015,
      "%Warning-WIDTH: dut.v:2569: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2587: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:2542: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:2607: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:2613: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:2617: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's REPLICATE generates 8 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:2623: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:2629: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000037,
      "%Warning-WIDTH: dut.v:2645: Operator NEQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:2651: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:2684: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:2693: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:2711: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:2666: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000041,
      "%Warning-WIDTH: dut.v:2737: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:2741: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's REPLICATE generates 8 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:2747: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:2753: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:2769: Operator NEQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:2775: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:2808: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:2817: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:2835: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:2790: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000050,
      "%Warning-WIDTH: dut.v:2861: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:2865: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's REPLICATE generates 8 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:2871: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:2877: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:2893: Operator NEQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:2911: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:2932: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:2941: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:2959: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:2914: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:2978: Operator EQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:2979: Operator EQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:2988: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:2994: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000092,
      "%Warning-WIDTH: dut.v:3055: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000092,
      "%Warning-WIDTH: dut.v:3116: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:3119: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:3132: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:3135: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000045,
      "%Warning-WIDTH: dut.v:3185: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:3189: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000012,
      "%Warning-WIDTH: dut.v:3206: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:3212: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:3222: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:3225: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:3235: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:3239: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:3193: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:3193: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:3193: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000099,
      "%Warning-WIDTH: dut.v:3253: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000043,
      "%Warning-WIDTH: dut.v:3253: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000109,
      "%Warning-WIDTH: dut.v:3258: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000081,
      "%Warning-WIDTH: dut.v:3258: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000062,
      "%Warning-WIDTH: dut.v:3263: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000048,
      "%Warning-WIDTH: dut.v:3263: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000060,
      "%Warning-WIDTH: dut.v:3268: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000046,
      "%Warning-WIDTH: dut.v:3268: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000053,
      "%Warning-WIDTH: dut.v:3273: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000067,
      "%Warning-WIDTH: dut.v:3273: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000153,
      "%Warning-WIDTH: dut.v:3274: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:3274: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000200,
      "%Warning-WIDTH: dut.v:3275: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:3275: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000073,
      "%Warning-WIDTH: dut.v:3287: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:3288: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000037,
      "%Warning-WIDTH: dut.v:3302: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:3303: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:3317: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000011,
      "%Warning-WIDTH: dut.v:3318: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:3332: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '14'h361f' generates 14 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:3334: Operator NEQ expects 22 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000045,
      "%Warning-WIDTH: dut.v:3350: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_memtest_w_dmawritecontroller_source_payload_length' generates 23 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:3351: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_memtest_w_dmawritecontroller_source_payload_base' generates 23 bits.\r\n"
    ],
    [
      0.000051,
      "%Warning-WIDTH: dut.v:3384: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000017,
      "%Warning-WIDTH: dut.v:3385: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:3401: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:3417: Operator NEQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000047,
      "%Warning-WIDTH: dut.v:3459: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '14'h361f' generates 14 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:3470: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_memtest_r_dmareadcontroller_source_payload_length' generates 23 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:3471: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_memtest_r_dmareadcontroller_source_payload_base' generates 23 bits.\r\n"
    ],
    [
      0.000063,
      "%Warning-WIDTH: dut.v:3531: Operator NEQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:3544: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:3560: Operator NEQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000039,
      "%Warning-WIDTH: dut.v:3567: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:3568: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000047,
      "%Warning-WIDTH: dut.v:3587: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:3588: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000071,
      "%Warning-WIDTH: dut.v:3609: Operator ASSIGNW expects 22 bits on the Assign RHS, but Assign RHS's REPLICATE generates 23 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:3624: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:3635: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:3638: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:3648: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:3658: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:3678: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:3686: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:3626: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:3626: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:3626: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000045,
      "%Warning-WIDTH: dut.v:3723: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000046,
      "%Warning-WIDTH: dut.v:3771: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000060,
      "%Warning-WIDTH: dut.v:3807: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:3819: Operator EQ expects 11 bits on the RHS, but RHS's CONST '6'h3c' generates 6 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:3820: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:3840: Operator LT expects 11 bits on the RHS, but RHS's CONST '6'h3c' generates 6 bits.\r\n"
    ],
    [
      0.000156,
      "%Warning-WIDTH: dut.v:3918: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:3929: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000045,
      "%Warning-WIDTH: dut.v:3930: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000017,
      "%Warning-WIDTH: dut.v:3930: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000061,
      "%Warning-WIDTH: dut.v:3995: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000053,
      "%Warning-WIDTH: dut.v:4009: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000054,
      "%Warning-WIDTH: dut.v:4023: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000144,
      "%Warning-WIDTH: dut.v:4060: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:4070: Operator XOR expects 7 bits on the RHS, but RHS's SEL generates 6 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:4076: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000043,
      "%Warning-WIDTH: dut.v:4086: Operator XOR expects 7 bits on the RHS, but RHS's SEL generates 6 bits.\r\n"
    ],
    [
      0.000124,
      "%Warning-WIDTH: dut.v:4115: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000043,
      "%Warning-WIDTH: dut.v:4125: Operator XOR expects 7 bits on the RHS, but RHS's SEL generates 6 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:4131: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:4141: Operator XOR expects 7 bits on the RHS, but RHS's SEL generates 6 bits.\r\n"
    ],
    [
      0.000089,
      "%Warning-WIDTH: dut.v:4233: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:4235: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:4238: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:4241: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000061,
      "%Warning-WIDTH: dut.v:4262: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:4264: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.002475,
      "%Warning-WIDTH: dut.v:4265: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4267: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4273: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '4'hf' generates 4 bits.\r\n%Warning-WIDTH: dut.v:4280: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '4'hf' generates 4 bits.\r\n%Warning-WIDTH: dut.v:4335: Operator NEQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4343: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4353: Operator NEQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4362: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4368: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4375: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4348: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4393: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4396: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.\r\n%Warning-WIDTH: dut.v:4399: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '3'h4' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4404: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4401: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4413: Operator ADD expects 11 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4421: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4480: Operator NEQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4492: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4510: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4516: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4521: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4496: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4540: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4557: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4574: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4575: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4576: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4638: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4639: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4640: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4643: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.\r\n%Warning-WIDTH: dut.v:"
    ],
    [
      0.000018,
      "4693: Operator EQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4695: Operator EQ expects 4 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4697: Operator EQ expects 4 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.\r\n%Warning-WIDTH: dut.v:4699: Operator EQ expects 4 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.\r\n%Warning-WIDTH: dut.v:4701: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4703: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h5' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4705: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h6' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4707: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h7' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4741: Operator EQ expects 5 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.\r\n%Warning-WIDTH: dut.v:4743: Operator EQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4745: Operator EQ expects 4 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4747: Operator EQ expects 4 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.\r\n%Warning-WIDTH: dut.v:4749: Operator EQ expects 4 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.\r\n%Warning-WIDTH: dut.v:4751: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4753: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h5' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4755: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h6' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4757: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h7' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4772: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hb' generates 4 bits.\r\n%Warning-WIDTH: dut.v:4774: Operator EQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4776: Operator EQ expects 4 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:4778: Operator EQ expects 4 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits."
    ],
    [
      0.000009,
      "\r\n"
    ],
    [
      0.000212,
      "%Warning-WIDTH: dut.v:4780: Operator EQ expects 4 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.\r\n%Warning-WIDTH: dut.v:4782: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4784: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h5' generates 3 bits.\r\n%Warning-WIDTH: dut.v:4786: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h6' generates 3 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:4788: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h7' generates 3 bits.\r\n"
    ],
    [
      0.000189,
      "%Warning-WIDTH: dut.v:4809: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.\r\n"
    ],
    [
      0.000050,
      "%Warning-WIDTH: dut.v:4813: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:4815: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'ha' generates 4 bits.\r\n"
    ],
    [
      0.000043,
      "%Warning-WIDTH: dut.v:4817: Operator EQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000044,
      "%Warning-WIDTH: dut.v:4819: Operator EQ expects 4 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000044,
      "%Warning-WIDTH: dut.v:4821: Operator EQ expects 4 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:4823: Operator EQ expects 4 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000043,
      "%Warning-WIDTH: dut.v:4825: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.\r\n"
    ],
    [
      0.000041,
      "%Warning-WIDTH: dut.v:4827: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h5' generates 3 bits.\r\n"
    ],
    [
      0.000041,
      "%Warning-WIDTH: dut.v:4829: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h6' generates 3 bits.\r\n"
    ],
    [
      0.000041,
      "%Warning-WIDTH: dut.v:4831: Operator EQ expects 4 bits on the RHS, but RHS's CONST '3'h7' generates 3 bits.\r\n"
    ],
    [
      0.000124,
      "%Warning-WIDTH: dut.v:4843: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.\r\n"
    ],
    [
      0.000053,
      "%Warning-WIDTH: dut.v:4847: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:4849: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h8' generates 4 bits.\r\n"
    ],
    [
      0.000044,
      "%Warning-WIDTH: dut.v:4851: Operator EQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000056,
      "%Warning-WIDTH: dut.v:4853: Operator EQ expects 5 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000045,
      "%Warning-WIDTH: dut.v:4855: Operator EQ expects 5 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000043,
      "%Warning-WIDTH: dut.v:4857: Operator EQ expects 5 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:4859: Operator EQ expects 5 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.\r\n"
    ],
    [
      0.000049,
      "%Warning-WIDTH: dut.v:4861: Operator EQ expects 5 bits on the RHS, but RHS's CONST '3'h5' generates 3 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:4863: Operator EQ expects 5 bits on the RHS, but RHS's CONST '3'h6' generates 3 bits.\r\n"
    ],
    [
      0.000041,
      "%Warning-WIDTH: dut.v:4865: Operator EQ expects 5 bits on the RHS, but RHS's CONST '3'h7' generates 3 bits.\r\n"
    ],
    [
      0.000041,
      "%Warning-WIDTH: dut.v:4867: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h8' generates 4 bits.\r\n"
    ],
    [
      0.000085,
      "%Warning-WIDTH: dut.v:4869: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h9' generates 4 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:4871: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'ha' generates 4 bits.\r\n"
    ],
    [
      0.000045,
      "%Warning-WIDTH: dut.v:4873: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hb' generates 4 bits.\r\n"
    ],
    [
      0.000086,
      "%Warning-WIDTH: dut.v:4875: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hc' generates 4 bits.\r\n"
    ],
    [
      0.000071,
      "%Warning-WIDTH: dut.v:4877: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hd' generates 4 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:4879: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'he' generates 4 bits.\r\n"
    ],
    [
      0.000073,
      "%Warning-WIDTH: dut.v:4881: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hf' generates 4 bits.\r\n"
    ],
    [
      0.000304,
      "%Warning-WIDTH: dut.v:4907: Operator EQ expects 5 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.\r\n"
    ],
    [
      0.000004,
      "%Warning-WIDTH: dut.v:4909: Operator EQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:4911: Operator EQ expects 5 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000060,
      "%Warning-WIDTH: dut.v:4913: Operator EQ expects 5 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:4915: Operator EQ expects 5 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000068,
      "%Warning-WIDTH: dut.v:4917: Operator EQ expects 5 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:4919: Operator EQ expects 5 bits on the RHS, but RHS's CONST '3'h5' generates 3 bits.\r\n"
    ],
    [
      0.000065,
      "%Warning-WIDTH: dut.v:4921: Operator EQ expects 5 bits on the RHS, but RHS's CONST '3'h6' generates 3 bits.\r\n"
    ],
    [
      0.000050,
      "%Warning-WIDTH: dut.v:4923: Operator EQ expects 5 bits on the RHS, but RHS's CONST '3'h7' generates 3 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:4925: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h8' generates 4 bits.\r\n"
    ],
    [
      0.000063,
      "%Warning-WIDTH: dut.v:4927: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h9' generates 4 bits.\r\n"
    ],
    [
      0.000050,
      "%Warning-WIDTH: dut.v:4929: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'ha' generates 4 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:4931: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hb' generates 4 bits.\r\n"
    ],
    [
      0.000042,
      "%Warning-WIDTH: dut.v:4933: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hc' generates 4 bits."
    ],
    [
      0.000035,
      "\r\n"
    ],
    [
      0.000049,
      "%Warning-WIDTH: dut.v:4935: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hd' generates 4 bits.\r\n"
    ],
    [
      0.000044,
      "%Warning-WIDTH: dut.v:4937: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'he' generates 4 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:4939: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'hf' generates 4 bits.\r\n"
    ],
    [
      0.000157,
      "%Warning-WIDTH: dut.v:4960: Operator EQ expects 5 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000051,
      "%Warning-WIDTH: dut.v:4962: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000046,
      "%Warning-WIDTH: dut.v:4964: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits."
    ],
    [
      0.000003,
      "\r\n"
    ],
    [
      0.000086,
      "%Warning-WIDTH: dut.v:4971: Operator EQ expects 5 bits on the RHS, but RHS's CONST '4'h9' generates 4 bits.\r\n"
    ],
    [
      0.000088,
      "%Warning-WIDTH: dut.v:5009: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000016,
      "%Warning-WIDTH: dut.v:5009: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:5032: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:5033: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5033: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:5056: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:5057: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:5057: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:5081: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5081: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:5105: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5105: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:5129: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000013,
      "%Warning-WIDTH: dut.v:5129: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000084,
      "%Warning-WIDTH: dut.v:5153: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:5153: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:5177: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000017,
      "%Warning-WIDTH: dut.v:5177: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:5201: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000017,
      "%Warning-WIDTH: dut.v:5201: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:5225: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000014,
      "%Warning-WIDTH: dut.v:5225: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:5248: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:5249: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:5249: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:5272: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:5273: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5273: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:5297: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5297: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:5321: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:5321: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:5345: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:5345: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000037,
      "%Warning-WIDTH: dut.v:5369: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:5369: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:5393: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000017,
      "%Warning-WIDTH: dut.v:5393: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:5417: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5417: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:5440: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:5441: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5441: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:5462: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5462: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:5485: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000143,
      "%Warning-WIDTH: dut.v:5488: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:5488: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000007,
      "%Warning-WIDTH: dut.v:5491: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000039,
      "%Warning-WIDTH: dut.v:5483: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000005,
      "%Warning-WIDTH: dut.v:5483: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits."
    ],
    [
      0.000003,
      "\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:5503: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:5504: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000017,
      "%Warning-WIDTH: dut.v:5504: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:5525: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000005,
      "%Warning-WIDTH: dut.v:5525: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits."
    ],
    [
      0.000003,
      "\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:5548: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:5548: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000049,
      "%Warning-WIDTH: dut.v:5551: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000059,
      "%Warning-WIDTH: dut.v:5554: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:5546: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5546: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:5566: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:5567: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5567: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:5588: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:5588: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:5611: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000052,
      "%Warning-WIDTH: dut.v:5614: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000071,
      "%Warning-WIDTH: dut.v:5609: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:5609: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:5629: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:5630: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:5630: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:5651: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:5651: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:5674: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000086,
      "%Warning-WIDTH: dut.v:5677: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000068,
      "%Warning-WIDTH: dut.v:5672: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000012,
      "%Warning-WIDTH: dut.v:5672: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:5692: Operator ASSIGNDLY expects 30 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:5710: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:5728: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000065,
      "%Warning-WIDTH: dut.v:5800: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:5818: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:5836: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:5837: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:5837: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:5860: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:5861: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:5861: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:5885: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:5885: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:5909: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5909: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:5933: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:5933: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:5957: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:5957: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:5981: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:5981: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000043,
      "%Warning-WIDTH: dut.v:6006: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:6007: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:6010: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:6013: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6016: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:6021: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6023: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6024: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6028: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000094,
      "%Warning-WIDTH: dut.v:6039: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:6039: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits."
    ],
    [
      0.000003,
      "\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6054: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000065,
      "%Warning-WIDTH: dut.v:6078: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000015,
      "%Warning-WIDTH: dut.v:6079: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6081: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6082: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6083: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6088: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:6096: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000044,
      "%Warning-WIDTH: dut.v:6114: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6134: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6136: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6137: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6139: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6140: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6142: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6145: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6147: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6149: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6153: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6158: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6160: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6162: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6164: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6166: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6168: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6170: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6172: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6174: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:6175: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:6177: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6179: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:6181: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000033,
      "%Warning-WIDTH: dut.v:6183: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:6185: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6186: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000016,
      "%Warning-WIDTH: dut.v:6187: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:6193: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6194: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6195: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6197: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6198: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6199: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6200: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6201: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6203: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6204: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6205: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6206: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6207: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:6209: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000012,
      "%Warning-WIDTH: dut.v:6210: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6211: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6212: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6213: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6215: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6216: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6217: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6218: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6219: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6220: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:6221: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6222: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6223: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6224: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6225: Operator ASSIGNDLY expects 23 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6226: Operator ASSIGNDLY expects 23 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6228: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6230: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6232: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6233: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:6234: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6235: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6237: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6239: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6240: Operator ASSIGNDLY expects 31 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:6241: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:6242: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000015,
      "%Warning-WIDTH: dut.v:6243: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6244: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:6245: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6246: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6247: Operator ASSIGNDLY expects 23 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6248: Operator ASSIGNDLY expects 23 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6250: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6252: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6254: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6255: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6256: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6257: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6259: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6261: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000013,
      "%Warning-WIDTH: dut.v:6262: Operator ASSIGNDLY expects 31 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:6266: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6269: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6270: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6271: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:6272: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6275: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6277: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6282: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6287: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6290: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:6297: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6298: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6299: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6300: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6301: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6302: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6303: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6308: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6310: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6311: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6312: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6313: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6314: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6315: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6316: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6317: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000047,
      "%Warning-WIDTH: dut.v:6341: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:6342: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6343: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:6345: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6346: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6347: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6348: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000031,
      "%Warning-WIDTH: dut.v:6349: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:6350: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6351: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6352: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6353: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6354: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6355: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:6356: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000043,
      "%Warning-WIDTH: dut.v:6367: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bus_wishbone_dat_w' generates 32 bits.\r\n"
    ],
    [
      0.000004,
      "%Warning-WIDTH: dut.v:6368: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bus_wishbone_adr' generates 30 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6369: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_interface_dat_r' generates 8 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6370: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:6383: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6379: Operator NEQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000064,
      "%Warning-WIDTH: dut.v:6410: Operator EQ expects 32 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000211,
      "%Warning-WIDTH: dut.v:6609: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000049,
      "%Warning-WIDTH: dut.v:6628: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:6638: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6641: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000064,
      "%Warning-WIDTH: dut.v:6648: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000016,
      "%Warning-WIDTH: dut.v:6651: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000067,
      "%Warning-WIDTH: dut.v:6606: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000014,
      "%Warning-WIDTH: dut.v:6606: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:6665: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000070,
      "%Warning-WIDTH: dut.v:6684: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000073,
      "%Warning-WIDTH: dut.v:6694: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:6697: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000066,
      "%Warning-WIDTH: dut.v:6704: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6707: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000065,
      "%Warning-WIDTH: dut.v:6662: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000013,
      "%Warning-WIDTH: dut.v:6662: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000068,
      "%Warning-WIDTH: dut.v:6733: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:6734: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:6749: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000082,
      "%Warning-WIDTH: dut.v:6750: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000094,
      "%Warning-WIDTH: dut.v:6752: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000120,
      "%Warning-WIDTH: dut.v:6757: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000176,
      "%Warning-WIDTH: dut.v:6774: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:6786: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:6792: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:6795: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000109,
      "%Warning-WIDTH: dut.v:6771: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:6771: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:6805: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:6817: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:6823: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000012,
      "%Warning-WIDTH: dut.v:6826: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:6802: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000016,
      "%Warning-WIDTH: dut.v:6802: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000038,
      "%Warning-WIDTH: dut.v:6836: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000048,
      "%Warning-WIDTH: dut.v:6848: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6854: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6857: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:6833: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:6833: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6867: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000045,
      "%Warning-WIDTH: dut.v:6879: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6885: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6888: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:6864: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:6864: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:6895: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_memtest_w_dmawritecontroller_csrstorage0_storage' generates 23 bits."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000066,
      "%Warning-WIDTH: dut.v:6918: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:6925: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000062,
      "%Warning-WIDTH: dut.v:6946: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000034,
      "%Warning-WIDTH: dut.v:6952: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:6960: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:6961: Operator ASSIGNDLY expects 31 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000633,
      "%Warning-WIDTH: dut.v:6965: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's REPLICATE generates 31 bits.\r\n"
    ],
    [
      0.000004,
      "%Warning-WIDTH: dut.v:6969: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000042,
      "%Warning-WIDTH: dut.v:6999: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:7005: Operator ASSIGNDLY expects 22 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000054,
      "%Warning-WIDTH: dut.v:7023: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000004,
      "%Warning-WIDTH: dut.v:7030: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000036,
      "%Warning-WIDTH: dut.v:7045: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7046: Operator ASSIGNDLY expects 31 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000601,
      "%Warning-WIDTH: dut.v:7050: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's REPLICATE generates 31 bits.\r\n"
    ],
    [
      0.000028,
      "%Warning-WIDTH: dut.v:7069: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:7072: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'ethmac_writer_increment' generates 3 bits.\r\n"
    ],
    [
      0.000091,
      "%Warning-WIDTH: dut.v:7128: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000014,
      "%Warning-WIDTH: dut.v:7131: Operator ADD expects 11 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.\r\n"
    ],
    [
      0.000098,
      "%Warning-WIDTH: dut.v:7169: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:7173: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank0_sram_writer_slot_w' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:7176: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank0_sram_writer_length1_w' generates 3 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7182: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ethmac_writer_status_w' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7185: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ethmac_writer_pending_w' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:7188: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank0_sram_writer_ev_enable0_w' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7191: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ethmac_reader_start_w' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7194: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank0_sram_reader_ready_w' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7197: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank0_sram_reader_slot0_w' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:7200: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank0_sram_reader_length1_w' generates 3 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:7206: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ethmac_reader_eventmanager_status_w' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7209: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ethmac_reader_eventmanager_pending_w' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7212: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank0_sram_reader_ev_enable0_w' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7215: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank0_preamble_crc_w' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7171: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7171: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7171: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7171: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7171: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:7171: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7171: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:7171: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.\r\n"
    ],
    [
      0.000067,
      "%Warning-WIDTH: dut.v:7238: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000026,
      "%Warning-WIDTH: dut.v:7242: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank1_crg_reset0_w' generates 1 bits.\r\n"
    ],
    [
      0.000025,
      "%Warning-WIDTH: dut.v:7250: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000070,
      "%Warning-WIDTH: dut.v:7252: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7252: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7252: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7252: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:7252: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:7252: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7252: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7252: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:7285: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000062,
      "%Warning-WIDTH: dut.v:7295: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_memtest_r_reset_w' generates 1 bits.\r\n"
    ],
    [
      0.000032,
      "%Warning-WIDTH: dut.v:7298: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank3_error_count2_w' generates 6 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:7307: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_memtest_r_dmareadcontroller_shoot_w' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:7328: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank3_busy_w' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7287: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7287: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7287: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7287: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7287: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7287: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7287: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7287: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.\r\n"
    ],
    [
      0.000105,
      "%Warning-WIDTH: dut.v:7352: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:7362: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_memtest_w_reset_w' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:7365: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_memtest_w_shoot_w' generates 1 bits.\r\n"
    ],
    [
      0.000044,
      "%Warning-WIDTH: dut.v:7386: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank4_busy_w' generates 1 bits.\r\n"
    ],
    [
      0.000003,
      "%Warning-WIDTH: dut.v:7354: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000017,
      "%Warning-WIDTH: dut.v:7354: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7354: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7354: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7354: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:7354: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7354: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7354: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.\r\n"
    ],
    [
      0.000094,
      "%Warning-WIDTH: dut.v:7410: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:7414: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank5_dfii_control0_w' generates 4 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:7417: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank5_dfii_pi0_command0_w' generates 6 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7420: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_sdram_command_issue_w' generates 1 bits.\r\n"
    ],
    [
      0.000029,
      "%Warning-WIDTH: dut.v:7423: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank5_dfii_pi0_address1_w' generates 4 bits.\r\n"
    ],
    [
      0.000023,
      "%Warning-WIDTH: dut.v:7429: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank5_dfii_pi0_baddress0_w' generates 2 bits.\r\n"
    ],
    [
      0.000030,
      "%Warning-WIDTH: dut.v:7444: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'subfragments_update_w' generates 1 bits.\r\n"
    ],
    [
      0.000258,
      "%Warning-WIDTH: dut.v:7447: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank5_controller_bandwidth_nreads2_w' generates 2 bits.\r\n%Warning-WIDTH: dut.v:7456: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank5_controller_bandwidth_nwrites2_w' generates 2 bits.\r\n%Warning-WIDTH: dut.v:7465: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank5_controller_bandwidth_data_width_w' generates 5 bits.\r\n%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.\r\n%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.\r\n%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.\r\n%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.\r\n%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.\r\n%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.\r\n%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'h8' generates 4 bits.\r\n%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'h9' generates 4 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'ha' generates 4 bits.\r\n%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'hb' generates 4 bits.\r\n"
    ],
    [
      0.000013,
      "%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'hc' generates 4 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'hd' generates 4 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'he' generates 4 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7412: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'hf' generates 4 bits.\r\n"
    ],
    [
      0.000120,
      "%Warning-WIDTH: dut.v:7495: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000035,
      "%Warning-WIDTH: dut.v:7523: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank6_en0_w' generates 1 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7526: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_timer0_update_value_w' generates 1 bits.\r\n"
    ],
    [
      0.000027,
      "%Warning-WIDTH: dut.v:7541: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_timer0_eventmanager_status_w' generates 1 bits.\r\n"
    ],
    [
      0.000022,
      "%Warning-WIDTH: dut.v:7544: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_timer0_eventmanager_pending_w' generates 1 bits.\r\n"
    ],
    [
      0.000052,
      "%Warning-WIDTH: dut.v:7547: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank6_ev_enable0_w' generates 1 bits.\r\n%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.\r\n"
    ],
    [
      0.000018,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'h8' generates 4 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'h9' generates 4 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'ha' generates 4 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'hb' generates 4 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'hc' generates 4 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'hd' generates 4 bits.\r\n"
    ],
    [
      0.000020,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'he' generates 4 bits.\r\n"
    ],
    [
      0.000012,
      "%Warning-WIDTH: dut.v:7497: Operator CASE expects 5 bits on the Case Item, but Case Item's CONST '4'hf' generates 4 bits.\r\n"
    ],
    [
      0.000161,
      "%Warning-WIDTH: dut.v:7585: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000014,
      "%Warning-WIDTH: dut.v:7592: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_uart_status_w' generates 2 bits.\r\n"
    ],
    [
      0.000024,
      "%Warning-WIDTH: dut.v:7595: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_uart_pending_w' generates 2 bits.\r\n"
    ],
    [
      0.000021,
      "%Warning-WIDTH: dut.v:7598: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'memtestdebugsoc_bank7_ev_enable0_w' generates 2 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7587: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.000019,
      "%Warning-WIDTH: dut.v:7587: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.\r\n"
    ],
    [
      0.000048,
      "%Warning-WIDTH: dut.v:7606: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.\r\n"
    ],
    [
      0.022463,
      "%Warning-UNSIGNED: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v:480: Comparison is constant due to unsigned arithmetic\r\n"
    ],
    [
      0.123725,
      "%Warning-CASEINCOMPLETE: dut.v:1948: Case values incompletely covered (example pattern 0x0)\r\n%Warning-CASEINCOMPLETE: dut.v:1965: Case values incompletely covered (example pattern 0x0)\r\n%Warning-CASEINCOMPLETE: dut.v:1982: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000009,
      "%Warning-CASEINCOMPLETE: dut.v:2002: Case values incompletely covered (example pattern 0x0)\r\n%Warning-CASEINCOMPLETE: dut.v:2020: Case values incompletely covered (example pattern 0x0)\r\n%Warning-CASEINCOMPLETE: dut.v:2037: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000022,
      "%Warning-CASEINCOMPLETE: dut.v:2054: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000027,
      "%Warning-CASEINCOMPLETE: dut.v:2074: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000015,
      "%Warning-CASEINCOMPLETE: dut.v:2092: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000021,
      "%Warning-CASEINCOMPLETE: dut.v:2109: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000029,
      "%Warning-CASEINCOMPLETE: dut.v:2126: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000014,
      "%Warning-CASEINCOMPLETE: dut.v:2146: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000022,
      "%Warning-CASEINCOMPLETE: dut.v:2164: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000022,
      "%Warning-CASEINCOMPLETE: dut.v:2181: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000021,
      "%Warning-CASEINCOMPLETE: dut.v:2198: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000022,
      "%Warning-CASEINCOMPLETE: dut.v:2218: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.001469,
      "%Warning-CASEINCOMPLETE: dut.v:6771: Case values incompletely covered (example pattern 0x3)\r\n%Warning-CASEINCOMPLETE: dut.v:6802: Case values incompletely covered (example pattern 0x3)\r\n"
    ],
    [
      0.000004,
      "%Warning-CASEINCOMPLETE: dut.v:6833: Case values incompletely covered (example pattern 0x3)\r\n"
    ],
    [
      0.000025,
      "%Warning-CASEINCOMPLETE: dut.v:6864: Case values incompletely covered (example pattern 0x3)\r\n"
    ],
    [
      0.000138,
      "%Warning-CASEINCOMPLETE: dut.v:7171: Case values incompletely covered (example pattern 0xf)\r\n"
    ],
    [
      0.000081,
      "%Warning-CASEINCOMPLETE: dut.v:7240: Case values incompletely covered (example pattern 0x1)\r\n"
    ],
    [
      0.000046,
      "%Warning-CASEINCOMPLETE: dut.v:7252: Case values incompletely covered (example pattern 0xa)\r\n"
    ],
    [
      0.000109,
      "%Warning-CASEINCOMPLETE: dut.v:7287: Case values incompletely covered (example pattern 0xe)\r\n"
    ],
    [
      0.000086,
      "%Warning-CASEINCOMPLETE: dut.v:7354: Case values incompletely covered (example pattern 0xb)\r\n"
    ],
    [
      0.000072,
      "%Warning-CASEINCOMPLETE: dut.v:7412: Case values incompletely covered (example pattern 0x12)\r\n"
    ],
    [
      0.000098,
      "%Warning-CASEINCOMPLETE: dut.v:7497: Case values incompletely covered (example pattern 0x11)\r\n"
    ],
    [
      0.000096,
      "%Warning-CASEINCOMPLETE: dut.v:7608: Case values incompletely covered (example pattern 0x1)\r\n"
    ],
    [
      0.000197,
      "%Warning-CASEOVERLAP: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v:2310: Case values overlap (example pattern 0x2)\r\n"
    ],
    [
      0.000137,
      "%Warning-CASEINCOMPLETE: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_icache.v:414: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000004,
      "%Warning-CASEINCOMPLETE: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_icache.v:492: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000235,
      "%Warning-CASEINCOMPLETE: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v:462: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000049,
      "%Warning-CASEINCOMPLETE: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v:515: Case values incompletely covered (example pattern 0x0)\r\n"
    ],
    [
      0.000036,
      "%Warning-CASEINCOMPLETE: /home/florent/dev/m-labs/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v:191: Case values incompletely covered (example pattern 0x1)\r\n"
    ],
    [
      0.046506,
      "%Warning-INITIALDLY: dut.v:1818: Delayed assignments (\u003c=) in initial or final block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:1825: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000007,
      "\r\n%Warning-COMBDLY: *** See the manual before disabling this,\r\n%Warning-COMBDLY: else you may end up with different sim results.\r\n%Warning-COMBDLY: dut.v:1826: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:1827: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000040,
      "%Warning-COMBDLY: dut.v:1828: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:1830: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:1842: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:1843: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:1844: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000011,
      "%Warning-COMBDLY: dut.v:1845: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000021,
      "%Warning-COMBDLY: dut.v:1846: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:1848: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:1868: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:1870: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:1873: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000021,
      "%Warning-COMBDLY: dut.v:1881: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:1882: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:1883: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:1885: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:1893: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:1895: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:1898: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:1906: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000028,
      "%Warning-COMBDLY: dut.v:1907: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:1908: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:1910: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000025,
      "%Warning-COMBDLY: dut.v:1926: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:1928: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:1931: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000020,
      "%Warning-COMBDLY: dut.v:1946: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:1947: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000010,
      "%Warning-COMBDLY: dut.v:1950: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:1951: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:1955: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:1964: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000023,
      "%Warning-COMBDLY: dut.v:1967: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:1971: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:1980: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:1981: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:1984: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:1985: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:1989: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000010,
      "%Warning-COMBDLY: dut.v:2000: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2001: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2004: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:2005: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000022,
      "%Warning-COMBDLY: dut.v:2009: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2018: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2019: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:2022: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000011,
      "%Warning-COMBDLY: dut.v:2023: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:2027: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000016,
      "%Warning-COMBDLY: dut.v:2036: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000010,
      "%Warning-COMBDLY: dut.v:2039: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:2043: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2052: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2053: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000022,
      "%Warning-COMBDLY: dut.v:2056: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2057: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:2061: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:2072: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000017,
      "%Warning-COMBDLY: dut.v:2073: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000021,
      "%Warning-COMBDLY: dut.v:2076: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2077: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:2081: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:2090: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:2091: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:2094: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000018,
      "%Warning-COMBDLY: dut.v:2095: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000079,
      "%Warning-COMBDLY: dut.v:2099: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2108: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2111: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2115: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2124: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2125: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2128: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2129: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2133: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2144: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2145: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000029,
      "%Warning-COMBDLY: dut.v:2148: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000010,
      "%Warning-COMBDLY: dut.v:2149: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:2153: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:2162: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2163: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000022,
      "%Warning-COMBDLY: dut.v:2166: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000010,
      "%Warning-COMBDLY: dut.v:2167: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2171: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000003,
      "\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2180: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:2183: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:2187: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000263,
      "%Warning-COMBDLY: dut.v:2196: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2197: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2200: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2201: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2205: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2216: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2217: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2220: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2221: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2225: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2237: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2238: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2240: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2241: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2244: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2252: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2253: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2255: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2256: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2259: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2267: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2268: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2269: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2270: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000007,
      "%Warning-COMBDLY: dut.v:2271: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2273: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2274: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000054,
      "%Warning-COMBDLY: dut.v:2275: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2277: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2278: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:2282: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:2290: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:2291: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2292: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:2293: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2294: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:2296: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2297: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2298: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000039,
      "%Warning-COMBDLY: dut.v:2300: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2301: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2305: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2313: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000070,
      "%Warning-COMBDLY: dut.v:2314: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2315: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2316: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2317: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:2319: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2320: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:2321: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2323: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2324: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000047,
      "%Warning-COMBDLY: dut.v:2328: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2336: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2337: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2338: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000001,
      "\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:2339: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2340: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2342: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000038,
      "%Warning-COMBDLY: dut.v:2343: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2344: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2346: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:2347: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2351: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2389: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000037,
      "%Warning-COMBDLY: dut.v:2390: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2391: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2392: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:2393: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2394: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2395: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000037,
      "%Warning-COMBDLY: dut.v:2396: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2397: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2398: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000044,
      "%Warning-COMBDLY: dut.v:2399: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2400: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2401: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:2402: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2403: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2404: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000038,
      "%Warning-COMBDLY: dut.v:2405: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2407: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2408: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2409: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000001,
      "\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:2410: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2411: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2412: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000040,
      "%Warning-COMBDLY: dut.v:2413: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2414: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2415: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2416: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000001,
      "\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:2417: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2418: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2419: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000039,
      "%Warning-COMBDLY: dut.v:2420: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2421: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2423: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2424: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000001,
      "\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:2425: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2426: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2427: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000039,
      "%Warning-COMBDLY: dut.v:2428: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2429: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2430: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2431: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:2432: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2433: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:2434: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000040,
      "%Warning-COMBDLY: dut.v:2435: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2436: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2437: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2440: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000017,
      "%Warning-COMBDLY: dut.v:2451: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000028,
      "%Warning-COMBDLY: dut.v:2452: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2453: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2454: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000020,
      "%Warning-COMBDLY: dut.v:2456: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2457: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:2458: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2459: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000035,
      "%Warning-COMBDLY: dut.v:2461: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2462: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:2463: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2464: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000001,
      "\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:2467: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:2489: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000035,
      "%Warning-COMBDLY: dut.v:2491: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2496: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:2505: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2507: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:2512: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2527: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2528: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:2529: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000020,
      "%Warning-COMBDLY: dut.v:2530: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2531: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000028,
      "%Warning-COMBDLY: dut.v:2532: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2533: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2534: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000016,
      "%Warning-COMBDLY: dut.v:2535: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000019,
      "%Warning-COMBDLY: dut.v:2536: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2537: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000028,
      "%Warning-COMBDLY: dut.v:2538: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2539: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2540: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:2541: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:2545: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000028,
      "%Warning-COMBDLY: dut.v:2547: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2549: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000039,
      "%Warning-COMBDLY: dut.v:2550: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2551: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000048,
      "%Warning-COMBDLY: dut.v:2555: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2556: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2557: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2558: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2560: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:2562: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000062,
      "%Warning-COMBDLY: dut.v:2565: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2566: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2567: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000025,
      "%Warning-COMBDLY: dut.v:2569: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2574: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2579: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000043,
      "%Warning-COMBDLY: dut.v:2580: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2581: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2582: Delayed assignments (\u003c=) in non-cloc"
    ],
    [
      0.000013,
      "ked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2583: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2584: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:2585: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2587: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2590: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000039,
      "%Warning-COMBDLY: dut.v:2597: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2613: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2615: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2620: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:2629: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2631: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2636: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000040,
      "%Warning-COMBDLY: dut.v:2651: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2652: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2653: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:2654: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2655: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2656: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000038,
      "%Warning-COMBDLY: dut.v:2657: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2658: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2659: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2660: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:2661: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2662: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2663: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000037,
      "%Warning-COMBDLY: dut.v:2664: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2665: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2669: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000029,
      "%Warning-COMBDLY: dut.v:2671: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2673: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2674: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:2675: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000022,
      "%Warning-COMBDLY: dut.v:2679: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2680: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000026,
      "%Warning-COMBDLY: dut.v:2681: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2682: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2684: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000016,
      "%Warning-COMBDLY: dut.v:2686: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000020,
      "%Warning-COMBDLY: dut.v:2689: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:2690: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2691: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:2693: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2698: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2703: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:2704: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2705: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000002,
      "%Warning-COMBDLY: dut.v:2706: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000016,
      "%Warning-COMBDLY: dut.v:2707: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000074,
      "%Warning-COMBDLY: dut.v:2708: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2709: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2711: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2714: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2721: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2737: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2739: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000003,
      "%Warning-COMBDLY: dut.v:2744: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000044,
      "%Warning-COMBDLY: dut.v:2753: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2755: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000009,
      "%Warning-COMBDLY: dut.v:2760: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2775: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2776: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000052,
      "%Warning-COMBDLY: dut.v:2777: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2778: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000010,
      "%Warning-COMBDLY: dut.v:2779: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2780: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2781: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2782: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000035,
      "%Warning-COMBDLY: dut.v:2783: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2784: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:2785: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000026,
      "%Warning-COMBDLY: dut.v:2786: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2787: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000008,
      "\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2788: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000043,
      "%Warning-COMBDLY: dut.v:2789: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2793: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000008,
      "%Warning-COMBDLY: dut.v:2795: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2797: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2798: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000068,
      "%Warning-COMBDLY: dut.v:2799: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2803: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000007,
      "%Warning-COMBDLY: dut.v:2804: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2805: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000044,
      "%Warning-COMBDLY: dut.v:2806: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2808: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:2810: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2813: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000018,
      "%Warning-COMBDLY: dut.v:2814: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2815: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2817: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000035,
      "%Warning-COMBDLY: dut.v:2822: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2827: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000010,
      "\r\n"
    ],
    [
      0.000009,
      "%Warning-COMBDLY: dut.v:2828: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000056,
      "%Warning-COMBDLY: dut.v:2829: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2830: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:2831: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000011,
      "\r\n"
    ],
    [
      0.000009,
      "%Warning-COMBDLY: dut.v:2832: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000028,
      "\r\n"
    ],
    [
      0.000020,
      "%Warning-COMBDLY: dut.v:2833: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2835: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000019,
      "%Warning-COMBDLY: dut.v:2838: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2845: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000010,
      "%Warning-COMBDLY: dut.v:2861: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000020,
      "%Warning-COMBDLY: dut.v:2863: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000010,
      "%Warning-COMBDLY: dut.v:2868: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2877: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2879: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2884: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000047,
      "%Warning-COMBDLY: dut.v:2899: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2900: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000011,
      "%Warning-COMBDLY: dut.v:2901: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2902: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2903: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000007,
      "\r\n%Warning-COMBDLY: dut.v:2904: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2905: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000044,
      "%Warning-COMBDLY: dut.v:2906: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2907: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000009,
      "%Warning-COMBDLY: dut.v:2908: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2909: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2910: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:2911: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000043,
      "%Warning-COMBDLY: dut.v:2912: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2913: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2917: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2919: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:2921: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2922: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000035,
      "%Warning-COMBDLY: dut.v:2923: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2927: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000020,
      "%Warning-COMBDLY: dut.v:2928: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2929: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:2930: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2932: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000034,
      "%Warning-COMBDLY: dut.v:2934: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2937: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:2938: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000009,
      "%Warning-COMBDLY: dut.v:2939: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2941: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:2946: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000035,
      "%Warning-COMBDLY: dut.v:2951: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2952: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:2953: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000009,
      "%Warning-COMBDLY: dut.v:2954: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2955: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:2956: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000035,
      "%Warning-COMBDLY: dut.v:2957: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2959: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:2962: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:2969: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000007,
      "%Warning-COMBDLY: dut.v:2994: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:2995: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000035,
      "%Warning-COMBDLY: dut.v:2996: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:2997: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:2998: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000043,
      "%Warning-COMBDLY: dut.v:3000: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3014: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3016: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3019: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000048,
      "%Warning-COMBDLY: dut.v:3027: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3029: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3032: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3040: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000035,
      "%Warning-COMBDLY: dut.v:3042: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3045: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000016,
      "%Warning-COMBDLY: dut.v:3055: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3056: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3057: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3058: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:3059: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000008,
      "%Warning-COMBDLY: dut.v:3061: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3075: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3077: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000034,
      "%Warning-COMBDLY: dut.v:3080: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3088: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3090: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3093: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3101: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3103: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3106: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:3115: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:3117: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3120: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3123: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:3131: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3133: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:3136: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3139: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:3147: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000035,
      "%Warning-COMBDLY: dut.v:3149: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3152: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3155: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3163: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000034,
      "%Warning-COMBDLY: dut.v:3165: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3168: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3171: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:3184: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000008,
      "\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3185: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000034,
      "%Warning-COMBDLY: dut.v:3186: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3187: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000007,
      "%Warning-COMBDLY: dut.v:3188: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3189: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000034,
      "%Warning-COMBDLY: dut.v:3190: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3191: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3192: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3228: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000042,
      "%Warning-COMBDLY: dut.v:3229: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3230: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3231: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3232: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3235: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3239: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3225: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:3222: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000042,
      "%Warning-COMBDLY: dut.v:3216: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3210: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3212: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3195: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3196: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000010,
      "%Warning-COMBDLY: dut.v:3197: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000034,
      "%Warning-COMBDLY: dut.v:3198: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3199: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3202: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3206: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000047,
      "%Warning-COMBDLY: dut.v:3244: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3287: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3288: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3290: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3291: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:3294: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3302: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3303: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:3305: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3306: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3309: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3317: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000038,
      "%Warning-COMBDLY: dut.v:3318: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3320: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:3321: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3324: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000041,
      "%Warning-COMBDLY: dut.v:3383: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3384: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3385: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3387: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3388: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3389: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3392: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:3401: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3403: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3408: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3429: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3430: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3431: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3432: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3433: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3434: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:3435: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3438: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3439: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3441: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3443: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3448: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3449: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3451: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3456: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3496: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3497: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000040,
      "%Warning-COMBDLY: dut.v:3498: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3499: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000009,
      "%Warning-COMBDLY: dut.v:3500: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3501: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3502: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000034,
      "%Warning-COMBDLY: dut.v:3505: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3506: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3508: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3510: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3515: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3516: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3518: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3523: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3544: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3546: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3551: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:3567: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3568: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000007,
      "%Warning-COMBDLY: dut.v:3570: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3571: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3573: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3575: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3579: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3587: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3588: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3595: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3598: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3601: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3615: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3616: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3617: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3618: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3619: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3620: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3621: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3622: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:3623: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3624: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3625: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3686: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:3675: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3676: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3678: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3668: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3670: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3663: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3664: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3665: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3653: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3654: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3656: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000007,
      "%Warning-COMBDLY: dut.v:3645: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:3646: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3648: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000006,
      "\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3628: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000039,
      "%Warning-COMBDLY: dut.v:3630: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3632: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3633: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000008,
      "\r\n%Warning-COMBDLY: dut.v:3635: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:3638: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000041,
      "%Warning-COMBDLY: dut.v:3691: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3721: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3722: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3723: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3724: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3725: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3726: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000387,
      "%Warning-COMBDLY: dut.v:3727: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3728: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3729: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000207,
      "%Warning-COMBDLY: dut.v:3730: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3731: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3734: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3735: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000010,
      "%Warning-COMBDLY: dut.v:3737: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3741: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000040,
      "%Warning-COMBDLY: dut.v:3742: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3743: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3744: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000008,
      "\r\n%Warning-COMBDLY: dut.v:3745: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3746: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:3747: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3748: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3750: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3755: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:3763: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3764: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3765: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:3766: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000042,
      "%Warning-COMBDLY: dut.v:3767: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3768: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3769: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3770: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3771: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:3772: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3773: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000018,
      "\r\n%Warning-COMBDLY: dut.v:3776: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3777: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3779: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000041,
      "%Warning-COMBDLY: dut.v:3783: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3784: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3785: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000018,
      "\r\n%Warning-COMBDLY: dut.v:3786: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000041,
      "%Warning-COMBDLY: dut.v:3787: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3788: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3789: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:3790: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:3792: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3797: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3805: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3806: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:3807: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3808: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3809: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:3810: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:3811: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3812: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3813: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3814: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:3815: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3818: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3819: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000009,
      "%Warning-COMBDLY: dut.v:3820: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:3822: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3824: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3829: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:3830: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:3831: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3832: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3833: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3834: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:3835: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3836: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3838: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:3841: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3842: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3849: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:3927: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3928: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3929: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3932: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000029,
      "%Warning-COMBDLY: dut.v:3935: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000038,
      "%Warning-COMBDLY: dut.v:3938: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3941: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000030,
      "%Warning-COMBDLY: dut.v:3945: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3995: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:3996: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:3997: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:3998: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:3999: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:4001: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:4009: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4010: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:4011: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:4012: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:4013: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4015: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:4023: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:4024: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:4025: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4026: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:4027: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:4029: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:4060: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4062: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:4067: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:4076: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4078: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:4083: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:4115: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000025,
      "%Warning-COMBDLY: dut.v:4117: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4122: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:4131: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000034,
      "%Warning-COMBDLY: dut.v:4133: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4138: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000038,
      "%Warning-COMBDLY: dut.v:4232: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4262: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000007,
      "\r\n%Warning-COMBDLY: dut.v:4263: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:4264: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000017,
      "%Warning-COMBDLY: dut.v:4265: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:4266: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000042,
      "%Warning-COMBDLY: dut.v:4267: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4277: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000007,
      "%Warning-COMBDLY: dut.v:4278: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:4280: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:4270: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:4271: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4273: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:4285: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:4294: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:4296: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4299: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:4319: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:4321: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000016,
      "%Warning-COMBDLY: dut.v:4326: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:4341: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:4342: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:4343: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000031,
      "%Warning-COMBDLY: dut.v:4344: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4345: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:4346: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:4347: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000016,
      "%Warning-COMBDLY: dut.v:4350: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:4351: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:4354: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000032,
      "%Warning-COMBDLY: dut.v:4361: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4362: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:4365: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:4366: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000033,
      "%Warning-COMBDLY: dut.v:4367: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:4368: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:4373: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:4374: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:4375: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:4381: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:4393: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:4396: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:4410: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:4421: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:4427: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:4424: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:4431: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000803,
      "%Warning-COMBDLY: dut.v:4440: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4442: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4445: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4464: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4466: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4471: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4486: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4487: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4488: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4489: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4490: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4491: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4492: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4493: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4494: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4495: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4501: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4505: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4506: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4507: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4509: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4510: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4514: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4515: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4516: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4519: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4521: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4523: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4527: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4540: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4541: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Wa"
    ],
    [
      0.000091,
      "rning-COMBDLY: dut.v:4542: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4543: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4544: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4546: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4557: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4558: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4559: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4560: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4561: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4563: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4574: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4575: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4576: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4577: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4578: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4580: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4638: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4639: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4640: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4641: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4642: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4643: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:4645: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5008: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5011: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5024: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5032: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5035: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5048: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5056: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5059: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warni"
    ],
    [
      0.000034,
      "ng-COMBDLY: dut.v:5072: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5080: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5083: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5096: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5104: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5107: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5120: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5128: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5131: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5144: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5152: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5155: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5168: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000011,
      "%Warning-COMBDLY: dut.v:5176: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5179: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5192: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:5200: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000004,
      "%Warning-COMBDLY: dut.v:5203: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5216: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5224: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5227: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5240: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5248: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5251: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5264: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5272: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5275: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5288: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5296: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5299: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5312: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5320: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5323: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5336: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5344: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5347: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000026,
      "%Warning-COMBDLY: dut.v:5360: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n%Warning-COMBDLY: dut.v:5368: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:5371: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5384: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5392: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5395: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5408: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000016,
      "%Warning-COMBDLY: dut.v:5416: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:5419: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000018,
      "%Warning-COMBDLY: dut.v:5432: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:5440: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:5443: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:5453: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5461: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5464: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:5474: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000022,
      "%Warning-COMBDLY: dut.v:5482: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000006,
      "%Warning-COMBDLY: dut.v:5485: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000015,
      "%Warning-COMBDLY: dut.v:5495: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5503: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5506: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000023,
      "%Warning-COMBDLY: dut.v:5516: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000006,
      "\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:5524: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5527: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5537: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5545: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5548: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5558: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5566: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5569: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5579: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5587: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5590: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5600: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5608: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5611: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5621: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5629: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5632: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5642: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5650: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5653: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5663: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5671: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5674: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5684: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5692: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5698: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5702: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5710: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:5716: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5720: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5728: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5734: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5738: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5746: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5752: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5756: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000018,
      "%Warning-COMBDLY: dut.v:5764: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:5770: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:5774: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5782: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5788: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5792: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5800: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000022,
      "%Warning-COMBDLY: dut.v:5806: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5810: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5818: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:5824: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5828: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5836: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:5839: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5852: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5860: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:5863: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5876: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5884: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5887: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5900: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5908: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5911: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5924: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5932: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5935: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:5948: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000014,
      "%Warning-COMBDLY: dut.v:5956: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:5959: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000013,
      "%Warning-COMBDLY: dut.v:5972: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.000016,
      "%Warning-COMBDLY: dut.v:5980: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000005,
      "%Warning-COMBDLY: dut.v:5983: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000012,
      "%Warning-COMBDLY: dut.v:5996: Delayed assignments (\u003c=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\r\n"
    ],
    [
      0.582585,
      "%Warning-UNOPTFLAT: dut.v:187: Signal unoptimizable: Feedback to clock or circular logic: v.bank0_read_port_dat_r\r\n"
    ],
    [
      0.000131,
      "%Warning-UNOPTFLAT:      Example path: dut.v:187:  v.bank0_read_port_dat_r\r\n%Warning-UNOPTFLAT:      Example path: dut.v:2267:  ALWAYS"
    ],
    [
      0.000004,
      "\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000043,
      "dut.v:186:  v.bank0_read_port_adr\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000003,
      "dut.v:7695: "
    ],
    [
      0.000012,
      " ASSIGNW\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: "
    ],
    [
      0.000029,
      "dut.v:187:  v.bank0_read_port_dat_r\r\n"
    ],
    [
      0.000036,
      "%Warning-UNOPTFLAT: dut.v:205: Signal unoptimizable: Feedback to clock or circular logic: v.bank1_read_port_dat_r\r\n"
    ],
    [
      0.000199,
      "%Warning-UNOPTFLAT:      Example path: dut.v:205:  v.bank1_read_port_dat_r\r\n%Warning-UNOPTFLAT:      Example path: dut.v:2290:  ALWAYS"
    ],
    [
      0.000003,
      "\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: "
    ],
    [
      0.000048,
      "dut.v:204:  v.bank1_read_port_adr\r\n%Warning-UNOPTFLAT:      Example path: dut.v:7711:  "
    ],
    [
      0.000004,
      "ASSIGNW\r\n"
    ],
    [
      0.000028,
      "%Warning-UNOPTFLAT:      Example path: dut.v:205:  v.bank1_read_port_dat_r\r\n"
    ],
    [
      0.000036,
      "%Warning-UNOPTFLAT: dut.v:223: Signal unoptimizable: Feedback to clock or circular logic: v.bank2_read_port_dat_r\r\n"
    ],
    [
      0.000186,
      "%Warning-UNOPTFLAT:      Example path: dut.v:223:  v.bank2_read_port_dat_r\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000003,
      "dut.v:2313:  "
    ],
    [
      0.000002,
      "ALWAYS"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000032,
      "%Warning-UNOPTFLAT:      Example path: dut.v:222:  v.bank2_read_port_adr\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: "
    ],
    [
      0.000002,
      "dut.v:7727"
    ],
    [
      0.000001,
      ": "
    ],
    [
      0.000036,
      " ASSIGNW\r\n%Warning-UNOPTFLAT:      Example path: dut.v:223:  v.bank2_read_port_dat_r\r\n"
    ],
    [
      0.000029,
      "%Warning-UNOPTFLAT: dut.v:241: Signal unoptimizable: Feedback to clock or circular logic: v.bank3_read_port_dat_r\r\n"
    ],
    [
      0.000162,
      "%Warning-UNOPTFLAT:      Example path: dut.v:241"
    ],
    [
      0.000003,
      ":  v.bank3_read_port_dat_r\r\n"
    ],
    [
      0.000009,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000039,
      "dut.v:2336:  ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: dut.v:240:  v.bank3_read_port_adr\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000027,
      "dut.v:7743:  ASSIGNW\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000003,
      "dut.v:241: "
    ],
    [
      0.000002,
      " "
    ],
    [
      0.000001,
      "v.bank3_read_port_dat_r"
    ],
    [
      0.000008,
      "\r\n"
    ],
    [
      0.000132,
      "%Warning-UNOPTFLAT: dut.v:893: Signal unoptimizable: Feedback to clock or circular logic: v.ethmac_padding_inserter_source_payload_data\r\n"
    ],
    [
      0.000176,
      "%Warning-UNOPTFLAT:      Example path: dut.v:893:  v.ethmac_padding_inserter_source_payload_data\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: dut.v:3721: "
    ],
    [
      0.000046,
      " ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000003,
      "dut.v:855:  v.ethmac_tx_gap_inserter_sink_ack\r\n"
    ],
    [
      0.000028,
      "%Warning-UNOPTFLAT:      Example path: dut.v:3805:  ALWAYS\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000035,
      "dut.v:893:  v.ethmac_padding_inserter_source_payload_data\r\n"
    ],
    [
      0.000028,
      "%Warning-UNOPTFLAT: dut.v:894: Signal unoptimizable: Feedback to clock or circular logic: v.ethmac_padding_inserter_source_payload_last_be\r\n"
    ],
    [
      0.000152,
      "%Warning-UNOPTFLAT:      Example path: dut.v:894"
    ],
    [
      0.000003,
      ":  v.ethmac_padding_inserter_source_payload_last_be\r\n"
    ],
    [
      0.000031,
      "%Warning-UNOPTFLAT:      Example path: dut.v:3721:  ALWAYS\r\n"
    ],
    [
      0.000084,
      "%Warning-UNOPTFLAT:      Example path: dut.v:855:  v.ethmac_tx_gap_inserter_sink_ack\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3805:  ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: dut.v:894:  v.ethmac_padding_inserter_source_payload_last_be\r\n%Warning-UNOPTFLAT: dut.v:895: Signal unoptimizable: Feedback to clock or circular logic: v.ethmac_padding_inserter_source_payload_error\r\n"
    ],
    [
      0.000185,
      "%Warning-UNOPTFLAT:      Example path: dut.v:895:  v.ethmac_padding_inserter_source_payload_error\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000004,
      "     Example path: dut.v:3721:  ALWAYS"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000051,
      "%Warning-UNOPTFLAT:      Example path: dut.v:855:  v.ethmac_tx_gap_inserter_sink_ack\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3805: "
    ],
    [
      0.000003,
      " ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000029,
      "dut.v:895:  v.ethmac_padding_inserter_source_payload_error\r\n"
    ],
    [
      0.000027,
      "%Warning-UNOPTFLAT: dut.v:896: Signal unoptimizable: Feedback to clock or circular logic: v.ethmac_padding_inserter_source_stb\r\n"
    ],
    [
      0.000200,
      "%Warning-UNOPTFLAT:      Example path: dut.v:896:  v.ethmac_padding_inserter_source_stb\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3721: "
    ],
    [
      0.000003,
      " ALWAYS\r\n"
    ],
    [
      0.000048,
      "%Warning-UNOPTFLAT:      Example path: dut.v:855:  v.ethmac_tx_gap_inserter_sink_ack\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3805:  "
    ],
    [
      0.000012,
      "ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: dut.v:896"
    ],
    [
      0.000002,
      ": "
    ],
    [
      0.000028,
      " v.ethmac_padding_inserter_source_stb\r\n"
    ],
    [
      0.000003,
      "%Warning-UNOPTFLAT: dut.v:898: Signal unoptimizable: Feedback to clock or circular logic: v.ethmac_padding_inserter_source_sop"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000230,
      "%Warning-UNOPTFLAT:      Example path: dut.v:898:  v.ethmac_padding_inserter_source_sop\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000003,
      "dut.v:3721:  ALWAYS\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000001,
      "     Example path: "
    ],
    [
      0.000031,
      "dut.v:855:  v.ethmac_tx_gap_inserter_sink_ack\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3805: "
    ],
    [
      0.000003,
      " ALWAYS\r\n"
    ],
    [
      0.000037,
      "%Warning-UNOPTFLAT:      Example path: dut.v:898:  v.ethmac_padding_inserter_source_sop\r\n"
    ],
    [
      0.000028,
      "%Warning-UNOPTFLAT: dut.v:899: Signal unoptimizable: Feedback to clock or circular logic: v.ethmac_padding_inserter_source_eop\r\n"
    ],
    [
      0.000153,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000003,
      "     Example path: dut.v:899"
    ],
    [
      0.000002,
      ": "
    ],
    [
      0.000001,
      " "
    ],
    [
      0.000031,
      "v.ethmac_padding_inserter_source_eop\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3721:  ALWAYS\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: "
    ],
    [
      0.000036,
      "dut.v:855:  v.ethmac_tx_gap_inserter_sink_ack\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3805:  ALWAYS"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000027,
      "%Warning-UNOPTFLAT:      Example path: dut.v:899:  v.ethmac_padding_inserter_source_eop\r\n"
    ],
    [
      0.000027,
      "%Warning-UNOPTFLAT: dut.v:1762: Signal unoptimizable: Feedback to clock or circular logic: v.rhs_array_muxed0\r\n"
    ],
    [
      0.000198,
      "%Warning-UNOPTFLAT:      Example path: dut.v:1762: "
    ],
    [
      0.000002,
      " v.rhs_array_muxed0\r\n"
    ],
    [
      0.000031,
      "%Warning-UNOPTFLAT:      Example path: dut.v:3048:  ASSIGNW\r\n"
    ],
    [
      0.000003,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000001,
      "dut.v:549"
    ],
    [
      0.000037,
      ":  v.memtestdebugsoc_sdram_choose_cmd_stb0\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3115:  ALWAYS\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000027,
      "dut.v:393:  v.memtestdebugsoc_sdram_bankmachine0_ack\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000003,
      "dut.v:2527"
    ],
    [
      0.000034,
      ":  ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000003,
      "dut.v:392:  v.memtestdebugsoc_sdram_bankmachine0_stb\r\n"
    ],
    [
      0.000001,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: "
    ],
    [
      0.000027,
      "dut.v:5008:  ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:1762"
    ],
    [
      0.000002,
      ": "
    ],
    [
      0.000001,
      " "
    ],
    [
      0.000045,
      "v.rhs_array_muxed0\r\n%Warning-UNOPTFLAT: dut.v:1767: Signal unoptimizable: Feedback to clock or circular logic: v.rhs_array_muxed5"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000178,
      "%Warning-UNOPTFLAT:      Example path: dut.v:1767:  v.rhs_array_muxed5\r\n"
    ],
    [
      0.000003,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000001,
      "dut.v:3048"
    ],
    [
      0.000024,
      ":  ASSIGNW\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: "
    ],
    [
      0.000002,
      "dut.v:549"
    ],
    [
      0.000001,
      ": "
    ],
    [
      0.000041,
      " v.memtestdebugsoc_sdram_choose_cmd_stb0\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3115:  ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:393: "
    ],
    [
      0.000002,
      " "
    ],
    [
      0.000028,
      "v.memtestdebugsoc_sdram_bankmachine0_ack\r\n%Warning-UNOPTFLAT:      Example path: dut.v:2527:  ALWAYS"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000036,
      "%Warning-UNOPTFLAT:      Example path: dut.v:394:  v.memtestdebugsoc_sdram_bankmachine0_is_cmd\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:5128:  ALWAYS"
    ],
    [
      0.000001,
      "\r\n"
    ],
    [
      0.000027,
      "%Warning-UNOPTFLAT:      Example path: dut.v:1767:  v.rhs_array_muxed5\r\n"
    ],
    [
      0.000036,
      "%Warning-UNOPTFLAT: dut.v:1771: Signal unoptimizable: Feedback to clock or circular logic: v.rhs_array_muxed6\r\n"
    ],
    [
      0.000186,
      "%Warning-UNOPTFLAT:      Example path: dut.v:1771:  v.rhs_array_muxed6"
    ],
    [
      0.000003,
      "\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000001,
      "     Example path: "
    ],
    [
      0.000031,
      "dut.v:3109:  ASSIGNW\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:566: "
    ],
    [
      0.000002,
      " "
    ],
    [
      0.000002,
      "v.memtestdebugsoc_sdram_choose_req_stb0"
    ],
    [
      0.000037,
      "\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3115:  ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:393: "
    ],
    [
      0.000001,
      " "
    ],
    [
      0.000028,
      "v.memtestdebugsoc_sdram_bankmachine0_ack\r\n%Warning-UNOPTFLAT:      Example path: dut.v:2527:  ALWAYS"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000034,
      "%Warning-UNOPTFLAT:      Example path: dut.v:392:  v.memtestdebugsoc_sdram_bankmachine0_stb\r\n"
    ],
    [
      0.000003,
      "%Warning-UNOPTFLAT:      Example path: dut.v:5224:  ALWAYS"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000027,
      "%Warning-UNOPTFLAT:      Example path: dut.v:1771:  v.rhs_array_muxed6\r\n"
    ],
    [
      0.000036,
      "%Warning-UNOPTFLAT: dut.v:1776: Signal unoptimizable: Feedback to clock or circular logic: v.rhs_array_muxed11\r\n"
    ],
    [
      0.000198,
      "%Warning-UNOPTFLAT:      Example path: dut.v:1776:  v.rhs_array_muxed11"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000001,
      "     Example path: "
    ],
    [
      0.000031,
      "dut.v:3109:  ASSIGNW\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:566: "
    ],
    [
      0.000001,
      " "
    ],
    [
      0.000036,
      "v.memtestdebugsoc_sdram_choose_req_stb0\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3115:  ALWAYS\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: "
    ],
    [
      0.000002,
      "dut.v:393"
    ],
    [
      0.000001,
      ": "
    ],
    [
      0.000027,
      " v.memtestdebugsoc_sdram_bankmachine0_ack\r\n%Warning-UNOPTFLAT:      Example path: dut.v:2527:  "
    ],
    [
      0.000002,
      "ALWAYS\r\n"
    ],
    [
      0.000035,
      "%Warning-UNOPTFLAT:      Example path: dut.v:394:  v.memtestdebugsoc_sdram_bankmachine0_is_cmd\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:5344:  "
    ],
    [
      0.000027,
      "ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: dut.v:1776:  "
    ],
    [
      0.000002,
      "v.rhs_array_muxed11\r\n"
    ],
    [
      0.000036,
      "%Warning-UNOPTFLAT: dut.v:1765: Signal unoptimizable: Feedback to clock or circular logic: v.rhs_array_muxed3\r\n"
    ],
    [
      0.000185,
      "%Warning-UNOPTFLAT:      Example path: dut.v:1765: "
    ],
    [
      0.000002,
      " v.rhs_array_muxed3\r\n"
    ],
    [
      0.000031,
      "%Warning-UNOPTFLAT:      Example path: dut.v:3048:  ASSIGNW\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000037,
      "dut.v:549:  v.memtestdebugsoc_sdram_choose_cmd_stb0\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3115:  ALWAYS\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000001,
      "     Example path: "
    ],
    [
      0.000028,
      "dut.v:393:  v.memtestdebugsoc_sdram_bankmachine0_ack\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000003,
      "dut.v:2527:  "
    ],
    [
      0.000002,
      "ALWAYS"
    ],
    [
      0.000001,
      "\r\n"
    ],
    [
      0.000011,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000037,
      "dut.v:395:  v.memtestdebugsoc_sdram_bankmachine0_is_read\r\n%Warning-UNOPTFLAT:      Example path: dut.v:5080:  ALWAYS\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: "
    ],
    [
      0.000027,
      "dut.v:1765:  v.rhs_array_muxed3\r\n"
    ],
    [
      0.000035,
      "%Warning-UNOPTFLAT: dut.v:1766: Signal unoptimizable: Feedback to clock or circular logic: v.rhs_array_muxed4\r\n"
    ],
    [
      0.000184,
      "%Warning-UNOPTFLAT:      Example path: dut.v:1766:  v.rhs_array_muxed4"
    ],
    [
      0.000024,
      "\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000005,
      "dut.v:3048:  ASSIGNW\r\n%Warning-UNOPTFLAT:      Example path: dut.v:549: "
    ],
    [
      0.000002,
      " "
    ],
    [
      0.000003,
      "v.memtestdebugsoc_sdram_choose_cmd_stb0"
    ],
    [
      0.000007,
      "\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000042,
      "dut.v:3115:  ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: dut.v:393:  v.memtestdebugsoc_sdram_bankmachine0_ack\r\n"
    ],
    [
      0.000012,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: dut.v:2527: "
    ],
    [
      0.000001,
      " "
    ],
    [
      0.000008,
      "ALWAYS\r\n"
    ],
    [
      0.000028,
      "%Warning-UNOPTFLAT:      Example path: dut.v:396:  v.memtestdebugsoc_sdram_bankmachine0_is_write\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000035,
      "dut.v:5104:  ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: dut.v:1766:  "
    ],
    [
      0.000002,
      "v.rhs_array_muxed4\r\n"
    ],
    [
      0.000055,
      "%Warning-UNOPTFLAT: dut.v:558: Signal unoptimizable: Feedback to clock or circular logic: v.memtestdebugsoc_sdram_choose_req_want_reads\r\n"
    ],
    [
      0.000213,
      "%Warning-UNOPTFLAT:      Example path: dut.v:558:  v.memtestdebugsoc_sdram_choose_req_want_reads\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:3109:  ASSIGNW\r\n"
    ],
    [
      0.000031,
      "%Warning-UNOPTFLAT:      Example path: dut.v:566:  v.memtestdebugsoc_sdram_choose_req_stb0\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:3115: "
    ],
    [
      0.000002,
      " "
    ],
    [
      0.000001,
      "ALWAYS"
    ],
    [
      0.000037,
      "\r\n%Warning-UNOPTFLAT:      Example path: dut.v:393:  v.memtestdebugsoc_sdram_bankmachine0_ack\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:2527: "
    ],
    [
      0.000001,
      " "
    ],
    [
      0.000001,
      "ALWAYS"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000027,
      "%Warning-UNOPTFLAT:      Example path: dut.v:386:  v.memtestdebugsoc_sdram_bankmachine0_refresh_gnt"
    ],
    [
      0.000002,
      "\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: "
    ],
    [
      0.000034,
      "dut.v:2984:  ASSIGNW\r\n%Warning-UNOPTFLAT:      Example path: dut.v:589: "
    ],
    [
      0.000002,
      " v.memtestdebugsoc_sdram_go_to_refresh\r\n"
    ],
    [
      0.000026,
      "%Warning-UNOPTFLAT:      Example path: dut.v:3184:  ALWAYS\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000001,
      "     Example path: "
    ],
    [
      0.000034,
      "dut.v:558:  v.memtestdebugsoc_sdram_choose_req_want_reads\r\n"
    ],
    [
      0.000028,
      "%Warning-UNOPTFLAT: dut.v:559: Signal unoptimizable: Feedback to clock or circular logic: v.memtestdebugsoc_sdram_choose_req_want_writes\r\n"
    ],
    [
      0.000154,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:559:  "
    ],
    [
      0.000002,
      "v.memtestdebugsoc_sdram_choose_req_want_writes"
    ],
    [
      0.000002,
      "\r\n"
    ],
    [
      0.000029,
      "%Warning-UNOPTFLAT:      Example path: dut.v:3109:  ASSIGNW\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000036,
      "dut.v:566:  v.memtestdebugsoc_sdram_choose_req_stb0\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3115:  ALWAYS\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: "
    ],
    [
      0.000027,
      "dut.v:393:  v.memtestdebugsoc_sdram_bankmachine0_ack\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:2527:  "
    ],
    [
      0.000001,
      "ALWAYS"
    ],
    [
      0.000033,
      "\r\n%Warning-UNOPTFLAT:      Example path: dut.v:386:  "
    ],
    [
      0.000003,
      "v.memtestdebugsoc_sdram_bankmachine0_refresh_gnt\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:2984"
    ],
    [
      0.000002,
      ": "
    ],
    [
      0.000001,
      " "
    ],
    [
      0.000002,
      "ASSIGNW"
    ],
    [
      0.000026,
      "\r\n%Warning-UNOPTFLAT:      Example path: dut.v:589:  "
    ],
    [
      0.000002,
      "v.memtestdebugsoc_sdram_go_to_refresh\r\n"
    ],
    [
      0.000001,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: "
    ],
    [
      0.000034,
      "dut.v:3184:  ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: dut.v:559: "
    ],
    [
      0.000002,
      " v.memtestdebugsoc_sdram_choose_req_want_writes\r\n"
    ],
    [
      0.000312,
      "%Warning-UNOPTFLAT: dut.v:550: Signal unoptimizable: Feedback to clock or circular logic: v.memtestdebugsoc_sdram_choose_cmd_ack\r\n"
    ],
    [
      0.000184,
      "%Warning-UNOPTFLAT:      Example path: dut.v:550:  v.memtestdebugsoc_sdram_choose_cmd_ack\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: dut.v:3115: "
    ],
    [
      0.000001,
      " "
    ],
    [
      0.000030,
      "ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: dut.v:393:  "
    ],
    [
      0.000002,
      "v.memtestdebugsoc_sdram_bankmachine0_ack\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000001,
      "     Example path: "
    ],
    [
      0.000035,
      "dut.v:2527:  ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: dut.v:386:  "
    ],
    [
      0.000002,
      "v.memtestdebugsoc_sdram_bankmachine0_refresh_gnt\r\n"
    ],
    [
      0.000026,
      "%Warning-UNOPTFLAT:      Example path: dut.v:2984:  ASSIGNW\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000034,
      "dut.v:589:  v.memtestdebugsoc_sdram_go_to_refresh\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000003,
      "dut.v:3184:  ALWAYS\r\n"
    ],
    [
      0.000027,
      "%Warning-UNOPTFLAT:      Example path: dut.v:550:  v.memtestdebugsoc_sdram_choose_cmd_ack\r\n"
    ],
    [
      0.000027,
      "%Warning-UNOPTFLAT: dut.v:567: Signal unoptimizable: Feedback to clock or circular logic: v.memtestdebugsoc_sdram_choose_req_ack\r\n"
    ],
    [
      0.000201,
      "%Warning-UNOPTFLAT:      Example path: dut.v:567: "
    ],
    [
      0.000004,
      " v.memtestdebugsoc_sdram_choose_req_ack\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3115:  ALWAYS\r\n"
    ],
    [
      0.000030,
      "%Warning-UNOPTFLAT:      Example path: dut.v:393:  v.memtestdebugsoc_sdram_bankmachine0_ack\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000002,
      "     Example path: dut.v:2527"
    ],
    [
      0.000035,
      ":  ALWAYS\r\n%Warning-UNOPTFLAT:      Example path: dut.v:386:  v.memtestdebugsoc_sdram_bankmachine0_refresh_gnt"
    ],
    [
      0.000002,
      "\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000001,
      "     Example path: "
    ],
    [
      0.000026,
      "dut.v:2984:  ASSIGNW\r\n%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000002,
      "dut.v:589"
    ],
    [
      0.000002,
      ": "
    ],
    [
      0.000001,
      " "
    ],
    [
      0.000033,
      "v.memtestdebugsoc_sdram_go_to_refresh\r\n%Warning-UNOPTFLAT:      Example path: dut.v:3184:  ALWAYS\r\n"
    ],
    [
      0.000002,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000008,
      "     Example path: "
    ],
    [
      0.000002,
      "dut.v:567"
    ],
    [
      0.000025,
      ":  v.memtestdebugsoc_sdram_choose_req_ack\r\n"
    ],
    [
      0.000036,
      "%Warning-UNOPTFLAT: dut.v:1774: Signal unoptimizable: Feedback to clock or circular logic: v.rhs_array_muxed9\r\n"
    ],
    [
      0.000182,
      "%Warning-UNOPTFLAT:      Example path: dut.v:1774"
    ],
    [
      0.000006,
      ":  v.rhs_array_muxed9\r\n"
    ],
    [
      0.000003,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000004,
      "     Example path: "
    ],
    [
      0.000003,
      "dut.v:3109: "
    ],
    [
      0.000003,
      " "
    ],
    [
      0.000005,
      "ASSIGNW\r\n"
    ],
    [
      0.000040,
      "%Warning-UNOPTFLAT:      Example path: dut.v:566:  v.memtestdebugsoc_sdram_choose_req_stb0\r\n"
    ],
    [
      0.000006,
      "%Warning-UNOPTFLAT:      Example path: dut.v:3115:  ALWAYS\r\n"
    ],
    [
      0.000004,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000004,
      "     Example path: "
    ],
    [
      0.000003,
      "dut.v:393: "
    ],
    [
      0.000003,
      " "
    ],
    [
      0.000005,
      "v.memtestdebugsoc_sdram_bankmachine0_ack\r\n"
    ],
    [
      0.000003,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000003,
      "     Example path: "
    ],
    [
      0.000003,
      "dut.v:2527: "
    ],
    [
      0.000003,
      " "
    ],
    [
      0.000005,
      "ALWAYS\r\n"
    ],
    [
      0.000039,
      "%Warning-UNOPTFLAT:      Example path: dut.v:395:  v.memtestdebugsoc_sdram_bankmachine0_is_read\r\n%Warning-UNOPTFLAT:      Example path: dut.v:5296"
    ],
    [
      0.000007,
      ":  ALWAYS\r\n"
    ],
    [
      0.000003,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000004,
      "dut.v:1774"
    ],
    [
      0.000003,
      ":  "
    ],
    [
      0.000003,
      "v.rhs_array_muxed9"
    ],
    [
      0.000005,
      "\r\n"
    ],
    [
      0.000036,
      "%Warning-UNOPTFLAT: dut.v:1775: Signal unoptimizable: Feedback to clock or circular logic: v.rhs_array_muxed10\r\n"
    ],
    [
      0.000190,
      "%Warning-UNOPTFLAT:      Example path: dut.v:1775:  v.rhs_array_muxed10\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000008,
      "     Example path: dut.v:3109:  ASSIGNW\r\n"
    ],
    [
      0.000033,
      "%Warning-UNOPTFLAT:      Example path: dut.v:566:  v.memtestdebugsoc_sdram_choose_req_stb0\r\n%Warning-UNOPTFLAT: "
    ],
    [
      0.000005,
      "     Example path: dut.v:3115:  "
    ],
    [
      0.000013,
      "ALWAYS\r\n"
    ],
    [
      0.000004,
      "%Warning-UNOPTFLAT:      Example path: dut.v:393"
    ],
    [
      0.000004,
      ":  "
    ],
    [
      0.000005,
      "v.memtestdebugsoc_sdram_bankmachine0_ack\r\n"
    ],
    [
      0.000003,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000003,
      "     Example path: "
    ],
    [
      0.000003,
      "dut.v:2527: "
    ],
    [
      0.000003,
      " "
    ],
    [
      0.000011,
      "ALWAYS\r\n"
    ],
    [
      0.000003,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000003,
      "dut.v:396"
    ],
    [
      0.000004,
      ":  "
    ],
    [
      0.000005,
      "v.memtestdebugsoc_sdram_bankmachine0_is_write\r\n"
    ],
    [
      0.000003,
      "%Warning-UNOPTFLAT: "
    ],
    [
      0.000004,
      "     Example path: "
    ],
    [
      0.000013,
      "dut.v:5320:  ALWAYS\r\n"
    ],
    [
      0.000004,
      "%Warning-UNOPTFLAT:      Example path: "
    ],
    [
      0.000029,
      "dut.v:1775:  v.rhs_array_muxed10\r\n"
    ],
    [
      2.323447,
      "make: Entering directory '/home/florent/dev/m-labs/misoc/build/obj_dir'"
    ],
    [
      0.000096,
      "\r\n"
    ],
    [
      0.000040,
      "g++  -I. -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0        -c -o dut_tb.o ../dut_tb.cpp"
    ],
    [
      0.000047,
      "\r\n"
    ],
    [
      0.000405,
      "g++  -I. -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0        -c -o verilated.o /usr/share/verilator/include/verilated.cpp"
    ],
    [
      0.000039,
      "\r\n"
    ],
    [
      0.000435,
      "g++  -I. -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0        -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp"
    ],
    [
      0.000038,
      "\r\n"
    ],
    [
      0.000431,
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer Vdut.cpp Vdut___024unit.cpp \u003e Vdut__ALLcls.cpp"
    ],
    [
      0.000037,
      "\r\n"
    ],
    [
      0.000416,
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer Vdut__Trace.cpp Vdut__Syms.cpp Vdut__Trace__Slow.cpp \u003e Vdut__ALLsup.cpp"
    ],
    [
      0.000037,
      "\r\n"
    ],
    [
      0.018568,
      "g++  -I. -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0        -c -o Vdut__ALLcls.o Vdut__ALLcls.cpp"
    ],
    [
      0.000020,
      "\r\n"
    ],
    [
      0.003241,
      "g++  -I. -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0        -c -o Vdut__ALLsup.o Vdut__ALLsup.cpp"
    ],
    [
      0.000017,
      "\r\n"
    ],
    [
      2.707766,
      "      Archiving Vdut__ALL.a ..."
    ],
    [
      0.000053,
      "\r\n"
    ],
    [
      0.000214,
      "ar r Vdut__ALL.a Vdut__ALLcls.o Vdut__ALLsup.o"
    ],
    [
      0.000041,
      "\r\n"
    ],
    [
      0.001272,
      "ar: "
    ],
    [
      0.000038,
      "creating Vdut__ALL.a"
    ],
    [
      0.000012,
      "\r\n"
    ],
    [
      0.002258,
      "ranlib Vdut__ALL.a"
    ],
    [
      0.000043,
      "\r\n"
    ],
    [
      0.003727,
      "g++    dut_tb.o verilated.o verilated_vcd_c.o Vdut__ALL.a   -lpthread  -o Vdut -lm -lstdc++  2\u003e\u00261 | c++filt"
    ],
    [
      0.000067,
      "\r\n"
    ],
    [
      0.073149,
      "make: Leaving directory '/home/florent/dev/m-labs/misoc/build/obj_dir'"
    ],
    [
      0.000041,
      "\r\n"
    ],
    [
      0.054089,
      "\r\n"
    ],
    [
      0.003698,
      "M"
    ],
    [
      0.001255,
      "i"
    ],
    [
      0.001277,
      "S"
    ],
    [
      0.001300,
      "o"
    ],
    [
      0.001251,
      "C"
    ],
    [
      0.001263,
      " "
    ],
    [
      0.001276,
      "B"
    ],
    [
      0.001641,
      "I"
    ],
    [
      0.001289,
      "O"
    ],
    [
      0.001276,
      "S"
    ],
    [
      0.001272,
      " "
    ],
    [
      0.001288,
      " "
    ],
    [
      0.001285,
      " "
    ],
    [
      0.001317,
      "h"
    ],
    [
      0.001474,
      "t"
    ],
    [
      0.001328,
      "t"
    ],
    [
      0.001285,
      "p"
    ],
    [
      0.001270,
      ":"
    ],
    [
      0.001245,
      "/"
    ],
    [
      0.001278,
      "/"
    ],
    [
      0.001256,
      "m"
    ],
    [
      0.001248,
      "-"
    ],
    [
      0.001426,
      "l"
    ],
    [
      0.001354,
      "a"
    ],
    [
      0.001252,
      "b"
    ],
    [
      0.001298,
      "s"
    ],
    [
      0.001293,
      "."
    ],
    [
      0.001267,
      "h"
    ],
    [
      0.001239,
      "k"
    ],
    [
      0.001405,
      "\r\n"
    ],
    [
      0.001281,
      "("
    ],
    [
      0.001256,
      "c"
    ],
    [
      0.001281,
      ")"
    ],
    [
      0.001252,
      " "
    ],
    [
      0.001290,
      "C"
    ],
    [
      0.001344,
      "o"
    ],
    [
      0.001272,
      "p"
    ],
    [
      0.001562,
      "y"
    ],
    [
      0.001275,
      "r"
    ],
    [
      0.001328,
      "i"
    ],
    [
      0.001452,
      "g"
    ],
    [
      0.001287,
      "h"
    ],
    [
      0.001271,
      "t"
    ],
    [
      0.001269,
      " "
    ],
    [
      0.001247,
      "2"
    ],
    [
      0.001507,
      "0"
    ],
    [
      0.001271,
      "0"
    ],
    [
      0.001278,
      "7"
    ],
    [
      0.001290,
      "-"
    ],
    [
      0.001333,
      "2"
    ],
    [
      0.001263,
      "0"
    ],
    [
      0.001267,
      "1"
    ],
    [
      0.001258,
      "4"
    ],
    [
      0.001262,
      " "
    ],
    [
      0.001212,
      "S"
    ],
    [
      0.001291,
      "e"
    ],
    [
      0.001212,
      "b"
    ],
    [
      0.001237,
      "a"
    ],
    [
      0.001198,
      "s"
    ],
    [
      0.001199,
      "t"
    ],
    [
      0.001192,
      "i"
    ],
    [
      0.001221,
      "e"
    ],
    [
      0.001233,
      "n"
    ],
    [
      0.001218,
      " "
    ],
    [
      0.001218,
      "B"
    ],
    [
      0.001249,
      "o"
    ],
    [
      0.001221,
      "u"
    ],
    [
      0.001220,
      "r"
    ],
    [
      0.001216,
      "d"
    ],
    [
      0.001226,
      "e"
    ],
    [
      0.001219,
      "a"
    ],
    [
      0.001276,
      "u"
    ],
    [
      0.001179,
      "d"
    ],
    [
      0.001261,
      "u"
    ],
    [
      0.001225,
      "c"
    ],
    [
      0.001179,
      "q"
    ],
    [
      0.001266,
      "\r\n"
    ],
    [
      0.019730,
      "R"
    ],
    [
      0.001287,
      "e"
    ],
    [
      0.001218,
      "v"
    ],
    [
      0.001221,
      "i"
    ],
    [
      0.001308,
      "s"
    ],
    [
      0.001191,
      "i"
    ],
    [
      0.001240,
      "o"
    ],
    [
      0.001191,
      "n"
    ],
    [
      0.001221,
      " "
    ],
    [
      0.001195,
      "9"
    ],
    [
      0.001196,
      "3"
    ],
    [
      0.001188,
      "7"
    ],
    [
      0.001188,
      "5"
    ],
    [
      0.001205,
      "8"
    ],
    [
      0.001213,
      "9"
    ],
    [
      0.001203,
      "f"
    ],
    [
      0.001208,
      "3"
    ],
    [
      0.001203,
      " "
    ],
    [
      0.001216,
      "b"
    ],
    [
      0.001202,
      "u"
    ],
    [
      0.001295,
      "i"
    ],
    [
      0.001193,
      "l"
    ],
    [
      0.001246,
      "t"
    ],
    [
      0.001219,
      " "
    ],
    [
      0.001202,
      "M"
    ],
    [
      0.001241,
      "a"
    ],
    [
      0.001237,
      "r"
    ],
    [
      0.001223,
      " "
    ],
    [
      0.001216,
      "2"
    ],
    [
      0.001227,
      "9"
    ],
    [
      0.001193,
      " "
    ],
    [
      0.001186,
      "2"
    ],
    [
      0.001204,
      "0"
    ],
    [
      0.001193,
      "1"
    ],
    [
      0.001211,
      "5"
    ],
    [
      0.001205,
      " "
    ],
    [
      0.001270,
      "1"
    ],
    [
      0.001177,
      "4"
    ],
    [
      0.001227,
      ":"
    ],
    [
      0.001195,
      "0"
    ],
    [
      0.001273,
      "7"
    ],
    [
      0.001230,
      ":"
    ],
    [
      0.001214,
      "3"
    ],
    [
      0.001217,
      "7"
    ],
    [
      0.001197,
      "\r\n"
    ],
    [
      0.001184,
      "\r\n"
    ],
    [
      1.609399,
      "B"
    ],
    [
      0.002748,
      "I"
    ],
    [
      0.001218,
      "O"
    ],
    [
      0.001220,
      "S"
    ],
    [
      0.001251,
      " "
    ],
    [
      0.001254,
      "C"
    ],
    [
      0.001221,
      "R"
    ],
    [
      0.001199,
      "C"
    ],
    [
      0.001202,
      " "
    ],
    [
      0.001214,
      "p"
    ],
    [
      0.001236,
      "a"
    ],
    [
      0.001178,
      "s"
    ],
    [
      0.001193,
      "s"
    ],
    [
      0.001230,
      "e"
    ],
    [
      0.001223,
      "d"
    ],
    [
      0.001186,
      " "
    ],
    [
      0.001206,
      "("
    ],
    [
      0.001246,
      "a"
    ],
    [
      0.001220,
      "b"
    ],
    [
      0.001248,
      "7"
    ],
    [
      0.001289,
      "b"
    ],
    [
      0.001209,
      "1"
    ],
    [
      0.001217,
      "3"
    ],
    [
      0.001202,
      "0"
    ],
    [
      0.001196,
      "8"
    ],
    [
      0.001198,
      ")"
    ],
    [
      0.001241,
      "\r\n"
    ],
    [
      0.028241,
      "R"
    ],
    [
      0.002769,
      "u"
    ],
    [
      0.001195,
      "n"
    ],
    [
      0.001210,
      "n"
    ],
    [
      0.001228,
      "i"
    ],
    [
      0.001213,
      "n"
    ],
    [
      0.001223,
      "g"
    ],
    [
      0.001244,
      " "
    ],
    [
      0.001188,
      "o"
    ],
    [
      0.001191,
      "n"
    ],
    [
      0.001259,
      " "
    ],
    [
      0.001210,
      "M"
    ],
    [
      0.001221,
      "i"
    ],
    [
      0.001207,
      "S"
    ],
    [
      0.001205,
      "o"
    ],
    [
      0.001176,
      "C"
    ],
    [
      0.001202,
      " "
    ],
    [
      0.001224,
      "r"
    ],
    [
      0.001178,
      "e"
    ],
    [
      0.001266,
      "v"
    ],
    [
      0.001230,
      "."
    ],
    [
      0.001215,
      " "
    ],
    [
      0.001224,
      "9"
    ],
    [
      0.001208,
      "3"
    ],
    [
      0.001201,
      "7"
    ],
    [
      0.001224,
      "5"
    ],
    [
      0.001228,
      "8"
    ],
    [
      0.001218,
      "9"
    ],
    [
      0.001222,
      "f"
    ],
    [
      0.001214,
      "3"
    ],
    [
      0.001215,
      " "
    ],
    [
      0.001217,
      "("
    ],
    [
      0.001179,
      "s"
    ],
    [
      0.001232,
      "y"
    ],
    [
      0.001197,
      "s"
    ],
    [
      0.001210,
      "i"
    ],
    [
      0.001206,
      "d"
    ],
    [
      0.001278,
      ":"
    ],
    [
      0.001203,
      "U"
    ],
    [
      0.001196,
      "N"
    ],
    [
      0.001203,
      ")"
    ],
    [
      0.001219,
      " "
    ],
    [
      0.001233,
      "a"
    ],
    [
      0.001217,
      "t"
    ],
    [
      0.001292,
      " "
    ],
    [
      0.001187,
      "1"
    ],
    [
      0.001176,
      "M"
    ],
    [
      0.001193,
      "H"
    ],
    [
      0.001210,
      "z"
    ],
    [
      0.001242,
      "\r\n"
    ],
    [
      3.008716,
      "I"
    ],
    [
      0.002686,
      "n"
    ],
    [
      0.001271,
      "i"
    ],
    [
      0.001220,
      "t"
    ],
    [
      0.001223,
      "i"
    ],
    [
      0.001201,
      "a"
    ],
    [
      0.001189,
      "l"
    ],
    [
      0.001280,
      "i"
    ],
    [
      0.002280,
      "z"
    ],
    [
      0.001311,
      "i"
    ],
    [
      0.001241,
      "n"
    ],
    [
      0.001202,
      "g"
    ],
    [
      0.001207,
      " "
    ],
    [
      0.001193,
      "S"
    ],
    [
      0.001288,
      "D"
    ],
    [
      0.001186,
      "R"
    ],
    [
      0.001269,
      "A"
    ],
    [
      0.001307,
      "M"
    ],
    [
      0.001229,
      "."
    ],
    [
      0.002406,
      "."
    ],
    [
      0.001766,
      "."
    ],
    [
      0.001296,
      "\r\n"
    ],
    [
      3.922589,
      "M"
    ],
    [
      0.003001,
      "e"
    ],
    [
      0.001272,
      "m"
    ],
    [
      0.001249,
      "t"
    ],
    [
      0.001229,
      "e"
    ],
    [
      0.001194,
      "s"
    ],
    [
      0.001237,
      "t"
    ],
    [
      0.001464,
      " "
    ],
    [
      0.001870,
      "O"
    ],
    [
      0.001286,
      "K"
    ],
    [
      0.001269,
      "\r\n"
    ],
    [
      0.016292,
      "A"
    ],
    [
      0.010131,
      "ut"
    ],
    [
      0.000435,
      "o"
    ],
    [
      0.001373,
      "m"
    ],
    [
      0.001262,
      "a"
    ],
    [
      0.001282,
      "t"
    ],
    [
      0.001275,
      "i"
    ],
    [
      0.001294,
      "c"
    ],
    [
      0.001548,
      " "
    ],
    [
      0.001283,
      "b"
    ],
    [
      0.001492,
      "o"
    ],
    [
      0.001232,
      "o"
    ],
    [
      0.001236,
      "t"
    ],
    [
      0.001236,
      " "
    ],
    [
      0.001283,
      "i"
    ],
    [
      0.001543,
      "n"
    ],
    [
      0.001286,
      " "
    ],
    [
      0.001255,
      "2"
    ],
    [
      0.001470,
      " "
    ],
    [
      0.001406,
      "s"
    ],
    [
      0.001304,
      "e"
    ],
    [
      0.001322,
      "c"
    ],
    [
      0.001653,
      "o"
    ],
    [
      0.001276,
      "n"
    ],
    [
      0.001283,
      "d"
    ],
    [
      0.001275,
      "s"
    ],
    [
      0.001260,
      "."
    ],
    [
      0.001546,
      "."
    ],
    [
      0.001250,
      "."
    ],
    [
      0.001275,
      "\r\n"
    ],
    [
      0.009079,
      "Q"
    ],
    [
      0.002963,
      "/"
    ],
    [
      0.001224,
      "E"
    ],
    [
      0.001277,
      "S"
    ],
    [
      0.001301,
      "C"
    ],
    [
      0.001240,
      ":"
    ],
    [
      0.001525,
      " "
    ],
    [
      0.001554,
      "a"
    ],
    [
      0.001368,
      "b"
    ],
    [
      0.001319,
      "o"
    ],
    [
      0.001281,
      "r"
    ],
    [
      0.001287,
      "t"
    ],
    [
      0.001275,
      " "
    ],
    [
      0.001275,
      "b"
    ],
    [
      0.001276,
      "o"
    ],
    [
      0.001447,
      "o"
    ],
    [
      0.001538,
      "t"
    ],
    [
      0.001295,
      "\r\n"
    ],
    [
      0.010204,
      "F"
    ],
    [
      0.002896,
      "7"
    ],
    [
      0.001282,
      ":"
    ],
    [
      0.001266,
      " "
    ],
    [
      0.001635,
      " "
    ],
    [
      0.001577,
      " "
    ],
    [
      0.001360,
      " "
    ],
    [
      0.001319,
      "b"
    ],
    [
      0.001282,
      "o"
    ],
    [
      0.001278,
      "o"
    ],
    [
      0.001282,
      "t"
    ],
    [
      0.001577,
      " "
    ],
    [
      0.001264,
      "f"
    ],
    [
      0.001541,
      "r"
    ],
    [
      0.001293,
      "o"
    ],
    [
      0.001321,
      "m"
    ],
    [
      0.001283,
      " "
    ],
    [
      0.001286,
      "s"
    ],
    [
      0.001280,
      "e"
    ],
    [
      0.001557,
      "r"
    ],
    [
      0.001283,
      "i"
    ],
    [
      0.001302,
      "a"
    ],
    [
      0.001281,
      "l"
    ],
    [
      0.001274,
      "\r\n"
    ],
    [
      0.010820,
      "F"
    ],
    [
      0.002946,
      "8"
    ],
    [
      0.001571,
      ":"
    ],
    [
      0.001263,
      " "
    ],
    [
      0.001317,
      " "
    ],
    [
      0.001259,
      " "
    ],
    [
      0.001257,
      " "
    ],
    [
      0.001552,
      "b"
    ],
    [
      0.001260,
      "o"
    ],
    [
      0.001471,
      "o"
    ],
    [
      0.001291,
      "t"
    ],
    [
      0.001272,
      " "
    ],
    [
      0.001286,
      "f"
    ],
    [
      0.001240,
      "r"
    ],
    [
      0.001237,
      "o"
    ],
    [
      0.001254,
      "m"
    ],
    [
      0.001385,
      " "
    ],
    [
      0.001249,
      "n"
    ],
    [
      0.001232,
      "e"
    ],
    [
      0.001240,
      "t"
    ],
    [
      0.001222,
      "w"
    ],
    [
      0.001302,
      "o"
    ],
    [
      0.001479,
      "r"
    ],
    [
      0.001349,
      "k"
    ],
    [
      0.001612,
      "\r\n"
    ],
    [
      10.057742,
      "B"
    ],
    [
      0.002856,
      "o"
    ],
    [
      0.001192,
      "o"
    ],
    [
      0.001183,
      "t"
    ],
    [
      0.001206,
      "i"
    ],
    [
      0.001200,
      "n"
    ],
    [
      0.001181,
      "g"
    ],
    [
      0.001224,
      " "
    ],
    [
      0.001364,
      "f"
    ],
    [
      0.000962,
      "r"
    ],
    [
      0.001376,
      "o"
    ],
    [
      0.001190,
      "m"
    ],
    [
      0.001204,
      " "
    ],
    [
      0.001212,
      "s"
    ],
    [
      0.001203,
      "e"
    ],
    [
      0.001195,
      "r"
    ],
    [
      0.001274,
      "i"
    ],
    [
      0.001229,
      "a"
    ],
    [
      0.001180,
      "l"
    ],
    [
      0.001182,
      "."
    ],
    [
      0.001181,
      "."
    ],
    [
      0.001165,
      "."
    ],
    [
      0.001227,
      "\r\n"
    ],
    [
      0.003428,
      "s"
    ],
    [
      0.002653,
      "L"
    ],
    [
      0.001051,
      "5"
    ],
    [
      0.001077,
      "D"
    ],
    [
      0.001128,
      "d"
    ],
    [
      0.001012,
      "S"
    ],
    [
      0.001121,
      "M"
    ],
    [
      0.001070,
      "m"
    ],
    [
      0.001055,
      "k"
    ],
    [
      0.000986,
      "e"
    ],
    [
      0.001116,
      "k"
    ],
    [
      0.001019,
      "r"
    ],
    [
      0.001074,
      "o"
    ],
    [
      0.001018,
      "\r\n"
    ],
    [
      1.258042,
      "T"
    ],
    [
      0.001619,
      "i"
    ],
    [
      0.001203,
      "m"
    ],
    [
      0.001188,
      "e"
    ],
    [
      0.001340,
      "o"
    ],
    [
      0.001190,
      "u"
    ],
    [
      0.001192,
      "t"
    ],
    [
      0.001201,
      "\r\n"
    ],
    [
      0.010430,
      "B"
    ],
    [
      0.002918,
      "o"
    ],
    [
      0.001224,
      "o"
    ],
    [
      0.001243,
      "t"
    ],
    [
      0.001198,
      "i"
    ],
    [
      0.003403,
      "ng"
    ],
    [
      0.000261,
      " "
    ],
    [
      0.001214,
      "f"
    ],
    [
      0.001379,
      "r"
    ],
    [
      0.001050,
      "o"
    ],
    [
      0.001283,
      "m"
    ],
    [
      0.001286,
      " "
    ],
    [
      0.001248,
      "n"
    ],
    [
      0.001281,
      "e"
    ],
    [
      0.001245,
      "t"
    ],
    [
      0.001221,
      "w"
    ],
    [
      0.001303,
      "o"
    ],
    [
      0.001268,
      "r"
    ],
    [
      0.001247,
      "k"
    ],
    [
      0.001260,
      "."
    ],
    [
      0.001205,
      "."
    ],
    [
      0.001239,
      "."
    ],
    [
      0.001290,
      "\r\n"
    ],
    [
      0.028175,
      "L"
    ],
    [
      0.002815,
      "o"
    ],
    [
      0.001237,
      "c"
    ],
    [
      0.001193,
      "a"
    ],
    [
      0.001268,
      "l"
    ],
    [
      0.001216,
      " "
    ],
    [
      0.001254,
      "I"
    ],
    [
      0.001235,
      "P"
    ],
    [
      0.001247,
      " "
    ],
    [
      0.001210,
      ":"
    ],
    [
      0.001239,
      " "
    ],
    [
      0.001258,
      "1"
    ],
    [
      0.001375,
      "9"
    ],
    [
      0.001590,
      "2"
    ],
    [
      0.000861,
      "."
    ],
    [
      0.001255,
      "1"
    ],
    [
      0.001310,
      "6"
    ],
    [
      0.001314,
      "8"
    ],
    [
      0.001288,
      "."
    ],
    [
      0.001231,
      "0"
    ],
    [
      0.001219,
      "."
    ],
    [
      0.001279,
      "4"
    ],
    [
      0.001236,
      "2"
    ],
    [
      0.001268,
      "\r\n"
    ],
    [
      0.027367,
      "R"
    ],
    [
      0.002915,
      "e"
    ],
    [
      0.001211,
      "m"
    ],
    [
      0.001227,
      "o"
    ],
    [
      0.001230,
      "t"
    ],
    [
      0.001274,
      "e"
    ],
    [
      0.001227,
      " "
    ],
    [
      0.001268,
      "I"
    ],
    [
      0.001296,
      "P"
    ],
    [
      0.001239,
      ":"
    ],
    [
      0.001242,
      " "
    ],
    [
      0.001237,
      "1"
    ],
    [
      0.001227,
      "9"
    ],
    [
      0.001242,
      "2"
    ],
    [
      0.001228,
      "."
    ],
    [
      0.001252,
      "1"
    ],
    [
      0.001265,
      "6"
    ],
    [
      0.001229,
      "8"
    ],
    [
      0.001331,
      "."
    ],
    [
      0.001238,
      "0"
    ],
    [
      0.001066,
      "."
    ],
    [
      0.001421,
      "1"
    ],
    [
      0.001269,
      "4"
    ],
    [
      0.001277,
      "\r\n"
    ],
    [
      1.781597,
      "S"
    ],
    [
      0.003043,
      "u"
    ],
    [
      0.001210,
      "c"
    ],
    [
      0.001248,
      "c"
    ],
    [
      0.001208,
      "e"
    ],
    [
      0.001207,
      "s"
    ],
    [
      0.001300,
      "s"
    ],
    [
      0.001916,
      "f"
    ],
    [
      0.002081,
      "u"
    ],
    [
      0.000223,
      "l"
    ],
    [
      0.001689,
      "l"
    ],
    [
      0.001660,
      "y"
    ],
    [
      0.001663,
      " "
    ],
    [
      0.001840,
      "d"
    ],
    [
      0.001739,
      "o"
    ],
    [
      0.001475,
      "w"
    ],
    [
      0.001412,
      "n"
    ],
    [
      0.001404,
      "l"
    ],
    [
      0.002484,
      "o"
    ],
    [
      0.001283,
      "a"
    ],
    [
      0.001915,
      "d"
    ],
    [
      0.001803,
      "e"
    ],
    [
      0.002009,
      "d"
    ],
    [
      0.000822,
      " "
    ],
    [
      0.001336,
      "1"
    ],
    [
      0.001991,
      "3"
    ],
    [
      0.001632,
      "9"
    ],
    [
      0.001408,
      "3"
    ],
    [
      0.001413,
      "6"
    ],
    [
      0.001384,
      " "
    ],
    [
      0.001302,
      "b"
    ],
    [
      0.001269,
      "y"
    ],
    [
      0.001438,
      "t"
    ],
    [
      0.001215,
      "e"
    ],
    [
      0.001313,
      "s"
    ],
    [
      0.001184,
      " "
    ],
    [
      0.001185,
      "f"
    ],
    [
      0.001233,
      "r"
    ],
    [
      0.001245,
      "o"
    ],
    [
      0.001260,
      "m"
    ],
    [
      0.001293,
      " "
    ],
    [
      0.001845,
      "b"
    ],
    [
      0.000693,
      "o"
    ],
    [
      0.001333,
      "o"
    ],
    [
      0.001244,
      "t"
    ],
    [
      0.001268,
      "."
    ],
    [
      0.001245,
      "b"
    ],
    [
      0.001476,
      "i"
    ],
    [
      0.001373,
      "n"
    ],
    [
      0.001316,
      " "
    ],
    [
      0.001231,
      "o"
    ],
    [
      0.001251,
      "v"
    ],
    [
      0.001236,
      "e"
    ],
    [
      0.001226,
      "r"
    ],
    [
      0.001270,
      " "
    ],
    [
      0.001626,
      "T"
    ],
    [
      0.001247,
      "F"
    ],
    [
      0.001231,
      "T"
    ],
    [
      0.001248,
      "P"
    ],
    [
      0.001214,
      "\r\n"
    ],
    [
      0.043287,
      "U"
    ],
    [
      0.003517,
      "n"
    ],
    [
      0.001344,
      "a"
    ],
    [
      0.001276,
      "b"
    ],
    [
      0.001275,
      "l"
    ],
    [
      0.001549,
      "e"
    ],
    [
      0.000935,
      " "
    ],
    [
      0.001281,
      "t"
    ],
    [
      0.001512,
      "o"
    ],
    [
      0.001302,
      " "
    ],
    [
      0.001252,
      "d"
    ],
    [
      0.001279,
      "o"
    ],
    [
      0.001272,
      "w"
    ],
    [
      0.001266,
      "n"
    ],
    [
      0.001235,
      "l"
    ],
    [
      0.001283,
      "o"
    ],
    [
      0.001488,
      "a"
    ],
    [
      0.001221,
      "d"
    ],
    [
      0.001269,
      " "
    ],
    [
      0.001243,
      "c"
    ],
    [
      0.001297,
      "m"
    ],
    [
      0.001263,
      "d"
    ],
    [
      0.001231,
      "l"
    ],
    [
      0.001418,
      "i"
    ],
    [
      0.001962,
      "n"
    ],
    [
      0.000664,
      "e"
    ],
    [
      0.001207,
      "."
    ],
    [
      0.001297,
      "t"
    ],
    [
      0.003471,
      "x"
    ],
    [
      0.000914,
      "t"
    ],
    [
      0.001266,
      " "
    ],
    [
      0.001334,
      "o"
    ],
    [
      0.001314,
      "v"
    ],
    [
      0.001257,
      "e"
    ],
    [
      0.001171,
      "r"
    ],
    [
      0.001283,
      " "
    ],
    [
      0.001237,
      "T"
    ],
    [
      0.001408,
      "F"
    ],
    [
      0.001224,
      "T"
    ],
    [
      0.001211,
      "P"
    ],
    [
      0.001258,
      "\r\n"
    ],
    [
      0.012236,
      "N"
    ],
    [
      0.001663,
      "o"
    ],
    [
      0.001541,
      " "
    ],
    [
      0.001345,
      "c"
    ],
    [
      0.001235,
      "o"
    ],
    [
      0.001249,
      "m"
    ],
    [
      0.001230,
      "m"
    ],
    [
      0.001264,
      "a"
    ],
    [
      0.001230,
      "n"
    ],
    [
      0.001265,
      "d"
    ],
    [
      0.001676,
      " "
    ],
    [
      0.001033,
      "l"
    ],
    [
      0.001218,
      "i"
    ],
    [
      0.001245,
      "n"
    ],
    [
      0.001233,
      "e"
    ],
    [
      0.001297,
      " "
    ],
    [
      0.001242,
      "p"
    ],
    [
      0.001235,
      "a"
    ],
    [
      0.001216,
      "r"
    ],
    [
      0.001368,
      "a"
    ],
    [
      0.001197,
      "m"
    ],
    [
      0.001189,
      "e"
    ],
    [
      0.001231,
      "t"
    ],
    [
      0.001225,
      "e"
    ],
    [
      0.001242,
      "r"
    ],
    [
      0.001218,
      "s"
    ],
    [
      0.001949,
      " "
    ],
    [
      0.000975,
      "f"
    ],
    [
      0.001279,
      "o"
    ],
    [
      0.001265,
      "u"
    ],
    [
      0.001229,
      "n"
    ],
    [
      0.001291,
      "d"
    ],
    [
      0.001340,
      "\r\n"
    ],
    [
      0.044605,
      "U"
    ],
    [
      0.002907,
      "n"
    ],
    [
      0.001217,
      "a"
    ],
    [
      0.001215,
      "b"
    ],
    [
      0.001198,
      "l"
    ],
    [
      0.001340,
      "e"
    ],
    [
      0.001234,
      " "
    ],
    [
      0.001236,
      "t"
    ],
    [
      0.001281,
      "o"
    ],
    [
      0.001291,
      " "
    ],
    [
      0.001999,
      "d"
    ],
    [
      0.000642,
      "o"
    ],
    [
      0.001306,
      "w"
    ],
    [
      0.001562,
      "n"
    ],
    [
      0.001215,
      "l"
    ],
    [
      0.001267,
      "o"
    ],
    [
      0.001325,
      "a"
    ],
    [
      0.001262,
      "d"
    ],
    [
      0.001198,
      " "
    ],
    [
      0.001262,
      "i"
    ],
    [
      0.001269,
      "n"
    ],
    [
      0.001460,
      "i"
    ],
    [
      0.001314,
      "t"
    ],
    [
      0.001244,
      "r"
    ],
    [
      0.001191,
      "d"
    ],
    [
      0.001191,
      "."
    ],
    [
      0.001187,
      "b"
    ],
    [
      0.001198,
      "i"
    ],
    [
      0.001210,
      "n"
    ],
    [
      0.001351,
      " "
    ],
    [
      0.001212,
      "o"
    ],
    [
      0.001194,
      "v"
    ],
    [
      0.001324,
      "e"
    ],
    [
      0.001216,
      "r"
    ],
    [
      0.001259,
      " "
    ],
    [
      0.001275,
      "T"
    ],
    [
      0.001983,
      "F"
    ],
    [
      0.000907,
      "T"
    ],
    [
      0.001293,
      "P"
    ],
    [
      0.001269,
      "\r\n"
    ],
    [
      0.010569,
      "N"
    ],
    [
      0.002775,
      "o"
    ],
    [
      0.001315,
      " "
    ],
    [
      0.001236,
      "i"
    ],
    [
      0.001383,
      "n"
    ],
    [
      0.001221,
      "i"
    ],
    [
      0.001198,
      "t"
    ],
    [
      0.001225,
      "i"
    ],
    [
      0.001203,
      "a"
    ],
    [
      0.001288,
      "l"
    ],
    [
      0.001273,
      " "
    ],
    [
      0.001235,
      "r"
    ],
    [
      0.001372,
      "a"
    ],
    [
      0.002291,
      "m"
    ],
    [
      0.000209,
      "d"
    ],
    [
      0.001139,
      "i"
    ],
    [
      0.001264,
      "s"
    ],
    [
      0.001323,
      "k"
    ],
    [
      0.001262,
      " "
    ],
    [
      0.001236,
      "f"
    ],
    [
      0.001541,
      "o"
    ],
    [
      0.003166,
      "u"
    ],
    [
      0.001292,
      "n"
    ],
    [
      0.001277,
      "d"
    ],
    [
      0.001550,
      "\r\n"
    ],
    [
      0.012184,
      "E"
    ],
    [
      0.002970,
      "x"
    ],
    [
      0.004774,
      "e"
    ],
    [
      0.001303,
      "c"
    ],
    [
      0.001402,
      "u"
    ],
    [
      0.001331,
      "t"
    ],
    [
      0.001317,
      "i"
    ],
    [
      0.001296,
      "n"
    ],
    [
      0.001257,
      "g"
    ],
    [
      0.001274,
      " "
    ],
    [
      0.007504,
      "boot"
    ],
    [
      0.001507,
      "e"
    ],
    [
      0.001481,
      "d"
    ],
    [
      0.001412,
      " "
    ],
    [
      0.001531,
      "p"
    ],
    [
      0.001257,
      "r"
    ],
    [
      0.001261,
      "o"
    ],
    [
      0.001279,
      "g"
    ],
    [
      0.001245,
      "r"
    ],
    [
      0.001283,
      "a"
    ],
    [
      0.001217,
      "m"
    ],
    [
      0.001932,
      "."
    ],
    [
      0.000842,
      "\r\n"
    ],
    [
      6.131765,
      "M"
    ],
    [
      0.025197,
      "e"
    ],
    [
      0.001175,
      "m"
    ],
    [
      0.001204,
      "o"
    ],
    [
      0.001961,
      "r"
    ],
    [
      0.001262,
      "y"
    ],
    [
      0.001225,
      " "
    ],
    [
      0.001311,
      "t"
    ],
    [
      0.001242,
      "e"
    ],
    [
      0.001259,
      "s"
    ],
    [
      0.001253,
      "t"
    ],
    [
      0.001273,
      "i"
    ],
    [
      0.001222,
      "n"
    ],
    [
      0.001253,
      "g"
    ],
    [
      0.001156,
      " "
    ],
    [
      0.001220,
      "s"
    ],
    [
      0.001248,
      "o"
    ],
    [
      0.001184,
      "f"
    ],
    [
      0.001196,
      "t"
    ],
    [
      0.001239,
      "w"
    ],
    [
      0.001972,
      "a"
    ],
    [
      0.001184,
      "r"
    ],
    [
      0.001159,
      "e"
    ],
    [
      0.001271,
      " "
    ],
    [
      0.001171,
      "b"
    ],
    [
      0.001245,
      "u"
    ],
    [
      0.001240,
      "i"
    ],
    [
      0.001180,
      "l"
    ],
    [
      0.001201,
      "t"
    ],
    [
      0.001266,
      " "
    ],
    [
      0.001291,
      "M"
    ],
    [
      0.001194,
      "a"
    ],
    [
      0.001279,
      "r"
    ],
    [
      0.001323,
      " "
    ],
    [
      0.001141,
      "2"
    ],
    [
      0.001203,
      "9"
    ],
    [
      0.002047,
      " "
    ],
    [
      0.001252,
      "2"
    ],
    [
      0.001233,
      "0"
    ],
    [
      0.001212,
      "1"
    ],
    [
      0.001225,
      "5"
    ],
    [
      0.001221,
      " "
    ],
    [
      0.001206,
      "1"
    ],
    [
      0.001264,
      "3"
    ],
    [
      0.001240,
      ":"
    ],
    [
      0.001237,
      "2"
    ],
    [
      0.001274,
      "4"
    ],
    [
      0.001217,
      ":"
    ],
    [
      0.001223,
      "3"
    ],
    [
      0.001230,
      "1"
    ],
    [
      0.001197,
      "\r\n"
    ],
    [
      0.001972,
      "\r\n"
    ],
    [
      0.780426,
      "e"
    ],
    [
      0.004921,
      "r"
    ],
    [
      0.001191,
      "r"
    ],
    [
      0.001173,
      "="
    ],
    [
      0.001172,
      "0"
    ],
    [
      0.001260,
      "\t"
    ],
    [
      0.001668,
      "\t"
    ],
    [
      0.000780,
      "t"
    ],
    [
      0.001669,
      "o"
    ],
    [
      0.000740,
      "t"
    ],
    [
      0.001275,
      "a"
    ],
    [
      0.001346,
      "l"
    ],
    [
      0.001252,
      "="
    ],
    [
      0.001226,
      "0"
    ],
    [
      0.001220,
      "\r\n"
    ],
    [
      0.746490,
      "e"
    ],
    [
      0.011225,
      "r"
    ],
    [
      0.003059,
      "r"
    ],
    [
      0.000621,
      "="
    ],
    [
      0.001261,
      "0"
    ],
    [
      0.001270,
      "\t"
    ],
    [
      0.001233,
      "\t"
    ],
    [
      0.001801,
      "t"
    ],
    [
      0.001312,
      "o"
    ],
    [
      0.001188,
      "t"
    ],
    [
      0.001218,
      "a"
    ],
    [
      0.001226,
      "l"
    ],
    [
      0.001230,
      "="
    ],
    [
      0.001181,
      "0"
    ],
    [
      0.001270,
      "\r\n"
    ],
    [
      0.729609,
      "e"
    ],
    [
      0.003745,
      "r"
    ],
    [
      0.001182,
      "r"
    ],
    [
      0.001231,
      "="
    ],
    [
      0.001189,
      "0"
    ],
    [
      0.001203,
      "\t"
    ],
    [
      0.001199,
      "\t"
    ],
    [
      0.001813,
      "t"
    ],
    [
      0.000564,
      "o"
    ],
    [
      0.001865,
      "t"
    ],
    [
      0.000578,
      "a"
    ],
    [
      0.001187,
      "l"
    ],
    [
      0.001247,
      "="
    ],
    [
      0.001203,
      "0"
    ],
    [
      0.001176,
      "\r\n"
    ],
    [
      0.726759,
      "e"
    ],
    [
      0.003960,
      "r"
    ],
    [
      0.001195,
      "r"
    ],
    [
      0.001239,
      "="
    ],
    [
      0.001225,
      "0"
    ],
    [
      0.001187,
      "\t"
    ],
    [
      0.001286,
      "\t"
    ],
    [
      0.001122,
      "t"
    ],
    [
      0.001844,
      "o"
    ],
    [
      0.000563,
      "t"
    ],
    [
      0.001205,
      "a"
    ],
    [
      0.001206,
      "l"
    ],
    [
      0.001176,
      "="
    ],
    [
      0.001197,
      "0"
    ],
    [
      0.001175,
      "\r\n"
    ],
    [
      0.725641,
      "e"
    ],
    [
      0.003973,
      "r"
    ],
    [
      0.001180,
      "r"
    ],
    [
      0.001190,
      "="
    ],
    [
      0.001172,
      "0"
    ],
    [
      0.001175,
      "\t"
    ],
    [
      0.001199,
      "\t"
    ],
    [
      0.001838,
      "t"
    ],
    [
      0.000456,
      "o"
    ],
    [
      0.001942,
      "t"
    ],
    [
      0.000550,
      "a"
    ],
    [
      0.001155,
      "l"
    ],
    [
      0.001229,
      "="
    ],
    [
      0.001134,
      "0"
    ],
    [
      0.001328,
      "\r\n"
    ],
    [
      0.723217,
      "e"
    ],
    [
      0.003875,
      "r"
    ],
    [
      0.001245,
      "r"
    ],
    [
      0.001212,
      "="
    ],
    [
      0.001199,
      "0"
    ],
    [
      0.001224,
      "\t"
    ],
    [
      0.001203,
      "\t"
    ],
    [
      0.001934,
      "t"
    ],
    [
      0.000496,
      "o"
    ],
    [
      0.001906,
      "t"
    ],
    [
      0.000540,
      "a"
    ],
    [
      0.001171,
      "l"
    ],
    [
      0.001254,
      "="
    ],
    [
      0.001188,
      "0"
    ],
    [
      0.001181,
      "\r\n"
    ],
    [
      0.752562,
      "r"
    ],
    [
      0.009131,
      "e"
    ],
    [
      0.004304,
      "ad"
    ],
    [
      0.001347,
      ":"
    ],
    [
      0.001727,
      " "
    ],
    [
      0.001698,
      " "
    ],
    [
      0.001656,
      " "
    ],
    [
      0.001530,
      " "
    ],
    [
      0.001619,
      "7"
    ],
    [
      0.001435,
      "M"
    ],
    [
      0.001559,
      "b"
    ],
    [
      0.001957,
      "p"
    ],
    [
      0.000732,
      "s"
    ],
    [
      0.001224,
      " "
    ],
    [
      0.001242,
      " "
    ],
    [
      0.001371,
      "w"
    ],
    [
      0.001230,
      "r"
    ],
    [
      0.001650,
      "i"
    ],
    [
      0.001770,
      "t"
    ],
    [
      0.001560,
      "e"
    ],
    [
      0.001185,
      ":"
    ],
    [
      0.001217,
      " "
    ],
    [
      0.001139,
      " "
    ],
    [
      0.001193,
      " "
    ],
    [
      0.001169,
      " "
    ],
    [
      0.001194,
      "7"
    ],
    [
      0.001244,
      "M"
    ],
    [
      0.001224,
      "b"
    ],
    [
      0.001227,
      "p"
    ],
    [
      0.001256,
      "s"
    ],
    [
      0.001228,
      " "
    ],
    [
      0.001282,
      " "
    ],
    [
      0.001209,
      "a"
    ],
    [
      0.001169,
      "l"
    ],
    [
      0.001164,
      "l"
    ],
    [
      0.001201,
      ":"
    ],
    [
      0.001283,
      " "
    ],
    [
      0.001118,
      " "
    ],
    [
      0.001247,
      " "
    ],
    [
      0.001257,
      "1"
    ],
    [
      0.001207,
      "4"
    ],
    [
      0.001269,
      "M"
    ],
    [
      0.001273,
      "b"
    ],
    [
      0.002495,
      "ps"
    ],
    [
      0.001238,
      "\r\n"
    ],
    [
      0.020905,
      "e"
    ],
    [
      0.003994,
      "r"
    ],
    [
      0.001174,
      "r"
    ],
    [
      0.001311,
      "="
    ],
    [
      0.001302,
      "0"
    ],
    [
      0.001252,
      "\t"
    ],
    [
      0.001195,
      "\t"
    ],
    [
      0.001279,
      "t"
    ],
    [
      0.001222,
      "o"
    ],
    [
      0.001250,
      "t"
    ],
    [
      0.001278,
      "a"
    ],
    [
      0.001219,
      "l"
    ],
    [
      0.001190,
      "="
    ],
    [
      0.001240,
      "0"
    ],
    [
      0.001220,
      "\r\n"
    ],
    [
      0.736114,
      "e"
    ],
    [
      0.003849,
      "r"
    ],
    [
      0.001196,
      "r"
    ],
    [
      0.001224,
      "="
    ],
    [
      0.001220,
      "0"
    ],
    [
      0.001184,
      "\t"
    ],
    [
      0.001178,
      "\t"
    ],
    [
      0.001900,
      "t"
    ],
    [
      0.000433,
      "o"
    ],
    [
      0.001969,
      "t"
    ],
    [
      0.000364,
      "a"
    ],
    [
      0.001275,
      "l"
    ],
    [
      0.001260,
      "="
    ],
    [
      0.001220,
      "0"
    ],
    [
      0.001188,
      "\r\n"
    ],
    [
      0.723655,
      "e"
    ],
    [
      0.003865,
      "r"
    ],
    [
      0.001196,
      "r"
    ],
    [
      0.001152,
      "="
    ],
    [
      0.001234,
      "0"
    ],
    [
      0.001193,
      "\t"
    ],
    [
      0.001185,
      "\t"
    ],
    [
      0.001845,
      "t"
    ],
    [
      0.000479,
      "o"
    ],
    [
      0.001983,
      "t"
    ],
    [
      0.000517,
      "a"
    ],
    [
      0.001191,
      "l"
    ],
    [
      0.001202,
      "="
    ],
    [
      0.001199,
      "0"
    ],
    [
      0.001176,
      "\r\n"
    ],
    [
      0.724194,
      "e"
    ],
    [
      0.003950,
      "r"
    ],
    [
      0.001184,
      "r"
    ],
    [
      0.001189,
      "="
    ],
    [
      0.001189,
      "0"
    ],
    [
      0.001177,
      "\t"
    ],
    [
      0.001193,
      "\t"
    ],
    [
      0.001827,
      "t"
    ],
    [
      0.000473,
      "o"
    ],
    [
      0.002026,
      "t"
    ],
    [
      0.000446,
      "a"
    ],
    [
      0.001233,
      "l"
    ],
    [
      0.001233,
      "="
    ],
    [
      0.001166,
      "0"
    ],
    [
      0.001246,
      "\r\n"
    ],
    [
      0.731626,
      "e"
    ],
    [
      0.003791,
      "r"
    ],
    [
      0.001179,
      "r"
    ],
    [
      0.001184,
      "="
    ],
    [
      0.001181,
      "0"
    ],
    [
      0.001191,
      "\t"
    ],
    [
      0.001261,
      "\t"
    ],
    [
      0.001888,
      "t"
    ],
    [
      0.000511,
      "o"
    ],
    [
      0.001951,
      "t"
    ],
    [
      0.000528,
      "a"
    ],
    [
      0.001226,
      "l"
    ],
    [
      0.001180,
      "="
    ],
    [
      0.001219,
      "0"
    ],
    [
      0.001195,
      "\r\n"
    ],
    [
      0.744290,
      "e"
    ],
    [
      0.003903,
      "r"
    ],
    [
      0.001344,
      "r"
    ],
    [
      0.001219,
      "="
    ],
    [
      0.001205,
      "0"
    ],
    [
      0.001185,
      "\t"
    ],
    [
      0.001183,
      "\t"
    ],
    [
      0.001148,
      "t"
    ],
    [
      0.001901,
      "o"
    ],
    [
      0.000571,
      "t"
    ],
    [
      0.001242,
      "a"
    ],
    [
      0.001390,
      "l"
    ],
    [
      0.001179,
      "="
    ],
    [
      0.001175,
      "0"
    ],
    [
      0.001175,
      "\r\n"
    ],
    [
      0.738826,
      "e"
    ],
    [
      0.003780,
      "r"
    ],
    [
      0.001241,
      "r"
    ],
    [
      0.001192,
      "="
    ],
    [
      0.001202,
      "0"
    ],
    [
      0.001195,
      "\t"
    ],
    [
      0.001171,
      "\t"
    ],
    [
      0.001903,
      "t"
    ],
    [
      0.000473,
      "o"
    ],
    [
      0.001958,
      "t"
    ],
    [
      0.000551,
      "a"
    ],
    [
      0.001222,
      "l"
    ],
    [
      0.001206,
      "="
    ],
    [
      0.001192,
      "0"
    ],
    [
      0.001172,
      "\r\n"
    ],
    [
      0.665113,
      "r"
    ],
    [
      0.015979,
      "e"
    ],
    [
      0.001285,
      "a"
    ],
    [
      0.001321,
      "d"
    ],
    [
      0.001290,
      ":"
    ],
    [
      0.001285,
      " "
    ],
    [
      0.001274,
      " "
    ],
    [
      0.001344,
      " "
    ],
    [
      0.001319,
      " "
    ],
    [
      0.001244,
      "6"
    ],
    [
      0.001283,
      "M"
    ],
    [
      0.001307,
      "b"
    ],
    [
      0.001275,
      "p"
    ],
    [
      0.001376,
      "s"
    ],
    [
      0.001419,
      " "
    ],
    [
      0.001332,
      " "
    ],
    [
      0.001313,
      "w"
    ],
    [
      0.001375,
      "r"
    ],
    [
      0.001360,
      "i"
    ],
    [
      0.001313,
      "t"
    ],
    [
      0.001363,
      "e"
    ],
    [
      0.001330,
      ":"
    ],
    [
      0.001350,
      " "
    ],
    [
      0.001271,
      " "
    ],
    [
      0.001285,
      " "
    ],
    [
      0.001192,
      " "
    ],
    [
      0.001175,
      "8"
    ],
    [
      0.001198,
      "M"
    ],
    [
      0.001179,
      "b"
    ],
    [
      0.001180,
      "p"
    ],
    [
      0.001189,
      "s"
    ],
    [
      0.001256,
      " "
    ],
    [
      0.001183,
      " "
    ],
    [
      0.001250,
      "a"
    ],
    [
      0.001228,
      "l"
    ],
    [
      0.001127,
      "l"
    ],
    [
      0.001190,
      ":"
    ],
    [
      0.001163,
      " "
    ],
    [
      0.001291,
      " "
    ],
    [
      0.001207,
      " "
    ],
    [
      0.001312,
      "1"
    ],
    [
      0.001207,
      "4"
    ],
    [
      0.001257,
      "M"
    ],
    [
      0.001252,
      "b"
    ],
    [
      0.001342,
      "p"
    ],
    [
      0.001218,
      "s"
    ],
    [
      0.001250,
      "\r\n"
    ],
    [
      0.021023,
      "e"
    ],
    [
      0.004184,
      "r"
    ],
    [
      0.001253,
      "r"
    ],
    [
      0.001229,
      "="
    ],
    [
      0.001194,
      "0"
    ],
    [
      0.001277,
      "\t"
    ],
    [
      0.001216,
      "\t"
    ],
    [
      0.001282,
      "t"
    ],
    [
      0.001187,
      "o"
    ],
    [
      0.001259,
      "t"
    ],
    [
      0.001228,
      "a"
    ],
    [
      0.001201,
      "l"
    ],
    [
      0.001181,
      "="
    ],
    [
      0.001218,
      "0"
    ],
    [
      0.001129,
      "\r\n"
    ],
    [
      0.725570,
      "e"
    ],
    [
      0.003902,
      "r"
    ],
    [
      0.001186,
      "r"
    ],
    [
      0.001194,
      "="
    ],
    [
      0.001193,
      "0"
    ],
    [
      0.001178,
      "\t"
    ],
    [
      0.001177,
      "\t"
    ],
    [
      0.001877,
      "t"
    ],
    [
      0.000514,
      "o"
    ],
    [
      0.001974,
      "t"
    ],
    [
      0.000384,
      "a"
    ],
    [
      0.001276,
      "l"
    ],
    [
      0.001220,
      "="
    ],
    [
      0.001235,
      "0"
    ],
    [
      0.001163,
      "\r\n"
    ],
    [
      0.722680,
      "e"
    ],
    [
      0.003927,
      "r"
    ],
    [
      0.001227,
      "r"
    ],
    [
      0.001226,
      "="
    ],
    [
      0.001248,
      "0"
    ],
    [
      0.001209,
      "\t"
    ],
    [
      0.001183,
      "\t"
    ],
    [
      0.001555,
      "t"
    ],
    [
      0.001396,
      "o"
    ],
    [
      0.000596,
      "t"
    ],
    [
      0.001201,
      "a"
    ],
    [
      0.001202,
      "l"
    ],
    [
      0.001192,
      "="
    ],
    [
      0.001170,
      "0"
    ],
    [
      0.001199,
      "\r\n"
    ],
    [
      0.720535,
      "e"
    ],
    [
      0.003921,
      "r"
    ],
    [
      0.001200,
      "r"
    ],
    [
      0.001175,
      "="
    ],
    [
      0.001203,
      "0"
    ],
    [
      0.001178,
      "\t"
    ],
    [
      0.001179,
      "\t"
    ],
    [
      0.001822,
      "t"
    ],
    [
      0.000502,
      "o"
    ],
    [
      0.001930,
      "t"
    ],
    [
      0.000510,
      "a"
    ],
    [
      0.001213,
      "l"
    ],
    [
      0.001269,
      "="
    ],
    [
      0.001219,
      "0"
    ],
    [
      0.001226,
      "\r\n"
    ],
    [
      0.727167,
      "e"
    ],
    [
      0.003964,
      "r"
    ],
    [
      0.001215,
      "r"
    ],
    [
      0.001193,
      "="
    ],
    [
      0.001289,
      "0"
    ],
    [
      0.001244,
      "\t"
    ],
    [
      0.001225,
      "\t"
    ],
    [
      0.001166,
      "t"
    ],
    [
      0.001965,
      "o"
    ],
    [
      0.000506,
      "t"
    ],
    [
      0.001226,
      "a"
    ],
    [
      0.001265,
      "l"
    ],
    [
      0.001168,
      "="
    ],
    [
      0.001230,
      "0"
    ],
    [
      0.001262,
      "\r\n"
    ],
    [
      0.696965,
      "e"
    ],
    [
      0.003529,
      "r"
    ],
    [
      0.001081,
      "r"
    ],
    [
      0.001079,
      "="
    ],
    [
      0.001077,
      "0"
    ],
    [
      0.001089,
      "\t"
    ],
    [
      0.001070,
      "\t"
    ],
    [
      0.001066,
      "t"
    ],
    [
      0.001683,
      "o"
    ],
    [
      0.000441,
      "t"
    ],
    [
      0.001793,
      "a"
    ],
    [
      0.000472,
      "l"
    ],
    [
      0.001061,
      "="
    ],
    [
      0.001105,
      "0"
    ],
    [
      0.001177,
      "\r\n"
    ],
    [
      0.654987,
      "e"
    ],
    [
      0.003440,
      "r"
    ],
    [
      0.001068,
      "r"
    ],
    [
      0.001066,
      "="
    ],
    [
      0.001171,
      "0"
    ],
    [
      0.001072,
      "\t"
    ],
    [
      0.001068,
      "\t"
    ],
    [
      0.001071,
      "t"
    ],
    [
      0.001688,
      "o"
    ],
    [
      0.000456,
      "t"
    ],
    [
      0.001720,
      "a"
    ],
    [
      0.000460,
      "l"
    ],
    [
      0.001101,
      "="
    ],
    [
      0.001084,
      "0"
    ],
    [
      0.001064,
      "\r\n"
    ],
    [
      0.600852,
      "r"
    ],
    [
      0.014580,
      "e"
    ],
    [
      0.001167,
      "a"
    ],
    [
      0.001168,
      "d"
    ],
    [
      0.001187,
      ":"
    ],
    [
      0.001159,
      " "
    ],
    [
      0.001165,
      " "
    ],
    [
      0.001231,
      " "
    ],
    [
      0.001217,
      " "
    ],
    [
      0.001200,
      "8"
    ],
    [
      0.001159,
      "M"
    ],
    [
      0.001173,
      "b"
    ],
    [
      0.001154,
      "p"
    ],
    [
      0.001152,
      "s"
    ],
    [
      0.001143,
      " "
    ],
    [
      0.001232,
      " "
    ],
    [
      0.001261,
      "w"
    ],
    [
      0.001280,
      "r"
    ],
    [
      0.001240,
      "i"
    ],
    [
      0.001187,
      "t"
    ],
    [
      0.001194,
      "e"
    ],
    [
      0.001195,
      ":"
    ],
    [
      0.001188,
      " "
    ],
    [
      0.001200,
      " "
    ],
    [
      0.001178,
      " "
    ],
    [
      0.001086,
      " "
    ],
    [
      0.001069,
      "6"
    ],
    [
      0.001115,
      "M"
    ],
    [
      0.001082,
      "b"
    ],
    [
      0.001085,
      "p"
    ],
    [
      0.001119,
      "s"
    ],
    [
      0.001192,
      " "
    ],
    [
      0.001077,
      " "
    ],
    [
      0.001085,
      "a"
    ],
    [
      0.001121,
      "l"
    ],
    [
      0.001062,
      "l"
    ],
    [
      0.001075,
      ":"
    ],
    [
      0.001090,
      " "
    ],
    [
      0.001972,
      " "
    ],
    [
      0.000219,
      " "
    ],
    [
      0.002258,
      "14"
    ],
    [
      0.001060,
      "M"
    ],
    [
      0.001137,
      "b"
    ],
    [
      0.001191,
      "p"
    ],
    [
      0.001130,
      "s"
    ],
    [
      0.001098,
      "\r\n"
    ],
    [
      0.018878,
      "e"
    ],
    [
      0.003665,
      "r"
    ],
    [
      0.001989,
      "r"
    ],
    [
      0.000121,
      "="
    ],
    [
      0.001084,
      "0"
    ],
    [
      0.001078,
      "\t"
    ],
    [
      0.001146,
      "\t"
    ],
    [
      0.001156,
      "t"
    ],
    [
      0.001179,
      "o"
    ],
    [
      0.001137,
      "t"
    ],
    [
      0.001120,
      "a"
    ],
    [
      0.001159,
      "l"
    ],
    [
      0.001064,
      "="
    ],
    [
      0.001122,
      "0"
    ],
    [
      0.001141,
      "\r\n"
    ],
    [
      0.653816,
      "e"
    ],
    [
      0.003414,
      "r"
    ],
    [
      0.001068,
      "r"
    ],
    [
      0.001082,
      "="
    ],
    [
      0.001053,
      "0"
    ],
    [
      0.001064,
      "\t"
    ],
    [
      0.001087,
      "\t"
    ],
    [
      0.001094,
      "t"
    ],
    [
      0.001654,
      "o"
    ],
    [
      0.000431,
      "t"
    ],
    [
      0.001716,
      "a"
    ],
    [
      0.000486,
      "l"
    ],
    [
      0.001052,
      "="
    ],
    [
      0.001120,
      "0"
    ],
    [
      0.001088,
      "\r\n"
    ],
    [
      0.652536,
      "e"
    ],
    [
      0.003550,
      "r"
    ],
    [
      0.001077,
      "r"
    ],
    [
      0.001131,
      "="
    ],
    [
      0.001150,
      "0"
    ],
    [
      0.001100,
      "\t"
    ],
    [
      0.001123,
      "\t"
    ],
    [
      0.001697,
      "t"
    ],
    [
      0.000447,
      "o"
    ],
    [
      0.001755,
      "t"
    ],
    [
      0.000446,
      "a"
    ],
    [
      0.001119,
      "l"
    ],
    [
      0.001139,
      "="
    ],
    [
      0.001105,
      "0"
    ],
    [
      0.001125,
      "\r\n"
    ],
    [
      0.655730,
      "e"
    ],
    [
      0.003482,
      "r"
    ],
    [
      0.001048,
      "r"
    ],
    [
      0.001086,
      "="
    ],
    [
      0.001094,
      "0"
    ],
    [
      0.001091,
      "\t"
    ],
    [
      0.001087,
      "\t"
    ],
    [
      0.001076,
      "t"
    ],
    [
      0.001644,
      "o"
    ],
    [
      0.000546,
      "t"
    ],
    [
      0.001716,
      "a"
    ],
    [
      0.000460,
      "l"
    ],
    [
      0.001086,
      "="
    ],
    [
      0.001084,
      "0"
    ],
    [
      0.001039,
      "\r\n"
    ],
    [
      0.654004,
      "e"
    ],
    [
      0.003489,
      "r"
    ],
    [
      0.001067,
      "r"
    ],
    [
      0.001079,
      "="
    ],
    [
      0.001068,
      "0"
    ],
    [
      0.001084,
      "\t"
    ],
    [
      0.001072,
      "\t"
    ],
    [
      0.001091,
      "t"
    ],
    [
      0.001677,
      "o"
    ],
    [
      0.000438,
      "t"
    ],
    [
      0.001780,
      "a"
    ],
    [
      0.000445,
      "l"
    ],
    [
      0.001077,
      "="
    ],
    [
      0.001068,
      "0"
    ],
    [
      0.001066,
      "\r\n"
    ],
    [
      0.653091,
      "e"
    ],
    [
      0.003575,
      "r"
    ],
    [
      0.001072,
      "r"
    ],
    [
      0.001079,
      "="
    ],
    [
      0.001072,
      "0"
    ],
    [
      0.001068,
      "\t"
    ],
    [
      0.001090,
      "\t"
    ],
    [
      0.001665,
      "t"
    ],
    [
      0.001020,
      "o"
    ],
    [
      0.001741,
      "t"
    ],
    [
      0.000455,
      "a"
    ],
    [
      0.001111,
      "l"
    ],
    [
      0.001079,
      "="
    ],
    [
      0.001075,
      "0"
    ],
    [
      0.001107,
      "\r\n"
    ],
    [
      0.653810,
      "e"
    ],
    [
      0.003458,
      "r"
    ],
    [
      0.001079,
      "r"
    ],
    [
      0.001065,
      "="
    ],
    [
      0.001111,
      "0"
    ],
    [
      0.001080,
      "\t"
    ],
    [
      0.001072,
      "\t"
    ],
    [
      0.001075,
      "t"
    ],
    [
      0.001655,
      "o"
    ],
    [
      0.000423,
      "t"
    ],
    [
      0.001724,
      "a"
    ],
    [
      0.000475,
      "l"
    ],
    [
      0.001068,
      "="
    ],
    [
      0.001052,
      "0"
    ],
    [
      0.001091,
      "\r\n"
    ],
    [
      0.606547,
      "r"
    ],
    [
      0.014733,
      "e"
    ],
    [
      0.001159,
      "a"
    ],
    [
      0.001184,
      "d"
    ],
    [
      0.001181,
      ":"
    ],
    [
      0.001163,
      " "
    ],
    [
      0.001175,
      " "
    ],
    [
      0.001171,
      " "
    ],
    [
      0.001186,
      " "
    ],
    [
      0.001164,
      "7"
    ],
    [
      0.001152,
      "M"
    ],
    [
      0.001135,
      "b"
    ],
    [
      0.001567,
      "p"
    ],
    [
      0.000896,
      "s"
    ],
    [
      0.001306,
      " "
    ],
    [
      0.001266,
      " "
    ],
    [
      0.001217,
      "w"
    ],
    [
      0.001207,
      "r"
    ],
    [
      0.001180,
      "i"
    ],
    [
      0.001234,
      "t"
    ],
    [
      0.001214,
      "e"
    ],
    [
      0.001216,
      ":"
    ],
    [
      0.001189,
      " "
    ],
    [
      0.001180,
      " "
    ],
    [
      0.001177,
      " "
    ],
    [
      0.001243,
      " "
    ],
    [
      0.001204,
      "6"
    ],
    [
      0.001162,
      "M"
    ],
    [
      0.001214,
      "b"
    ],
    [
      0.001154,
      "p"
    ],
    [
      0.001100,
      "s"
    ],
    [
      0.001120,
      " "
    ],
    [
      0.001117,
      " "
    ],
    [
      0.001105,
      "a"
    ],
    [
      0.001077,
      "l"
    ],
    [
      0.001138,
      "l"
    ],
    [
      0.001104,
      ":"
    ],
    [
      0.001106,
      " "
    ],
    [
      0.001131,
      " "
    ],
    [
      0.001043,
      " "
    ],
    [
      0.001137,
      "1"
    ],
    [
      0.001130,
      "3"
    ],
    [
      0.001201,
      "M"
    ],
    [
      0.001136,
      "b"
    ],
    [
      0.001178,
      "p"
    ],
    [
      0.001067,
      "s"
    ],
    [
      0.001104,
      "\r\n"
    ],
    [
      0.019147,
      "e"
    ],
    [
      0.003605,
      "r"
    ],
    [
      0.002047,
      "r"
    ],
    [
      0.000068,
      "="
    ],
    [
      0.001104,
      "0"
    ],
    [
      0.001149,
      "\t"
    ],
    [
      0.001178,
      "\t"
    ],
    [
      0.001145,
      "t"
    ],
    [
      0.001111,
      "o"
    ],
    [
      0.001115,
      "t"
    ],
    [
      0.001113,
      "a"
    ],
    [
      0.001163,
      "l"
    ],
    [
      0.001090,
      "="
    ],
    [
      0.001099,
      "0"
    ],
    [
      0.001129,
      "\r\n"
    ],
    [
      0.655483,
      "e"
    ],
    [
      0.003636,
      "r"
    ],
    [
      0.001105,
      "r"
    ],
    [
      0.001096,
      "="
    ],
    [
      0.001065,
      "0"
    ],
    [
      0.001067,
      "\t"
    ],
    [
      0.001063,
      "\t"
    ],
    [
      0.001671,
      "t"
    ],
    [
      0.000435,
      "o"
    ],
    [
      0.001763,
      "t"
    ],
    [
      0.000412,
      "a"
    ],
    [
      0.001081,
      "l"
    ],
    [
      0.001124,
      "="
    ],
    [
      0.001134,
      "0"
    ],
    [
      0.001114,
      "\r\n"
    ],
    [
      0.654653,
      "e"
    ],
    [
      0.003623,
      "r"
    ],
    [
      0.001095,
      "r"
    ],
    [
      0.001109,
      "="
    ],
    [
      0.001108,
      "0"
    ],
    [
      0.001059,
      "\t"
    ],
    [
      0.001079,
      "\t"
    ],
    [
      0.001654,
      "t"
    ],
    [
      0.000428,
      "o"
    ],
    [
      0.001738,
      "t"
    ],
    [
      0.000441,
      "a"
    ],
    [
      0.001104,
      "l"
    ],
    [
      0.001130,
      "="
    ],
    [
      0.001078,
      "0"
    ],
    [
      0.001067,
      "\r\n"
    ],
    [
      0.652686,
      "e"
    ],
    [
      0.003475,
      "r"
    ],
    [
      0.001075,
      "r"
    ],
    [
      0.001058,
      "="
    ],
    [
      0.001073,
      "0"
    ],
    [
      0.001094,
      "\t"
    ],
    [
      0.001077,
      "\t"
    ],
    [
      0.001089,
      "t"
    ],
    [
      0.001664,
      "o"
    ],
    [
      0.000432,
      "t"
    ],
    [
      0.001794,
      "a"
    ],
    [
      0.000430,
      "l"
    ],
    [
      0.001074,
      "="
    ],
    [
      0.001086,
      "0"
    ],
    [
      0.001069,
      "\r\n"
    ],
    [
      0.654725,
      "e"
    ],
    [
      0.003516,
      "r"
    ],
    [
      0.001101,
      "r"
    ],
    [
      0.001065,
      "="
    ],
    [
      0.001095,
      "0"
    ],
    [
      0.001024,
      "\t"
    ],
    [
      0.001112,
      "\t"
    ],
    [
      0.001140,
      "t"
    ],
    [
      0.001017,
      "o"
    ],
    [
      0.001801,
      "t"
    ],
    [
      0.000482,
      "a"
    ],
    [
      0.001081,
      "l"
    ],
    [
      0.001140,
      "="
    ],
    [
      0.001096,
      "0"
    ],
    [
      0.001076,
      "\r\n"
    ],
    [
      0.657749,
      "e"
    ],
    [
      0.003435,
      "r"
    ],
    [
      0.001079,
      "r"
    ],
    [
      0.001068,
      "="
    ],
    [
      0.001063,
      "0"
    ],
    [
      0.001066,
      "\t"
    ],
    [
      0.001068,
      "\t"
    ],
    [
      0.001103,
      "t"
    ],
    [
      0.001679,
      "o"
    ],
    [
      0.000466,
      "t"
    ],
    [
      0.001743,
      "a"
    ],
    [
      0.000455,
      "l"
    ],
    [
      0.001089,
      "="
    ],
    [
      0.001067,
      "0"
    ],
    [
      0.001080,
      "\r\n"
    ],
    [
      0.652265,
      "e"
    ],
    [
      0.003561,
      "r"
    ],
    [
      0.001099,
      "r"
    ],
    [
      0.001116,
      "="
    ],
    [
      0.001074,
      "0"
    ],
    [
      0.001058,
      "\t"
    ],
    [
      0.001066,
      "\t"
    ],
    [
      0.001100,
      "t"
    ],
    [
      0.001140,
      "o"
    ],
    [
      0.001660,
      "t"
    ],
    [
      0.000606,
      "a"
    ],
    [
      0.001084,
      "l"
    ],
    [
      0.001150,
      "="
    ],
    [
      0.001095,
      "0"
    ],
    [
      0.001085,
      "\r\n"
    ],
    [
      0.604301,
      "r"
    ],
    [
      0.017130,
      "e"
    ],
    [
      0.001223,
      "a"
    ],
    [
      0.001176,
      "d"
    ],
    [
      0.001216,
      ":"
    ],
    [
      0.001211,
      " "
    ],
    [
      0.001212,
      " "
    ],
    [
      0.001245,
      " "
    ],
    [
      0.003492,
      " "
    ],
    [
      0.001307,
      "6"
    ],
    [
      0.001278,
      "M"
    ],
    [
      0.001251,
      "b"
    ],
    [
      0.001506,
      "p"
    ],
    [
      0.002055,
      "s"
    ],
    [
      0.001674,
      " "
    ],
    [
      0.001646,
      " "
    ],
    [
      0.001598,
      "w"
    ],
    [
      0.001691,
      "r"
    ],
    [
      0.001379,
      "i"
    ],
    [
      0.001384,
      "t"
    ],
    [
      0.001185,
      "e"
    ],
    [
      0.001189,
      ":"
    ],
    [
      0.001178,
      " "
    ],
    [
      0.001149,
      " "
    ],
    [
      0.001321,
      " "
    ],
    [
      0.001113,
      " "
    ],
    [
      0.001199,
      "8"
    ],
    [
      0.001179,
      "M"
    ],
    [
      0.001124,
      "b"
    ],
    [
      0.001104,
      "p"
    ],
    [
      0.001118,
      "s"
    ],
    [
      0.001655,
      " "
    ],
    [
      0.000644,
      " "
    ],
    [
      0.001308,
      "a"
    ],
    [
      0.001118,
      "l"
    ],
    [
      0.001177,
      "l"
    ],
    [
      0.001338,
      ":"
    ],
    [
      0.000804,
      " "
    ],
    [
      0.001145,
      " "
    ],
    [
      0.001075,
      " "
    ],
    [
      0.001142,
      "1"
    ],
    [
      0.001073,
      "4"
    ],
    [
      0.001323,
      "M"
    ],
    [
      0.001197,
      "b"
    ],
    [
      0.001063,
      "p"
    ],
    [
      0.001124,
      "s"
    ],
    [
      0.001084,
      "\r\n"
    ],
    [
      0.019841,
      "e"
    ],
    [
      0.003703,
      "r"
    ],
    [
      0.001127,
      "r"
    ],
    [
      0.001749,
      "="
    ],
    [
      0.000736,
      "0"
    ],
    [
      0.001171,
      "\t"
    ],
    [
      0.001118,
      "\t"
    ],
    [
      0.001127,
      "t"
    ],
    [
      0.001084,
      "o"
    ],
    [
      0.001072,
      "t"
    ],
    [
      0.001146,
      "a"
    ],
    [
      0.001359,
      "l"
    ],
    [
      0.001081,
      "="
    ],
    [
      0.001116,
      "0"
    ],
    [
      0.001150,
      "\r\n"
    ],
    [
      0.666593,
      "e"
    ],
    [
      0.003422,
      "r"
    ],
    [
      0.001192,
      "r"
    ],
    [
      0.001105,
      "="
    ],
    [
      0.001137,
      "0"
    ],
    [
      0.001112,
      "\t"
    ],
    [
      0.001116,
      "\t"
    ],
    [
      0.001680,
      "t"
    ],
    [
      0.000494,
      "o"
    ],
    [
      0.001682,
      "t"
    ],
    [
      0.000495,
      "a"
    ],
    [
      0.001119,
      "l"
    ],
    [
      0.001129,
      "="
    ],
    [
      0.001075,
      "0"
    ],
    [
      0.001101,
      "\r\n"
    ],
    [
      0.659103,
      "e"
    ],
    [
      0.003638,
      "r"
    ],
    [
      0.001111,
      "r"
    ],
    [
      0.001103,
      "="
    ],
    [
      0.001121,
      "0"
    ],
    [
      0.001102,
      "\t"
    ],
    [
      0.001097,
      "\t"
    ],
    [
      0.001648,
      "t"
    ],
    [
      0.000445,
      "o"
    ],
    [
      0.001717,
      "t"
    ],
    [
      0.000463,
      "a"
    ],
    [
      0.001109,
      "l"
    ],
    [
      0.001076,
      "="
    ],
    [
      0.001101,
      "0"
    ],
    [
      0.001091,
      "\r\n"
    ],
    [
      0.621005,
      "\r\n"
    ],
    [
      0.000005,
      "average speed: 0.197 MHz\n"
    ],
    [
      0.001362,
      "\r"
    ],
    [
      0.016733,
      "Sun Mar 29 14:08:41 2015 TUN/TAP device tap0 opened"
    ],
    [
      0.000083,
      "\r\n"
    ],
    [
      0.015698,
      "Sun Mar 29 14:08:41 2015 Persist state set to: OFF"
    ],
    [
      0.000070,
      "\r\n"
    ],
    [
      0.113584,
      "\u001b]0;florent@localhost:/home/florent/dev/m-labs/misoc\u0007\u001b]7;file://localhost.localdomain/home/florent/dev/m-labs/misoc\u0007"
    ],
    [
      0.002419,
      "[root@localhost misoc]# "
    ],
    [
      6.622102,
      "exit\r\n"
    ]
  ]
}