#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jan  4 11:52:09 2017
# Process ID: 7076
# Current directory: /home/gian/pulp/nuraghe/fpga/ips/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp.runs/xilinx_l2_mem_8192x64_dp_synth_1
# Command line: vivado -log xilinx_l2_mem_8192x64_dp.vds -mode batch -messageDb vivado.pb -notrace -source xilinx_l2_mem_8192x64_dp.tcl
# Log file: /home/gian/pulp/nuraghe/fpga/ips/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp.runs/xilinx_l2_mem_8192x64_dp_synth_1/xilinx_l2_mem_8192x64_dp.vds
# Journal file: /home/gian/pulp/nuraghe/fpga/ips/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp.runs/xilinx_l2_mem_8192x64_dp_synth_1/vivado.jou
#-----------------------------------------------------------
source xilinx_l2_mem_8192x64_dp.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/data/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'xilinx_l2_mem_8192x64_dp' generated file not found '/home/gian/pulp/nuraghe/fpga/ips/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp.srcs/sources_1/ip/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xilinx_l2_mem_8192x64_dp' generated file not found '/home/gian/pulp/nuraghe/fpga/ips/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp.srcs/sources_1/ip/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xilinx_l2_mem_8192x64_dp' generated file not found '/home/gian/pulp/nuraghe/fpga/ips/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp.srcs/sources_1/ip/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xilinx_l2_mem_8192x64_dp' generated file not found '/home/gian/pulp/nuraghe/fpga/ips/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp.srcs/sources_1/ip/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xilinx_l2_mem_8192x64_dp' generated file not found '/home/gian/pulp/nuraghe/fpga/ips/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp.srcs/sources_1/ip/xilinx_l2_mem_8192x64_dp/xilinx_l2_mem_8192x64_dp_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top xilinx_l2_mem_8192x64_dp -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
