-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cutVLAN is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    p_in_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    p_in_TVALID : IN STD_LOGIC;
    p_in_TREADY : OUT STD_LOGIC;
    p_in_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    p_in_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
    p_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    p_out_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    p_out_TVALID : OUT STD_LOGIC;
    p_out_TREADY : IN STD_LOGIC;
    p_out_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of cutVLAN is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cutVLAN_cutVLAN,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.546000,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1812,HLS_SYN_LUT=312,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv2_0_1 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_0_2 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_0_3 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv16_81 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000001";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv60_FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (59 downto 0) := "111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal current_stream : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dataholder_V : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal cutpacket_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal leftbyteskeep : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    signal p_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal current_stream_load_reg_502 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_vld_reg_533 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_542 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_2_reg_537 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal current_stream_load_reg_502_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_vld_reg_533_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_542_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_2_reg_537_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_vld8_reg_510 : STD_LOGIC_VECTOR (0 downto 0);
    signal cutpacket_V_load_reg_506 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_vld8_reg_510_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cutpacket_V_load_reg_506_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_266 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op68_write_state2 : BOOLEAN;
    signal ap_predicate_op77_write_state2 : BOOLEAN;
    signal ap_predicate_op83_write_state2 : BOOLEAN;
    signal ap_predicate_op90_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_predicate_op97_write_state3 : BOOLEAN;
    signal ap_predicate_op98_write_state3 : BOOLEAN;
    signal ap_predicate_op100_write_state3 : BOOLEAN;
    signal ap_predicate_op101_write_state3 : BOOLEAN;
    signal regslice_both_p_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal current_stream_load_load_fu_282_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal reg_271 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_277 : STD_LOGIC_VECTOR (63 downto 0);
    signal cutpacket_V_load_load_fu_286_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_236_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_252_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_514 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln232_fu_296_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln1073_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_524 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln232_1_fu_332_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln1065_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_403_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln13_fu_434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_s_fu_467_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln1715_fu_491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_dataholder_V_new_2_phi_fu_141_p6 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_phi_reg_pp0_iter0_dataholder_V_new_2_reg_138 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_phi_mux_temp_p_keep_V_phi_fu_154_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_2_fu_421_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_149 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_temp_p_last_V_phi_fu_170_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_p_last_V_reg_165 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_p_last_V_reg_165 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_dataholder_V_flag_5_phi_fu_187_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_dataholder_V_flag_5_reg_183 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_dataholder_V_flag_5_reg_183 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_dataholder_V_new_5_phi_fu_214_p14 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_phi_reg_pp0_iter1_dataholder_V_new_5_reg_210 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_nbread_fu_108_p5_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_256_p4 : STD_LOGIC_VECTOR (479 downto 0);
    signal tmp_1_fu_300_p4 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_fu_354_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln674_1_fu_399_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln674_2_fu_417_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_449_p4 : STD_LOGIC_VECTOR (383 downto 0);
    signal trunc_ln674_fu_445_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_2_fu_459_p3 : STD_LOGIC_VECTOR (479 downto 0);
    signal r_V_fu_481_p4 : STD_LOGIC_VECTOR (59 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_p_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal p_in_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal p_in_TVALID_int_regslice : STD_LOGIC;
    signal p_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_p_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_p_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal p_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_p_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_p_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal p_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_p_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_p_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal p_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_p_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_in_V_last_V_U_ack_in : STD_LOGIC;
    signal p_out_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal p_out_TVALID_int_regslice : STD_LOGIC;
    signal p_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_p_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal p_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_p_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_p_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal p_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_p_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_p_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_p_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal p_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_p_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_p_out_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_condition_236 : BOOLEAN;
    signal ap_condition_226 : BOOLEAN;
    signal ap_condition_189 : BOOLEAN;
    signal ap_condition_629 : BOOLEAN;
    signal ap_condition_633 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component cutVLAN_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_p_in_V_data_V_U : component cutVLAN_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_in_TDATA,
        vld_in => p_in_TVALID,
        ack_in => regslice_both_p_in_V_data_V_U_ack_in,
        data_out => p_in_TDATA_int_regslice,
        vld_out => p_in_TVALID_int_regslice,
        ack_out => p_in_TREADY_int_regslice,
        apdone_blk => regslice_both_p_in_V_data_V_U_apdone_blk);

    regslice_both_p_in_V_keep_V_U : component cutVLAN_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_in_TKEEP,
        vld_in => p_in_TVALID,
        ack_in => regslice_both_p_in_V_keep_V_U_ack_in,
        data_out => p_in_TKEEP_int_regslice,
        vld_out => regslice_both_p_in_V_keep_V_U_vld_out,
        ack_out => p_in_TREADY_int_regslice,
        apdone_blk => regslice_both_p_in_V_keep_V_U_apdone_blk);

    regslice_both_p_in_V_strb_V_U : component cutVLAN_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_in_TSTRB,
        vld_in => p_in_TVALID,
        ack_in => regslice_both_p_in_V_strb_V_U_ack_in,
        data_out => p_in_TSTRB_int_regslice,
        vld_out => regslice_both_p_in_V_strb_V_U_vld_out,
        ack_out => p_in_TREADY_int_regslice,
        apdone_blk => regslice_both_p_in_V_strb_V_U_apdone_blk);

    regslice_both_p_in_V_last_V_U : component cutVLAN_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_in_TLAST,
        vld_in => p_in_TVALID,
        ack_in => regslice_both_p_in_V_last_V_U_ack_in,
        data_out => p_in_TLAST_int_regslice,
        vld_out => regslice_both_p_in_V_last_V_U_vld_out,
        ack_out => p_in_TREADY_int_regslice,
        apdone_blk => regslice_both_p_in_V_last_V_U_apdone_blk);

    regslice_both_p_out_V_data_V_U : component cutVLAN_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_out_TDATA_int_regslice,
        vld_in => p_out_TVALID_int_regslice,
        ack_in => p_out_TREADY_int_regslice,
        data_out => p_out_TDATA,
        vld_out => regslice_both_p_out_V_data_V_U_vld_out,
        ack_out => p_out_TREADY,
        apdone_blk => regslice_both_p_out_V_data_V_U_apdone_blk);

    regslice_both_p_out_V_keep_V_U : component cutVLAN_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_out_TKEEP_int_regslice,
        vld_in => p_out_TVALID_int_regslice,
        ack_in => regslice_both_p_out_V_keep_V_U_ack_in_dummy,
        data_out => p_out_TKEEP,
        vld_out => regslice_both_p_out_V_keep_V_U_vld_out,
        ack_out => p_out_TREADY,
        apdone_blk => regslice_both_p_out_V_keep_V_U_apdone_blk);

    regslice_both_p_out_V_strb_V_U : component cutVLAN_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_out_TSTRB_int_regslice,
        vld_in => p_out_TVALID_int_regslice,
        ack_in => regslice_both_p_out_V_strb_V_U_ack_in_dummy,
        data_out => p_out_TSTRB,
        vld_out => regslice_both_p_out_V_strb_V_U_vld_out,
        ack_out => p_out_TREADY,
        apdone_blk => regslice_both_p_out_V_strb_V_U_apdone_blk);

    regslice_both_p_out_V_last_V_U : component cutVLAN_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_out_TLAST_int_regslice,
        vld_in => p_out_TVALID_int_regslice,
        ack_in => regslice_both_p_out_V_last_V_U_ack_in_dummy,
        data_out => p_out_TLAST,
        vld_out => regslice_both_p_out_V_last_V_U_vld_out,
        ack_out => p_out_TREADY,
        apdone_blk => regslice_both_p_out_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_dataholder_V_flag_5_reg_183_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1065_fu_364_p2 = ap_const_lv1_0) and (grp_fu_236_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or (not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_236_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_236_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_236_p1 = ap_const_lv1_1) and (cutpacket_V_load_load_fu_286_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_dataholder_V_flag_5_reg_183 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_dataholder_V_flag_5_reg_183 <= ap_phi_reg_pp0_iter0_dataholder_V_flag_5_reg_183;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_189)) then
                if ((ap_const_boolean_1 = ap_condition_226)) then 
                    ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138 <= zext_ln232_fu_296_p1;
                elsif ((ap_const_boolean_1 = ap_condition_236)) then 
                    ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138 <= zext_ln232_1_fu_332_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138 <= ap_phi_reg_pp0_iter0_dataholder_V_new_2_reg_138;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_189)) then
                if ((ap_const_boolean_1 = ap_condition_226)) then 
                    ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149 <= p_in_TKEEP_int_regslice;
                elsif ((ap_const_boolean_1 = ap_condition_236)) then 
                    ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149 <= ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_149;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_p_last_V_reg_165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_fu_310_p2 = ap_const_lv1_0) and (grp_fu_252_p1 = ap_const_lv1_1) and (grp_fu_236_p1 = ap_const_lv1_1) and (cutpacket_V_load_load_fu_286_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_252_p1 = ap_const_lv1_0) and (grp_fu_236_p1 = ap_const_lv1_1) and (cutpacket_V_load_load_fu_286_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_temp_p_last_V_reg_165 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_temp_p_last_V_reg_165 <= ap_phi_reg_pp0_iter0_temp_p_last_V_reg_165;
            end if; 
        end if;
    end process;

    current_stream_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1065_fu_364_p2 = ap_const_lv1_1) and (grp_fu_252_p1 = ap_const_lv1_0) and (grp_fu_236_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or (not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1065_fu_364_p2 = ap_const_lv1_0) and (grp_fu_252_p1 = ap_const_lv1_0) and (grp_fu_236_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) then 
                current_stream <= ap_const_lv2_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1))) then 
                current_stream <= ap_const_lv2_0_3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_fu_310_p2 = ap_const_lv1_1) and (grp_fu_252_p1 = ap_const_lv1_1) and (grp_fu_236_p1 = ap_const_lv1_1) and (cutpacket_V_load_load_fu_286_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                current_stream <= ap_const_lv2_0_2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_fu_310_p2 = ap_const_lv1_0) and (grp_fu_252_p1 = ap_const_lv1_1) and (grp_fu_236_p1 = ap_const_lv1_1) and (cutpacket_V_load_load_fu_286_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                current_stream <= ap_const_lv2_2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_252_p1 = ap_const_lv1_1) and (grp_fu_236_p1 = ap_const_lv1_1) and (cutpacket_V_load_load_fu_286_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                current_stream <= ap_const_lv2_0_1;
            end if; 
        end if;
    end process;

    cutpacket_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_629)) then
                if ((icmp_ln1065_fu_364_p2 = ap_const_lv1_1)) then 
                    cutpacket_V <= ap_const_lv1_1;
                elsif ((icmp_ln1065_fu_364_p2 = ap_const_lv1_0)) then 
                    cutpacket_V <= ap_const_lv1_0;
                end if;
            end if; 
        end if;
    end process;

    leftbyteskeep_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_const_boolean_1 = ap_condition_633)) then 
                    leftbyteskeep <= p_in_TKEEP_int_regslice(63 downto 4);
                elsif (((current_stream_load_reg_502 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    leftbyteskeep <= ap_const_lv60_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                current_stream_load_reg_502 <= current_stream;
                current_stream_load_reg_502_pp0_iter1_reg <= current_stream_load_reg_502;
                cutpacket_V_load_reg_506 <= cutpacket_V;
                cutpacket_V_load_reg_506_pp0_iter1_reg <= cutpacket_V_load_reg_506;
                icmp_ln1065_reg_542_pp0_iter1_reg <= icmp_ln1065_reg_542;
                p_vld8_reg_510_pp0_iter1_reg <= p_vld8_reg_510;
                p_vld_reg_533_pp0_iter1_reg <= p_vld_reg_533;
                tmp_last_V_2_reg_537_pp0_iter1_reg <= tmp_last_V_2_reg_537;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_dataholder_V_flag_5_phi_fu_187_p14 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                dataholder_V <= ap_phi_mux_dataholder_V_new_5_phi_fu_214_p14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_236_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1065_reg_542 <= icmp_ln1065_fu_364_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_252_p1 = ap_const_lv1_1) and (grp_fu_236_p1 = ap_const_lv1_1) and (cutpacket_V_load_load_fu_286_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1))) then
                icmp_ln1073_reg_524 <= icmp_ln1073_fu_310_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1))) then
                p_vld8_reg_510 <= grp_nbread_fu_108_p5_0;
                tmp_last_V_reg_514 <= p_in_TLAST_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then
                p_vld_reg_533 <= grp_nbread_fu_108_p5_0;
                tmp_last_V_2_reg_537 <= p_in_TLAST_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_266 <= p_in_TDATA_int_regslice;
                reg_271 <= p_in_TKEEP_int_regslice;
                reg_277 <= p_in_TSTRB_int_regslice;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, current_stream_load_reg_502, ap_enable_reg_pp0_iter2, current_stream_load_reg_502_pp0_iter1_reg, ap_predicate_op68_write_state2, ap_predicate_op77_write_state2, ap_predicate_op83_write_state2, ap_predicate_op90_write_state2, ap_predicate_op97_write_state3, ap_predicate_op98_write_state3, ap_predicate_op100_write_state3, ap_predicate_op101_write_state3, regslice_both_p_out_V_data_V_U_apdone_blk, p_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_p_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_2) and (p_out_TREADY_int_regslice = ap_const_logic_0)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op101_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op100_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op97_write_state3 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_out_TREADY_int_regslice = ap_const_logic_0) and (current_stream_load_reg_502 = ap_const_lv2_2)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op90_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, current_stream_load_reg_502, ap_enable_reg_pp0_iter2, current_stream_load_reg_502_pp0_iter1_reg, ap_predicate_op68_write_state2, ap_predicate_op77_write_state2, ap_predicate_op83_write_state2, ap_predicate_op90_write_state2, ap_block_state2_io, ap_predicate_op97_write_state3, ap_predicate_op98_write_state3, ap_predicate_op100_write_state3, ap_predicate_op101_write_state3, regslice_both_p_out_V_data_V_U_apdone_blk, ap_block_state3_io, p_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_p_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_2) and (p_out_TREADY_int_regslice = ap_const_logic_0)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op101_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op100_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op97_write_state3 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (current_stream_load_reg_502 = ap_const_lv2_2)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op90_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, current_stream_load_reg_502, ap_enable_reg_pp0_iter2, current_stream_load_reg_502_pp0_iter1_reg, ap_predicate_op68_write_state2, ap_predicate_op77_write_state2, ap_predicate_op83_write_state2, ap_predicate_op90_write_state2, ap_block_state2_io, ap_predicate_op97_write_state3, ap_predicate_op98_write_state3, ap_predicate_op100_write_state3, ap_predicate_op101_write_state3, regslice_both_p_out_V_data_V_U_apdone_blk, ap_block_state3_io, p_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_p_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_2) and (p_out_TREADY_int_regslice = ap_const_logic_0)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op101_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op100_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op97_write_state3 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (current_stream_load_reg_502 = ap_const_lv2_2)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op90_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(current_stream_load_reg_502, ap_predicate_op68_write_state2, ap_predicate_op77_write_state2, ap_predicate_op83_write_state2, ap_predicate_op90_write_state2, p_out_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((p_out_TREADY_int_regslice = ap_const_logic_0) and (current_stream_load_reg_502 = ap_const_lv2_2)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op90_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(current_stream_load_reg_502, ap_predicate_op68_write_state2, ap_predicate_op77_write_state2, ap_predicate_op83_write_state2, ap_predicate_op90_write_state2, p_out_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((p_out_TREADY_int_regslice = ap_const_logic_0) and (current_stream_load_reg_502 = ap_const_lv2_2)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op90_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state3_io_assign_proc : process(current_stream_load_reg_502_pp0_iter1_reg, ap_predicate_op97_write_state3, ap_predicate_op98_write_state3, ap_predicate_op100_write_state3, ap_predicate_op101_write_state3, p_out_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_2) and (p_out_TREADY_int_regslice = ap_const_logic_0)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op101_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op100_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op97_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(current_stream_load_reg_502_pp0_iter1_reg, ap_predicate_op97_write_state3, ap_predicate_op98_write_state3, ap_predicate_op100_write_state3, ap_predicate_op101_write_state3, regslice_both_p_out_V_data_V_U_apdone_blk, p_out_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_p_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_2) and (p_out_TREADY_int_regslice = ap_const_logic_0)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op101_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op100_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state3 = ap_const_boolean_1)) or ((p_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op97_write_state3 = ap_const_boolean_1)));
    end process;


    ap_condition_189_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_189 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1));
    end process;


    ap_condition_226_assign_proc : process(current_stream_load_load_fu_282_p1, cutpacket_V_load_load_fu_286_p1, grp_fu_236_p1, grp_fu_252_p1)
    begin
                ap_condition_226 <= ((grp_fu_252_p1 = ap_const_lv1_0) and (grp_fu_236_p1 = ap_const_lv1_1) and (cutpacket_V_load_load_fu_286_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1));
    end process;


    ap_condition_236_assign_proc : process(current_stream_load_load_fu_282_p1, cutpacket_V_load_load_fu_286_p1, grp_fu_236_p1, grp_fu_252_p1, icmp_ln1073_fu_310_p2)
    begin
                ap_condition_236 <= ((icmp_ln1073_fu_310_p2 = ap_const_lv1_0) and (grp_fu_252_p1 = ap_const_lv1_1) and (grp_fu_236_p1 = ap_const_lv1_1) and (cutpacket_V_load_load_fu_286_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1));
    end process;


    ap_condition_629_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, current_stream_load_load_fu_282_p1, grp_fu_236_p1, grp_fu_252_p1)
    begin
                ap_condition_629 <= (not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_fu_252_p1 = ap_const_lv1_0) and (grp_fu_236_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1));
    end process;


    ap_condition_633_assign_proc : process(current_stream_load_load_fu_282_p1, cutpacket_V_load_load_fu_286_p1, grp_fu_236_p1, grp_fu_252_p1, icmp_ln1073_fu_310_p2)
    begin
                ap_condition_633 <= ((icmp_ln1073_fu_310_p2 = ap_const_lv1_0) and (grp_fu_252_p1 = ap_const_lv1_1) and (grp_fu_236_p1 = ap_const_lv1_1) and (cutpacket_V_load_load_fu_286_p1 = ap_const_lv1_1) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_dataholder_V_flag_5_phi_fu_187_p14_assign_proc : process(current_stream_load_reg_502, p_vld_reg_533, icmp_ln1065_reg_542, p_vld8_reg_510, cutpacket_V_load_reg_506, ap_phi_reg_pp0_iter1_dataholder_V_flag_5_reg_183)
    begin
        if ((((cutpacket_V_load_reg_506 = ap_const_lv1_1) and (p_vld8_reg_510 = ap_const_lv1_1) and (current_stream_load_reg_502 = ap_const_lv2_1)) or (not((current_stream_load_reg_502 = ap_const_lv2_1)) and not((current_stream_load_reg_502 = ap_const_lv2_2)) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (p_vld_reg_533 = ap_const_lv1_1)))) then 
            ap_phi_mux_dataholder_V_flag_5_phi_fu_187_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_dataholder_V_flag_5_phi_fu_187_p14 <= ap_phi_reg_pp0_iter1_dataholder_V_flag_5_reg_183;
        end if; 
    end process;


    ap_phi_mux_dataholder_V_new_2_phi_fu_141_p6_assign_proc : process(current_stream_load_reg_502, p_vld8_reg_510, cutpacket_V_load_reg_506, tmp_last_V_reg_514, icmp_ln1073_reg_524, p_Result_1_fu_403_p5, ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138)
    begin
        if (((cutpacket_V_load_reg_506 = ap_const_lv1_1) and (p_vld8_reg_510 = ap_const_lv1_1) and (current_stream_load_reg_502 = ap_const_lv2_1) and (icmp_ln1073_reg_524 = ap_const_lv1_1) and (tmp_last_V_reg_514 = ap_const_lv1_1))) then 
            ap_phi_mux_dataholder_V_new_2_phi_fu_141_p6 <= p_Result_1_fu_403_p5;
        else 
            ap_phi_mux_dataholder_V_new_2_phi_fu_141_p6 <= ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138;
        end if; 
    end process;


    ap_phi_mux_dataholder_V_new_5_phi_fu_214_p14_assign_proc : process(current_stream_load_reg_502, p_vld_reg_533, icmp_ln1065_reg_542, p_vld8_reg_510, cutpacket_V_load_reg_506, p_Result_s_fu_467_p5, ap_phi_mux_dataholder_V_new_2_phi_fu_141_p6, ap_phi_reg_pp0_iter1_dataholder_V_new_5_reg_210)
    begin
        if (((cutpacket_V_load_reg_506 = ap_const_lv1_1) and (p_vld8_reg_510 = ap_const_lv1_1) and (current_stream_load_reg_502 = ap_const_lv2_1))) then 
            ap_phi_mux_dataholder_V_new_5_phi_fu_214_p14 <= ap_phi_mux_dataholder_V_new_2_phi_fu_141_p6;
        elsif ((not((current_stream_load_reg_502 = ap_const_lv2_1)) and not((current_stream_load_reg_502 = ap_const_lv2_2)) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (p_vld_reg_533 = ap_const_lv1_1))) then 
            ap_phi_mux_dataholder_V_new_5_phi_fu_214_p14 <= p_Result_s_fu_467_p5;
        else 
            ap_phi_mux_dataholder_V_new_5_phi_fu_214_p14 <= ap_phi_reg_pp0_iter1_dataholder_V_new_5_reg_210;
        end if; 
    end process;


    ap_phi_mux_temp_p_keep_V_phi_fu_154_p6_assign_proc : process(current_stream_load_reg_502, p_vld8_reg_510, cutpacket_V_load_reg_506, tmp_last_V_reg_514, icmp_ln1073_reg_524, p_Result_2_fu_421_p3, ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149)
    begin
        if (((cutpacket_V_load_reg_506 = ap_const_lv1_1) and (p_vld8_reg_510 = ap_const_lv1_1) and (current_stream_load_reg_502 = ap_const_lv2_1) and (icmp_ln1073_reg_524 = ap_const_lv1_1) and (tmp_last_V_reg_514 = ap_const_lv1_1))) then 
            ap_phi_mux_temp_p_keep_V_phi_fu_154_p6 <= p_Result_2_fu_421_p3;
        else 
            ap_phi_mux_temp_p_keep_V_phi_fu_154_p6 <= ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149;
        end if; 
    end process;


    ap_phi_mux_temp_p_last_V_phi_fu_170_p6_assign_proc : process(current_stream_load_reg_502, p_vld8_reg_510, cutpacket_V_load_reg_506, tmp_last_V_reg_514, icmp_ln1073_reg_524, ap_phi_reg_pp0_iter1_temp_p_last_V_reg_165)
    begin
        if (((cutpacket_V_load_reg_506 = ap_const_lv1_1) and (p_vld8_reg_510 = ap_const_lv1_1) and (current_stream_load_reg_502 = ap_const_lv2_1) and (icmp_ln1073_reg_524 = ap_const_lv1_1) and (tmp_last_V_reg_514 = ap_const_lv1_1))) then 
            ap_phi_mux_temp_p_last_V_phi_fu_170_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_temp_p_last_V_phi_fu_170_p6 <= ap_phi_reg_pp0_iter1_temp_p_last_V_reg_165;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_dataholder_V_flag_5_reg_183 <= "X";
    ap_phi_reg_pp0_iter0_dataholder_V_new_2_reg_138 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_149 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_p_last_V_reg_165 <= "X";
    ap_phi_reg_pp0_iter1_dataholder_V_new_5_reg_210 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op100_write_state3_assign_proc : process(current_stream_load_reg_502_pp0_iter1_reg, p_vld_reg_533_pp0_iter1_reg, icmp_ln1065_reg_542_pp0_iter1_reg)
    begin
                ap_predicate_op100_write_state3 <= (not((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_1)) and not((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_2)) and (icmp_ln1065_reg_542_pp0_iter1_reg = ap_const_lv1_0) and (p_vld_reg_533_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op101_write_state3_assign_proc : process(current_stream_load_reg_502_pp0_iter1_reg, p_vld_reg_533_pp0_iter1_reg, icmp_ln1065_reg_542_pp0_iter1_reg, tmp_last_V_2_reg_537_pp0_iter1_reg)
    begin
                ap_predicate_op101_write_state3 <= (not((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_1)) and not((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_2)) and (tmp_last_V_2_reg_537_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1065_reg_542_pp0_iter1_reg = ap_const_lv1_1) and (p_vld_reg_533_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op68_write_state2_assign_proc : process(current_stream_load_reg_502, p_vld8_reg_510, cutpacket_V_load_reg_506)
    begin
                ap_predicate_op68_write_state2 <= ((cutpacket_V_load_reg_506 = ap_const_lv1_0) and (p_vld8_reg_510 = ap_const_lv1_1) and (current_stream_load_reg_502 = ap_const_lv2_1));
    end process;


    ap_predicate_op77_write_state2_assign_proc : process(current_stream_load_reg_502, p_vld8_reg_510, cutpacket_V_load_reg_506)
    begin
                ap_predicate_op77_write_state2 <= ((cutpacket_V_load_reg_506 = ap_const_lv1_1) and (p_vld8_reg_510 = ap_const_lv1_1) and (current_stream_load_reg_502 = ap_const_lv2_1));
    end process;


    ap_predicate_op83_write_state2_assign_proc : process(current_stream_load_reg_502, p_vld_reg_533, icmp_ln1065_reg_542)
    begin
                ap_predicate_op83_write_state2 <= (not((current_stream_load_reg_502 = ap_const_lv2_1)) and not((current_stream_load_reg_502 = ap_const_lv2_2)) and (icmp_ln1065_reg_542 = ap_const_lv1_0) and (p_vld_reg_533 = ap_const_lv1_1));
    end process;


    ap_predicate_op90_write_state2_assign_proc : process(current_stream_load_reg_502, p_vld_reg_533, icmp_ln1065_reg_542, tmp_last_V_2_reg_537)
    begin
                ap_predicate_op90_write_state2 <= (not((current_stream_load_reg_502 = ap_const_lv2_1)) and not((current_stream_load_reg_502 = ap_const_lv2_2)) and (tmp_last_V_2_reg_537 = ap_const_lv1_1) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (p_vld_reg_533 = ap_const_lv1_1));
    end process;


    ap_predicate_op97_write_state3_assign_proc : process(current_stream_load_reg_502_pp0_iter1_reg, p_vld8_reg_510_pp0_iter1_reg, cutpacket_V_load_reg_506_pp0_iter1_reg)
    begin
                ap_predicate_op97_write_state3 <= ((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_1) and (cutpacket_V_load_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (p_vld8_reg_510_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op98_write_state3_assign_proc : process(current_stream_load_reg_502_pp0_iter1_reg, p_vld8_reg_510_pp0_iter1_reg, cutpacket_V_load_reg_506_pp0_iter1_reg)
    begin
                ap_predicate_op98_write_state3 <= ((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_1) and (cutpacket_V_load_reg_506_pp0_iter1_reg = ap_const_lv1_1) and (p_vld8_reg_510_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    current_stream_load_load_fu_282_p1 <= current_stream;
    cutpacket_V_load_load_fu_286_p1 <= cutpacket_V;
    grp_fu_236_p1 <= grp_nbread_fu_108_p5_0;
    grp_fu_252_p1 <= p_in_TLAST_int_regslice;
    grp_fu_256_p4 <= p_in_TDATA_int_regslice(511 downto 32);
    grp_nbread_fu_108_p5_0 <= (0=>(p_in_TVALID_int_regslice), others=>'-');
    icmp_ln1065_fu_364_p2 <= "1" when (tmp_fu_354_p4 = ap_const_lv16_81) else "0";
    icmp_ln1073_fu_310_p2 <= "1" when (tmp_1_fu_300_p4 = ap_const_lv60_0) else "0";
    p_Result_1_fu_403_p5 <= (trunc_ln674_1_fu_399_p1 & dataholder_V(479 downto 0));
    p_Result_2_fu_421_p3 <= (trunc_ln674_2_fu_417_p1 & ap_const_lv60_FFFFFFFFFFFFFFF);
    p_Result_s_fu_467_p5 <= (dataholder_V(511 downto 480) & tmp_2_fu_459_p3);
    p_in_TREADY <= regslice_both_p_in_V_data_V_U_ack_in;

    p_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, current_stream_load_load_fu_282_p1, p_in_TVALID_int_regslice)
    begin
        if (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((p_in_TVALID_int_regslice = ap_const_logic_1) and (((p_in_TVALID_int_regslice = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (current_stream_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1)) or (not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) or (not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) or (not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1)))) or (not((current_stream_load_load_fu_282_p1 = ap_const_lv2_2)) and not((current_stream_load_load_fu_282_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))))) then 
            p_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            p_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    p_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, current_stream_load_reg_502, p_vld_reg_533, icmp_ln1065_reg_542, tmp_last_V_2_reg_537, ap_enable_reg_pp0_iter2, current_stream_load_reg_502_pp0_iter1_reg, p_vld_reg_533_pp0_iter1_reg, icmp_ln1065_reg_542_pp0_iter1_reg, tmp_last_V_2_reg_537_pp0_iter1_reg, p_vld8_reg_510, cutpacket_V_load_reg_506, p_vld8_reg_510_pp0_iter1_reg, cutpacket_V_load_reg_506_pp0_iter1_reg, p_out_TREADY_int_regslice)
    begin
        if ((((cutpacket_V_load_reg_506 = ap_const_lv1_1) and (p_vld8_reg_510 = ap_const_lv1_1) and (current_stream_load_reg_502 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_1)) and not((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_2)) and (icmp_ln1065_reg_542_pp0_iter1_reg = ap_const_lv1_0) and (p_vld_reg_533_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_1)) and not((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_2)) and (tmp_last_V_2_reg_537_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1065_reg_542_pp0_iter1_reg = ap_const_lv1_1) and (p_vld_reg_533_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cutpacket_V_load_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (p_vld8_reg_510_pp0_iter1_reg = ap_const_lv1_1)) or ((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cutpacket_V_load_reg_506_pp0_iter1_reg = ap_const_lv1_1) and (p_vld8_reg_510_pp0_iter1_reg = ap_const_lv1_1)) or ((current_stream_load_reg_502_pp0_iter1_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((current_stream_load_reg_502 = ap_const_lv2_1)) and not((current_stream_load_reg_502 = ap_const_lv2_2)) and (icmp_ln1065_reg_542 = ap_const_lv1_0) and (p_vld_reg_533 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((current_stream_load_reg_502 = ap_const_lv2_1)) and not((current_stream_load_reg_502 = ap_const_lv2_2)) and (tmp_last_V_2_reg_537 = ap_const_lv1_1) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (p_vld_reg_533 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((current_stream_load_reg_502 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((cutpacket_V_load_reg_506 = ap_const_lv1_0) and (p_vld8_reg_510 = ap_const_lv1_1) and (current_stream_load_reg_502 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_out_TDATA_blk_n <= p_out_TREADY_int_regslice;
        else 
            p_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_out_TDATA_int_regslice_assign_proc : process(dataholder_V, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, current_stream_load_reg_502, reg_266, ap_predicate_op68_write_state2, ap_predicate_op77_write_state2, ap_predicate_op83_write_state2, ap_predicate_op90_write_state2, p_Result_1_fu_403_p5, p_Result_s_fu_467_p5, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op90_write_state2 = ap_const_boolean_1))) then 
            p_out_TDATA_int_regslice <= p_Result_s_fu_467_p5;
        elsif (((current_stream_load_reg_502 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out_TDATA_int_regslice <= dataholder_V;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1))) then 
            p_out_TDATA_int_regslice <= p_Result_1_fu_403_p5;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) then 
            p_out_TDATA_int_regslice <= reg_266;
        else 
            p_out_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_out_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, current_stream_load_reg_502, ap_predicate_op68_write_state2, ap_predicate_op77_write_state2, ap_predicate_op83_write_state2, ap_predicate_op90_write_state2, reg_271, zext_ln13_fu_434_p1, zext_ln1715_fu_491_p1, ap_phi_mux_temp_p_keep_V_phi_fu_154_p6, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op90_write_state2 = ap_const_boolean_1))) then 
            p_out_TKEEP_int_regslice <= zext_ln1715_fu_491_p1;
        elsif (((current_stream_load_reg_502 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out_TKEEP_int_regslice <= zext_ln13_fu_434_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1))) then 
            p_out_TKEEP_int_regslice <= ap_phi_mux_temp_p_keep_V_phi_fu_154_p6;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) then 
            p_out_TKEEP_int_regslice <= reg_271;
        else 
            p_out_TKEEP_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_out_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, current_stream_load_reg_502, tmp_last_V_2_reg_537, ap_predicate_op68_write_state2, ap_predicate_op77_write_state2, ap_predicate_op83_write_state2, ap_predicate_op90_write_state2, tmp_last_V_reg_514, ap_phi_mux_temp_p_last_V_phi_fu_170_p6, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1))) then 
            p_out_TLAST_int_regslice <= tmp_last_V_2_reg_537;
        elsif ((((current_stream_load_reg_502 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op90_write_state2 = ap_const_boolean_1)))) then 
            p_out_TLAST_int_regslice <= ap_const_lv1_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1))) then 
            p_out_TLAST_int_regslice <= ap_phi_mux_temp_p_last_V_phi_fu_170_p6;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1))) then 
            p_out_TLAST_int_regslice <= tmp_last_V_reg_514;
        else 
            p_out_TLAST_int_regslice <= "X";
        end if; 
    end process;


    p_out_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, current_stream_load_reg_502, ap_predicate_op68_write_state2, ap_predicate_op77_write_state2, ap_predicate_op83_write_state2, ap_predicate_op90_write_state2, reg_277, ap_block_pp0_stage0_01001)
    begin
        if (((current_stream_load_reg_502 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out_TSTRB_int_regslice <= ap_const_lv64_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op90_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) then 
            p_out_TSTRB_int_regslice <= reg_277;
        else 
            p_out_TSTRB_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_out_TVALID <= regslice_both_p_out_V_data_V_U_vld_out;

    p_out_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, current_stream_load_reg_502, ap_predicate_op68_write_state2, ap_predicate_op77_write_state2, ap_predicate_op83_write_state2, ap_predicate_op90_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((current_stream_load_reg_502 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op90_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) then 
            p_out_TVALID_int_regslice <= ap_const_logic_1;
        else 
            p_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    r_V_fu_481_p4 <= reg_271(63 downto 4);
    tmp_1_fu_300_p4 <= p_in_TKEEP_int_regslice(63 downto 4);
    tmp_2_fu_459_p3 <= (tmp_s_fu_449_p4 & trunc_ln674_fu_445_p1);
    tmp_fu_354_p4 <= p_in_TDATA_int_regslice(111 downto 96);
    tmp_s_fu_449_p4 <= reg_266(511 downto 128);
    trunc_ln674_1_fu_399_p1 <= reg_266(32 - 1 downto 0);
    trunc_ln674_2_fu_417_p1 <= reg_271(4 - 1 downto 0);
    trunc_ln674_fu_445_p1 <= reg_266(96 - 1 downto 0);
    zext_ln13_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(leftbyteskeep),64));
    zext_ln1715_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_fu_481_p4),64));
    zext_ln232_1_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_256_p4),512));
    zext_ln232_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_256_p4),512));
end behav;
