Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  9 09:49:45 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     84.048        0.000                      0                 1543        0.024        0.000                      0                 1543       54.305        0.000                       0                   572  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              84.048        0.000                      0                 1539        0.024        0.000                      0                 1539       54.305        0.000                       0                   572  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.468        0.000                      0                    4        0.643        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       84.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.048ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.781ns  (logic 8.068ns (30.126%)  route 18.713ns (69.874%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          3.934     9.592    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.716 f  sm/D_rgb_data_0_q[2]_i_8/O
                         net (fo=2, routed)           0.837    10.554    sm/D_rgb_data_0_q[2]_i_8_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.678 r  sm/temp_out0_i_117/O
                         net (fo=27, routed)          1.685    12.363    sm/M_sm_ra2[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    12.487 r  sm/temp_out0_i_106/O
                         net (fo=27, routed)          2.367    14.854    sm/D_states_q_reg[7]_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.978 r  sm/temp_out0_i_101/O
                         net (fo=1, routed)           0.831    15.809    sm/temp_out0_i_101_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  sm/temp_out0_i_27/O
                         net (fo=9, routed)           1.682    17.615    alum/M_alum_b[5]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    21.466 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.468    alum/temp_out0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.986 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.096    24.082    alum/temp_out0__1_n_105
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  alum/D_registers_q[7][19]_i_15/O
                         net (fo=1, routed)           0.000    24.206    alum/D_registers_q[7][19]_i_15_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.784 f  alum/D_registers_q_reg[7][19]_i_4/O[2]
                         net (fo=1, routed)           1.122    25.906    sm/O[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.207 f  sm/D_registers_q[7][18]_i_2/O
                         net (fo=2, routed)           0.458    26.665    sm/M_alum_out[18]
    SLICE_X49Y56         LUT4 (Prop_lut4_I1_O)        0.124    26.789 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.571    28.360    sm/D_states_q[7]_i_67_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.484 f  sm/D_states_q[7]_i_34/O
                         net (fo=1, routed)           0.715    29.199    sm/D_states_q[7]_i_34_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    29.323 r  sm/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.454    29.777    sm/D_states_q[7]_i_15_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    29.901 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.592    30.493    sm/D_states_q[7]_i_4_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          1.366    31.983    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y68         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X58Y68         FDRE (Setup_fdre_C_CE)      -0.205   116.031    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                         -31.983    
  -------------------------------------------------------------------
                         slack                                 84.048    

Slack (MET) :             84.048ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.781ns  (logic 8.068ns (30.126%)  route 18.713ns (69.874%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          3.934     9.592    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.716 f  sm/D_rgb_data_0_q[2]_i_8/O
                         net (fo=2, routed)           0.837    10.554    sm/D_rgb_data_0_q[2]_i_8_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.678 r  sm/temp_out0_i_117/O
                         net (fo=27, routed)          1.685    12.363    sm/M_sm_ra2[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    12.487 r  sm/temp_out0_i_106/O
                         net (fo=27, routed)          2.367    14.854    sm/D_states_q_reg[7]_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.978 r  sm/temp_out0_i_101/O
                         net (fo=1, routed)           0.831    15.809    sm/temp_out0_i_101_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  sm/temp_out0_i_27/O
                         net (fo=9, routed)           1.682    17.615    alum/M_alum_b[5]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    21.466 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.468    alum/temp_out0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.986 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.096    24.082    alum/temp_out0__1_n_105
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  alum/D_registers_q[7][19]_i_15/O
                         net (fo=1, routed)           0.000    24.206    alum/D_registers_q[7][19]_i_15_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.784 f  alum/D_registers_q_reg[7][19]_i_4/O[2]
                         net (fo=1, routed)           1.122    25.906    sm/O[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.207 f  sm/D_registers_q[7][18]_i_2/O
                         net (fo=2, routed)           0.458    26.665    sm/M_alum_out[18]
    SLICE_X49Y56         LUT4 (Prop_lut4_I1_O)        0.124    26.789 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.571    28.360    sm/D_states_q[7]_i_67_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.484 f  sm/D_states_q[7]_i_34/O
                         net (fo=1, routed)           0.715    29.199    sm/D_states_q[7]_i_34_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    29.323 r  sm/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.454    29.777    sm/D_states_q[7]_i_15_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    29.901 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.592    30.493    sm/D_states_q[7]_i_4_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          1.366    31.983    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y68         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X58Y68         FDRE (Setup_fdre_C_CE)      -0.205   116.031    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                         -31.983    
  -------------------------------------------------------------------
                         slack                                 84.048    

Slack (MET) :             84.230ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.599ns  (logic 8.068ns (30.333%)  route 18.531ns (69.667%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          3.934     9.592    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.716 f  sm/D_rgb_data_0_q[2]_i_8/O
                         net (fo=2, routed)           0.837    10.554    sm/D_rgb_data_0_q[2]_i_8_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.678 r  sm/temp_out0_i_117/O
                         net (fo=27, routed)          1.685    12.363    sm/M_sm_ra2[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    12.487 r  sm/temp_out0_i_106/O
                         net (fo=27, routed)          2.367    14.854    sm/D_states_q_reg[7]_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.978 r  sm/temp_out0_i_101/O
                         net (fo=1, routed)           0.831    15.809    sm/temp_out0_i_101_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  sm/temp_out0_i_27/O
                         net (fo=9, routed)           1.682    17.615    alum/M_alum_b[5]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    21.466 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.468    alum/temp_out0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.986 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.096    24.082    alum/temp_out0__1_n_105
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  alum/D_registers_q[7][19]_i_15/O
                         net (fo=1, routed)           0.000    24.206    alum/D_registers_q[7][19]_i_15_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.784 f  alum/D_registers_q_reg[7][19]_i_4/O[2]
                         net (fo=1, routed)           1.122    25.906    sm/O[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.207 f  sm/D_registers_q[7][18]_i_2/O
                         net (fo=2, routed)           0.458    26.665    sm/M_alum_out[18]
    SLICE_X49Y56         LUT4 (Prop_lut4_I1_O)        0.124    26.789 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.571    28.360    sm/D_states_q[7]_i_67_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.484 f  sm/D_states_q[7]_i_34/O
                         net (fo=1, routed)           0.715    29.199    sm/D_states_q[7]_i_34_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    29.323 r  sm/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.454    29.777    sm/D_states_q[7]_i_15_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    29.901 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.592    30.493    sm/D_states_q[7]_i_4_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          1.183    31.801    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y68         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X59Y68         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X59Y68         FDRE (Setup_fdre_C_CE)      -0.205   116.031    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                         -31.801    
  -------------------------------------------------------------------
                         slack                                 84.230    

Slack (MET) :             84.230ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.599ns  (logic 8.068ns (30.333%)  route 18.531ns (69.667%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          3.934     9.592    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.716 f  sm/D_rgb_data_0_q[2]_i_8/O
                         net (fo=2, routed)           0.837    10.554    sm/D_rgb_data_0_q[2]_i_8_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.678 r  sm/temp_out0_i_117/O
                         net (fo=27, routed)          1.685    12.363    sm/M_sm_ra2[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    12.487 r  sm/temp_out0_i_106/O
                         net (fo=27, routed)          2.367    14.854    sm/D_states_q_reg[7]_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.978 r  sm/temp_out0_i_101/O
                         net (fo=1, routed)           0.831    15.809    sm/temp_out0_i_101_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  sm/temp_out0_i_27/O
                         net (fo=9, routed)           1.682    17.615    alum/M_alum_b[5]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    21.466 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.468    alum/temp_out0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.986 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.096    24.082    alum/temp_out0__1_n_105
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  alum/D_registers_q[7][19]_i_15/O
                         net (fo=1, routed)           0.000    24.206    alum/D_registers_q[7][19]_i_15_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.784 f  alum/D_registers_q_reg[7][19]_i_4/O[2]
                         net (fo=1, routed)           1.122    25.906    sm/O[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.207 f  sm/D_registers_q[7][18]_i_2/O
                         net (fo=2, routed)           0.458    26.665    sm/M_alum_out[18]
    SLICE_X49Y56         LUT4 (Prop_lut4_I1_O)        0.124    26.789 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.571    28.360    sm/D_states_q[7]_i_67_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.484 f  sm/D_states_q[7]_i_34/O
                         net (fo=1, routed)           0.715    29.199    sm/D_states_q[7]_i_34_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    29.323 r  sm/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.454    29.777    sm/D_states_q[7]_i_15_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    29.901 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.592    30.493    sm/D_states_q[7]_i_4_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          1.183    31.801    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y68         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X59Y68         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X59Y68         FDSE (Setup_fdse_C_CE)      -0.205   116.031    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                         -31.801    
  -------------------------------------------------------------------
                         slack                                 84.230    

Slack (MET) :             84.297ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.535ns  (logic 8.068ns (30.405%)  route 18.467ns (69.595%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 116.016 - 111.111 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          3.934     9.592    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.716 f  sm/D_rgb_data_0_q[2]_i_8/O
                         net (fo=2, routed)           0.837    10.554    sm/D_rgb_data_0_q[2]_i_8_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.678 r  sm/temp_out0_i_117/O
                         net (fo=27, routed)          1.685    12.363    sm/M_sm_ra2[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    12.487 r  sm/temp_out0_i_106/O
                         net (fo=27, routed)          2.367    14.854    sm/D_states_q_reg[7]_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.978 r  sm/temp_out0_i_101/O
                         net (fo=1, routed)           0.831    15.809    sm/temp_out0_i_101_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  sm/temp_out0_i_27/O
                         net (fo=9, routed)           1.682    17.615    alum/M_alum_b[5]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    21.466 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.468    alum/temp_out0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.986 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.096    24.082    alum/temp_out0__1_n_105
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  alum/D_registers_q[7][19]_i_15/O
                         net (fo=1, routed)           0.000    24.206    alum/D_registers_q[7][19]_i_15_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.784 f  alum/D_registers_q_reg[7][19]_i_4/O[2]
                         net (fo=1, routed)           1.122    25.906    sm/O[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.207 f  sm/D_registers_q[7][18]_i_2/O
                         net (fo=2, routed)           0.458    26.665    sm/M_alum_out[18]
    SLICE_X49Y56         LUT4 (Prop_lut4_I1_O)        0.124    26.789 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.571    28.360    sm/D_states_q[7]_i_67_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.484 f  sm/D_states_q[7]_i_34/O
                         net (fo=1, routed)           0.715    29.199    sm/D_states_q[7]_i_34_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    29.323 r  sm/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.454    29.777    sm/D_states_q[7]_i_15_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    29.901 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.592    30.493    sm/D_states_q[7]_i_4_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          1.120    31.737    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.501   116.016    sm/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.258   116.274    
                         clock uncertainty           -0.035   116.239    
    SLICE_X58Y66         FDRE (Setup_fdre_C_CE)      -0.205   116.034    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.034    
                         arrival time                         -31.737    
  -------------------------------------------------------------------
                         slack                                 84.297    

Slack (MET) :             84.486ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.345ns  (logic 8.068ns (30.624%)  route 18.277ns (69.376%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 116.016 - 111.111 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          3.934     9.592    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.716 f  sm/D_rgb_data_0_q[2]_i_8/O
                         net (fo=2, routed)           0.837    10.554    sm/D_rgb_data_0_q[2]_i_8_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.678 r  sm/temp_out0_i_117/O
                         net (fo=27, routed)          1.685    12.363    sm/M_sm_ra2[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    12.487 r  sm/temp_out0_i_106/O
                         net (fo=27, routed)          2.367    14.854    sm/D_states_q_reg[7]_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.978 r  sm/temp_out0_i_101/O
                         net (fo=1, routed)           0.831    15.809    sm/temp_out0_i_101_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  sm/temp_out0_i_27/O
                         net (fo=9, routed)           1.682    17.615    alum/M_alum_b[5]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    21.466 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.468    alum/temp_out0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.986 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.096    24.082    alum/temp_out0__1_n_105
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  alum/D_registers_q[7][19]_i_15/O
                         net (fo=1, routed)           0.000    24.206    alum/D_registers_q[7][19]_i_15_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.784 f  alum/D_registers_q_reg[7][19]_i_4/O[2]
                         net (fo=1, routed)           1.122    25.906    sm/O[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.207 f  sm/D_registers_q[7][18]_i_2/O
                         net (fo=2, routed)           0.458    26.665    sm/M_alum_out[18]
    SLICE_X49Y56         LUT4 (Prop_lut4_I1_O)        0.124    26.789 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.571    28.360    sm/D_states_q[7]_i_67_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.484 f  sm/D_states_q[7]_i_34/O
                         net (fo=1, routed)           0.715    29.199    sm/D_states_q[7]_i_34_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    29.323 r  sm/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.454    29.777    sm/D_states_q[7]_i_15_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    29.901 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.592    30.493    sm/D_states_q[7]_i_4_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.930    31.547    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y66         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.501   116.016    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258   116.274    
                         clock uncertainty           -0.035   116.239    
    SLICE_X59Y66         FDSE (Setup_fdse_C_CE)      -0.205   116.034    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.034    
                         arrival time                         -31.547    
  -------------------------------------------------------------------
                         slack                                 84.486    

Slack (MET) :             84.497ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.302ns  (logic 8.068ns (30.675%)  route 18.234ns (69.325%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          3.934     9.592    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.716 f  sm/D_rgb_data_0_q[2]_i_8/O
                         net (fo=2, routed)           0.837    10.554    sm/D_rgb_data_0_q[2]_i_8_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.678 r  sm/temp_out0_i_117/O
                         net (fo=27, routed)          1.685    12.363    sm/M_sm_ra2[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    12.487 r  sm/temp_out0_i_106/O
                         net (fo=27, routed)          2.367    14.854    sm/D_states_q_reg[7]_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.978 r  sm/temp_out0_i_101/O
                         net (fo=1, routed)           0.831    15.809    sm/temp_out0_i_101_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  sm/temp_out0_i_27/O
                         net (fo=9, routed)           1.682    17.615    alum/M_alum_b[5]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    21.466 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.468    alum/temp_out0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.986 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.096    24.082    alum/temp_out0__1_n_105
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  alum/D_registers_q[7][19]_i_15/O
                         net (fo=1, routed)           0.000    24.206    alum/D_registers_q[7][19]_i_15_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.784 f  alum/D_registers_q_reg[7][19]_i_4/O[2]
                         net (fo=1, routed)           1.122    25.906    sm/O[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.207 f  sm/D_registers_q[7][18]_i_2/O
                         net (fo=2, routed)           0.458    26.665    sm/M_alum_out[18]
    SLICE_X49Y56         LUT4 (Prop_lut4_I1_O)        0.124    26.789 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.571    28.360    sm/D_states_q[7]_i_67_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.484 f  sm/D_states_q[7]_i_34/O
                         net (fo=1, routed)           0.715    29.199    sm/D_states_q[7]_i_34_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    29.323 r  sm/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.454    29.777    sm/D_states_q[7]_i_15_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    29.901 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.592    30.493    sm/D_states_q[7]_i_4_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.886    31.504    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y69         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.432   115.947    sm/clk_IBUF_BUFG
    SLICE_X56Y69         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.258   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X56Y69         FDSE (Setup_fdse_C_CE)      -0.169   116.001    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.001    
                         arrival time                         -31.504    
  -------------------------------------------------------------------
                         slack                                 84.497    

Slack (MET) :             84.497ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.302ns  (logic 8.068ns (30.675%)  route 18.234ns (69.325%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          3.934     9.592    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.716 f  sm/D_rgb_data_0_q[2]_i_8/O
                         net (fo=2, routed)           0.837    10.554    sm/D_rgb_data_0_q[2]_i_8_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.678 r  sm/temp_out0_i_117/O
                         net (fo=27, routed)          1.685    12.363    sm/M_sm_ra2[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    12.487 r  sm/temp_out0_i_106/O
                         net (fo=27, routed)          2.367    14.854    sm/D_states_q_reg[7]_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.978 r  sm/temp_out0_i_101/O
                         net (fo=1, routed)           0.831    15.809    sm/temp_out0_i_101_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  sm/temp_out0_i_27/O
                         net (fo=9, routed)           1.682    17.615    alum/M_alum_b[5]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    21.466 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.468    alum/temp_out0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.986 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.096    24.082    alum/temp_out0__1_n_105
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  alum/D_registers_q[7][19]_i_15/O
                         net (fo=1, routed)           0.000    24.206    alum/D_registers_q[7][19]_i_15_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.784 f  alum/D_registers_q_reg[7][19]_i_4/O[2]
                         net (fo=1, routed)           1.122    25.906    sm/O[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.207 f  sm/D_registers_q[7][18]_i_2/O
                         net (fo=2, routed)           0.458    26.665    sm/M_alum_out[18]
    SLICE_X49Y56         LUT4 (Prop_lut4_I1_O)        0.124    26.789 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.571    28.360    sm/D_states_q[7]_i_67_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.484 f  sm/D_states_q[7]_i_34/O
                         net (fo=1, routed)           0.715    29.199    sm/D_states_q[7]_i_34_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    29.323 r  sm/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.454    29.777    sm/D_states_q[7]_i_15_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    29.901 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.592    30.493    sm/D_states_q[7]_i_4_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.886    31.504    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.432   115.947    sm/clk_IBUF_BUFG
    SLICE_X56Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X56Y69         FDSE (Setup_fdse_C_CE)      -0.169   116.001    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.001    
                         arrival time                         -31.504    
  -------------------------------------------------------------------
                         slack                                 84.497    

Slack (MET) :             84.497ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.302ns  (logic 8.068ns (30.675%)  route 18.234ns (69.325%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          3.934     9.592    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.716 f  sm/D_rgb_data_0_q[2]_i_8/O
                         net (fo=2, routed)           0.837    10.554    sm/D_rgb_data_0_q[2]_i_8_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.678 r  sm/temp_out0_i_117/O
                         net (fo=27, routed)          1.685    12.363    sm/M_sm_ra2[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    12.487 r  sm/temp_out0_i_106/O
                         net (fo=27, routed)          2.367    14.854    sm/D_states_q_reg[7]_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.978 r  sm/temp_out0_i_101/O
                         net (fo=1, routed)           0.831    15.809    sm/temp_out0_i_101_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  sm/temp_out0_i_27/O
                         net (fo=9, routed)           1.682    17.615    alum/M_alum_b[5]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    21.466 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.468    alum/temp_out0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.986 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.096    24.082    alum/temp_out0__1_n_105
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  alum/D_registers_q[7][19]_i_15/O
                         net (fo=1, routed)           0.000    24.206    alum/D_registers_q[7][19]_i_15_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.784 f  alum/D_registers_q_reg[7][19]_i_4/O[2]
                         net (fo=1, routed)           1.122    25.906    sm/O[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.207 f  sm/D_registers_q[7][18]_i_2/O
                         net (fo=2, routed)           0.458    26.665    sm/M_alum_out[18]
    SLICE_X49Y56         LUT4 (Prop_lut4_I1_O)        0.124    26.789 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.571    28.360    sm/D_states_q[7]_i_67_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.484 f  sm/D_states_q[7]_i_34/O
                         net (fo=1, routed)           0.715    29.199    sm/D_states_q[7]_i_34_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    29.323 r  sm/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.454    29.777    sm/D_states_q[7]_i_15_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    29.901 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.592    30.493    sm/D_states_q[7]_i_4_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.886    31.504    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.432   115.947    sm/clk_IBUF_BUFG
    SLICE_X56Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.258   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X56Y69         FDSE (Setup_fdse_C_CE)      -0.169   116.001    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.001    
                         arrival time                         -31.504    
  -------------------------------------------------------------------
                         slack                                 84.497    

Slack (MET) :             84.524ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.347ns  (logic 8.068ns (30.622%)  route 18.279ns (69.378%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT4=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          3.934     9.592    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.716 f  sm/D_rgb_data_0_q[2]_i_8/O
                         net (fo=2, routed)           0.837    10.554    sm/D_rgb_data_0_q[2]_i_8_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.678 r  sm/temp_out0_i_117/O
                         net (fo=27, routed)          1.685    12.363    sm/M_sm_ra2[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    12.487 r  sm/temp_out0_i_106/O
                         net (fo=27, routed)          2.367    14.854    sm/D_states_q_reg[7]_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.978 r  sm/temp_out0_i_101/O
                         net (fo=1, routed)           0.831    15.809    sm/temp_out0_i_101_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  sm/temp_out0_i_27/O
                         net (fo=9, routed)           1.682    17.615    alum/M_alum_b[5]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    21.466 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.468    alum/temp_out0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.986 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.096    24.082    alum/temp_out0__1_n_105
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  alum/D_registers_q[7][19]_i_15/O
                         net (fo=1, routed)           0.000    24.206    alum/D_registers_q[7][19]_i_15_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.784 f  alum/D_registers_q_reg[7][19]_i_4/O[2]
                         net (fo=1, routed)           1.122    25.906    sm/O[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.207 f  sm/D_registers_q[7][18]_i_2/O
                         net (fo=2, routed)           0.458    26.665    sm/M_alum_out[18]
    SLICE_X49Y56         LUT4 (Prop_lut4_I1_O)        0.124    26.789 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.571    28.360    sm/D_states_q[7]_i_67_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.484 f  sm/D_states_q[7]_i_34/O
                         net (fo=1, routed)           0.715    29.199    sm/D_states_q[7]_i_34_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    29.323 r  sm/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.454    29.777    sm/D_states_q[7]_i_15_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    29.901 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.592    30.493    sm/D_states_q[7]_i_4_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.932    31.549    sm/D_states_q[7]_i_1_n_0
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.502   116.017    sm/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.296   116.313    
                         clock uncertainty           -0.035   116.278    
    SLICE_X62Y66         FDRE (Setup_fdre_C_CE)      -0.205   116.073    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.073    
                         arrival time                         -31.549    
  -------------------------------------------------------------------
                         slack                                 84.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.847    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.847    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.847    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.847    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.846    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.512    
    SLICE_X52Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.846    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.512    
    SLICE_X52Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.846    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.512    
    SLICE_X52Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.846    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.512    
    SLICE_X52Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.850    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y69         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.850    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y69         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y52   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y52   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y52   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y56   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y52   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y57   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y56   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.468ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.704ns (13.465%)  route 4.525ns (86.535%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  sm/D_states_q_reg[6]/Q
                         net (fo=144, routed)         1.745     7.402    sm/D_states_q[6]
    SLICE_X53Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.526 f  sm/D_states_q[2]_i_5/O
                         net (fo=17, routed)          2.066     9.592    sm/D_states_q[2]_i_5_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.716 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.714    10.430    fifo_reset_cond/AS[0]
    SLICE_X59Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.505   116.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272   116.292    
                         clock uncertainty           -0.035   116.257    
    SLICE_X59Y61         FDPE (Recov_fdpe_C_PRE)     -0.359   115.898    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.898    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                105.468    

Slack (MET) :             105.468ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.704ns (13.465%)  route 4.525ns (86.535%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  sm/D_states_q_reg[6]/Q
                         net (fo=144, routed)         1.745     7.402    sm/D_states_q[6]
    SLICE_X53Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.526 f  sm/D_states_q[2]_i_5/O
                         net (fo=17, routed)          2.066     9.592    sm/D_states_q[2]_i_5_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.716 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.714    10.430    fifo_reset_cond/AS[0]
    SLICE_X59Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.505   116.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272   116.292    
                         clock uncertainty           -0.035   116.257    
    SLICE_X59Y61         FDPE (Recov_fdpe_C_PRE)     -0.359   115.898    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.898    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                105.468    

Slack (MET) :             105.778ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.704ns (14.326%)  route 4.210ns (85.674%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 116.015 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  sm/D_states_q_reg[6]/Q
                         net (fo=144, routed)         1.745     7.402    sm/D_states_q[6]
    SLICE_X53Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.526 f  sm/D_states_q[2]_i_5/O
                         net (fo=17, routed)          2.066     9.592    sm/D_states_q[2]_i_5_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.716 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.399    10.115    fifo_reset_cond/AS[0]
    SLICE_X61Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.500   116.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272   116.287    
                         clock uncertainty           -0.035   116.252    
    SLICE_X61Y67         FDPE (Recov_fdpe_C_PRE)     -0.359   115.893    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.893    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                105.778    

Slack (MET) :             105.778ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.704ns (14.326%)  route 4.210ns (85.674%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 116.015 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  sm/D_states_q_reg[6]/Q
                         net (fo=144, routed)         1.745     7.402    sm/D_states_q[6]
    SLICE_X53Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.526 f  sm/D_states_q[2]_i_5/O
                         net (fo=17, routed)          2.066     9.592    sm/D_states_q[2]_i_5_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.716 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.399    10.115    fifo_reset_cond/AS[0]
    SLICE_X61Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.500   116.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272   116.287    
                         clock uncertainty           -0.035   116.252    
    SLICE_X61Y67         FDPE (Recov_fdpe_C_PRE)     -0.359   115.893    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.893    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                105.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.227ns (40.351%)  route 0.336ns (59.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X59Y68         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDSE (Prop_fdse_C_Q)         0.128     1.657 f  sm/D_states_q_reg[5]/Q
                         net (fo=169, routed)         0.204     1.861    sm/D_states_q[5]
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.099     1.960 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.131     2.091    fifo_reset_cond/AS[0]
    SLICE_X61Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.854     2.043    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X61Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.227ns (40.351%)  route 0.336ns (59.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X59Y68         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDSE (Prop_fdse_C_Q)         0.128     1.657 f  sm/D_states_q_reg[5]/Q
                         net (fo=169, routed)         0.204     1.861    sm/D_states_q[5]
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.099     1.960 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.131     2.091    fifo_reset_cond/AS[0]
    SLICE_X61Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.854     2.043    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X61Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.227ns (32.664%)  route 0.468ns (67.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X59Y68         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDSE (Prop_fdse_C_Q)         0.128     1.657 f  sm/D_states_q_reg[5]/Q
                         net (fo=169, routed)         0.204     1.861    sm/D_states_q[5]
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.099     1.960 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.264     2.224    fifo_reset_cond/AS[0]
    SLICE_X59Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.860     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X59Y61         FDPE (Remov_fdpe_C_PRE)     -0.095     1.455    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.227ns (32.664%)  route 0.468ns (67.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X59Y68         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDSE (Prop_fdse_C_Q)         0.128     1.657 f  sm/D_states_q_reg[5]/Q
                         net (fo=169, routed)         0.204     1.861    sm/D_states_q[5]
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.099     1.960 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.264     2.224    fifo_reset_cond/AS[0]
    SLICE_X59Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.860     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X59Y61         FDPE (Remov_fdpe_C_PRE)     -0.095     1.455    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.769    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.209ns  (logic 10.839ns (29.935%)  route 25.370ns (70.065%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.141     6.741    L_reg/M_sm_pbc[7]
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  L_reg/L_1af5e15a_remainder0_carry_i_19__0/O
                         net (fo=3, routed)           0.721     7.586    L_reg/L_1af5e15a_remainder0_carry_i_19__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  L_reg/L_1af5e15a_remainder0_carry_i_23__0/O
                         net (fo=1, routed)           0.873     8.584    L_reg/L_1af5e15a_remainder0_carry_i_23__0_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.152     8.736 f  L_reg/L_1af5e15a_remainder0_carry_i_13__0/O
                         net (fo=9, routed)           1.445    10.181    L_reg/L_1af5e15a_remainder0_carry_i_13__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.326    10.507 f  L_reg/L_1af5e15a_remainder0_carry_i_16__0/O
                         net (fo=1, routed)           0.670    11.177    L_reg/L_1af5e15a_remainder0_carry_i_16__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.301 r  L_reg/L_1af5e15a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.679    11.980    L_reg/L_1af5e15a_remainder0_carry_i_8__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.152    12.132 r  L_reg/L_1af5e15a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.483    12.615    bseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.208 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.208    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.322    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.561 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.154    14.715    L_reg/L_1af5e15a_remainder0_1[10]
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.302    15.017 r  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           0.994    16.010    L_reg/i__carry_i_25__1_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I0_O)        0.150    16.160 f  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.982    17.142    L_reg/i__carry_i_30__0_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.328    17.470 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.061    18.531    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X48Y46         LUT3 (Prop_lut3_I2_O)        0.152    18.683 r  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           0.977    19.660    L_reg/i__carry_i_21__2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I0_O)        0.326    19.986 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=2, routed)           0.819    20.805    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    20.929 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.667    21.596    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.720 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[2]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.118 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.118    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.452 f  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.823    23.275    L_reg/L_1af5e15a_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.303    23.578 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.010    24.588    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.712 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          0.964    25.676    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I4_O)        0.118    25.794 f  L_reg/i__carry_i_9__1/O
                         net (fo=7, routed)           1.053    26.846    L_reg/i__carry_i_9__1_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.326    27.172 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           0.685    27.857    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124    27.981 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.709    28.690    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X53Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.216 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.217    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.331 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.331    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.553 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.377    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.299    30.676 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.808    31.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    31.608 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           1.080    32.688    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124    32.812 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.805    33.617    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.124    33.741 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.605    35.346    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    35.470 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.338    37.808    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    41.353 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.353    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.977ns  (logic 10.801ns (30.021%)  route 25.176ns (69.979%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.141     6.741    L_reg/M_sm_pbc[7]
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  L_reg/L_1af5e15a_remainder0_carry_i_19__0/O
                         net (fo=3, routed)           0.721     7.586    L_reg/L_1af5e15a_remainder0_carry_i_19__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  L_reg/L_1af5e15a_remainder0_carry_i_23__0/O
                         net (fo=1, routed)           0.873     8.584    L_reg/L_1af5e15a_remainder0_carry_i_23__0_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.152     8.736 f  L_reg/L_1af5e15a_remainder0_carry_i_13__0/O
                         net (fo=9, routed)           1.445    10.181    L_reg/L_1af5e15a_remainder0_carry_i_13__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.326    10.507 f  L_reg/L_1af5e15a_remainder0_carry_i_16__0/O
                         net (fo=1, routed)           0.670    11.177    L_reg/L_1af5e15a_remainder0_carry_i_16__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.301 r  L_reg/L_1af5e15a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.679    11.980    L_reg/L_1af5e15a_remainder0_carry_i_8__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.152    12.132 r  L_reg/L_1af5e15a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.483    12.615    bseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.208 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.208    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.322    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.561 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.154    14.715    L_reg/L_1af5e15a_remainder0_1[10]
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.302    15.017 r  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           0.994    16.010    L_reg/i__carry_i_25__1_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I0_O)        0.150    16.160 f  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.982    17.142    L_reg/i__carry_i_30__0_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.328    17.470 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.061    18.531    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X48Y46         LUT3 (Prop_lut3_I2_O)        0.152    18.683 r  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           0.977    19.660    L_reg/i__carry_i_21__2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I0_O)        0.326    19.986 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=2, routed)           0.819    20.805    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    20.929 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.667    21.596    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.720 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[2]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.118 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.118    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.452 f  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.823    23.275    L_reg/L_1af5e15a_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.303    23.578 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.010    24.588    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.712 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          0.964    25.676    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I4_O)        0.118    25.794 f  L_reg/i__carry_i_9__1/O
                         net (fo=7, routed)           1.053    26.846    L_reg/i__carry_i_9__1_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.326    27.172 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           0.685    27.857    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124    27.981 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.709    28.690    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X53Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.216 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.217    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.331 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.331    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.553 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.377    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.299    30.676 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.808    31.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    31.608 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           1.080    32.688    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124    32.812 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.805    33.617    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.124    33.741 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.591    35.332    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    35.456 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.158    37.614    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.507    41.121 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.121    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.869ns  (logic 10.838ns (30.214%)  route 25.031ns (69.786%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.141     6.741    L_reg/M_sm_pbc[7]
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  L_reg/L_1af5e15a_remainder0_carry_i_19__0/O
                         net (fo=3, routed)           0.721     7.586    L_reg/L_1af5e15a_remainder0_carry_i_19__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  L_reg/L_1af5e15a_remainder0_carry_i_23__0/O
                         net (fo=1, routed)           0.873     8.584    L_reg/L_1af5e15a_remainder0_carry_i_23__0_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.152     8.736 f  L_reg/L_1af5e15a_remainder0_carry_i_13__0/O
                         net (fo=9, routed)           1.445    10.181    L_reg/L_1af5e15a_remainder0_carry_i_13__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.326    10.507 f  L_reg/L_1af5e15a_remainder0_carry_i_16__0/O
                         net (fo=1, routed)           0.670    11.177    L_reg/L_1af5e15a_remainder0_carry_i_16__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.301 r  L_reg/L_1af5e15a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.679    11.980    L_reg/L_1af5e15a_remainder0_carry_i_8__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.152    12.132 r  L_reg/L_1af5e15a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.483    12.615    bseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.208 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.208    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.322    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.561 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.154    14.715    L_reg/L_1af5e15a_remainder0_1[10]
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.302    15.017 r  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           0.994    16.010    L_reg/i__carry_i_25__1_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I0_O)        0.150    16.160 f  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.982    17.142    L_reg/i__carry_i_30__0_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.328    17.470 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.061    18.531    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X48Y46         LUT3 (Prop_lut3_I2_O)        0.152    18.683 r  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           0.977    19.660    L_reg/i__carry_i_21__2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I0_O)        0.326    19.986 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=2, routed)           0.819    20.805    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    20.929 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.667    21.596    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.720 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[2]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.118 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.118    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.452 f  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.823    23.275    L_reg/L_1af5e15a_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.303    23.578 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.010    24.588    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.712 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          0.964    25.676    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I4_O)        0.118    25.794 f  L_reg/i__carry_i_9__1/O
                         net (fo=7, routed)           1.053    26.846    L_reg/i__carry_i_9__1_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.326    27.172 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           0.685    27.857    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124    27.981 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.709    28.690    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X53Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.216 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.217    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.331 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.331    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.553 f  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.377    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.299    30.676 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.808    31.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    31.608 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           1.080    32.688    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124    32.812 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           1.009    33.820    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.944 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.054    34.999    L_reg/bseg[1]_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I1_O)        0.124    35.123 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.347    37.469    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.013 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.013    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.689ns  (logic 10.840ns (30.373%)  route 24.849ns (69.627%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.141     6.741    L_reg/M_sm_pbc[7]
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  L_reg/L_1af5e15a_remainder0_carry_i_19__0/O
                         net (fo=3, routed)           0.721     7.586    L_reg/L_1af5e15a_remainder0_carry_i_19__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  L_reg/L_1af5e15a_remainder0_carry_i_23__0/O
                         net (fo=1, routed)           0.873     8.584    L_reg/L_1af5e15a_remainder0_carry_i_23__0_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.152     8.736 f  L_reg/L_1af5e15a_remainder0_carry_i_13__0/O
                         net (fo=9, routed)           1.445    10.181    L_reg/L_1af5e15a_remainder0_carry_i_13__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.326    10.507 f  L_reg/L_1af5e15a_remainder0_carry_i_16__0/O
                         net (fo=1, routed)           0.670    11.177    L_reg/L_1af5e15a_remainder0_carry_i_16__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.301 r  L_reg/L_1af5e15a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.679    11.980    L_reg/L_1af5e15a_remainder0_carry_i_8__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.152    12.132 r  L_reg/L_1af5e15a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.483    12.615    bseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.208 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.208    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.322    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.561 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.154    14.715    L_reg/L_1af5e15a_remainder0_1[10]
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.302    15.017 r  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           0.994    16.010    L_reg/i__carry_i_25__1_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I0_O)        0.150    16.160 f  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.982    17.142    L_reg/i__carry_i_30__0_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.328    17.470 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.061    18.531    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X48Y46         LUT3 (Prop_lut3_I2_O)        0.152    18.683 r  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           0.977    19.660    L_reg/i__carry_i_21__2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I0_O)        0.326    19.986 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=2, routed)           0.819    20.805    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    20.929 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.667    21.596    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.720 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[2]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.118 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.118    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.452 f  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.823    23.275    L_reg/L_1af5e15a_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.303    23.578 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.010    24.588    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.712 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          0.964    25.676    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I4_O)        0.118    25.794 f  L_reg/i__carry_i_9__1/O
                         net (fo=7, routed)           1.053    26.846    L_reg/i__carry_i_9__1_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.326    27.172 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           0.685    27.857    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124    27.981 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.709    28.690    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X53Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.216 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.217    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.331 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.331    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.553 f  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.377    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.299    30.676 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.808    31.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    31.608 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           1.080    32.688    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124    32.812 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           1.009    33.820    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.944 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.044    34.989    L_reg/bseg[1]_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124    35.113 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.174    37.287    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.546    40.833 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.833    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.507ns  (logic 10.788ns (30.384%)  route 24.718ns (69.616%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.141     6.741    L_reg/M_sm_pbc[7]
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  L_reg/L_1af5e15a_remainder0_carry_i_19__0/O
                         net (fo=3, routed)           0.721     7.586    L_reg/L_1af5e15a_remainder0_carry_i_19__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  L_reg/L_1af5e15a_remainder0_carry_i_23__0/O
                         net (fo=1, routed)           0.873     8.584    L_reg/L_1af5e15a_remainder0_carry_i_23__0_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.152     8.736 f  L_reg/L_1af5e15a_remainder0_carry_i_13__0/O
                         net (fo=9, routed)           1.445    10.181    L_reg/L_1af5e15a_remainder0_carry_i_13__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.326    10.507 f  L_reg/L_1af5e15a_remainder0_carry_i_16__0/O
                         net (fo=1, routed)           0.670    11.177    L_reg/L_1af5e15a_remainder0_carry_i_16__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.301 r  L_reg/L_1af5e15a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.679    11.980    L_reg/L_1af5e15a_remainder0_carry_i_8__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.152    12.132 r  L_reg/L_1af5e15a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.483    12.615    bseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.208 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.208    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.322    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.561 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.154    14.715    L_reg/L_1af5e15a_remainder0_1[10]
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.302    15.017 r  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           0.994    16.010    L_reg/i__carry_i_25__1_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I0_O)        0.150    16.160 f  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.982    17.142    L_reg/i__carry_i_30__0_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.328    17.470 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.061    18.531    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X48Y46         LUT3 (Prop_lut3_I2_O)        0.152    18.683 r  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           0.977    19.660    L_reg/i__carry_i_21__2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I0_O)        0.326    19.986 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=2, routed)           0.819    20.805    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    20.929 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.667    21.596    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.720 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[2]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.118 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.118    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.452 f  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.823    23.275    L_reg/L_1af5e15a_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.303    23.578 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.010    24.588    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.712 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          0.964    25.676    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I4_O)        0.118    25.794 f  L_reg/i__carry_i_9__1/O
                         net (fo=7, routed)           1.053    26.846    L_reg/i__carry_i_9__1_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.326    27.172 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           0.685    27.857    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124    27.981 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.709    28.690    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X53Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.216 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.217    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.331 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.331    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.553 f  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.377    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.299    30.676 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.808    31.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    31.608 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           1.080    32.688    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124    32.812 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           1.009    33.820    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.944 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.026    34.971    L_reg/bseg[1]_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    35.095 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.062    37.156    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.494    40.651 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.651    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.391ns  (logic 10.808ns (30.539%)  route 24.583ns (69.461%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.141     6.741    L_reg/M_sm_pbc[7]
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  L_reg/L_1af5e15a_remainder0_carry_i_19__0/O
                         net (fo=3, routed)           0.721     7.586    L_reg/L_1af5e15a_remainder0_carry_i_19__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  L_reg/L_1af5e15a_remainder0_carry_i_23__0/O
                         net (fo=1, routed)           0.873     8.584    L_reg/L_1af5e15a_remainder0_carry_i_23__0_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.152     8.736 f  L_reg/L_1af5e15a_remainder0_carry_i_13__0/O
                         net (fo=9, routed)           1.445    10.181    L_reg/L_1af5e15a_remainder0_carry_i_13__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.326    10.507 f  L_reg/L_1af5e15a_remainder0_carry_i_16__0/O
                         net (fo=1, routed)           0.670    11.177    L_reg/L_1af5e15a_remainder0_carry_i_16__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.301 r  L_reg/L_1af5e15a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.679    11.980    L_reg/L_1af5e15a_remainder0_carry_i_8__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.152    12.132 r  L_reg/L_1af5e15a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.483    12.615    bseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.208 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.208    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.322    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.561 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.154    14.715    L_reg/L_1af5e15a_remainder0_1[10]
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.302    15.017 r  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           0.994    16.010    L_reg/i__carry_i_25__1_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I0_O)        0.150    16.160 f  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.982    17.142    L_reg/i__carry_i_30__0_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.328    17.470 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.061    18.531    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X48Y46         LUT3 (Prop_lut3_I2_O)        0.152    18.683 r  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           0.977    19.660    L_reg/i__carry_i_21__2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I0_O)        0.326    19.986 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=2, routed)           0.819    20.805    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    20.929 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.667    21.596    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.720 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[2]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.118 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.118    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.452 f  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.823    23.275    L_reg/L_1af5e15a_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.303    23.578 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.010    24.588    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.712 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          0.964    25.676    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I4_O)        0.118    25.794 f  L_reg/i__carry_i_9__1/O
                         net (fo=7, routed)           1.053    26.846    L_reg/i__carry_i_9__1_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.326    27.172 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           0.685    27.857    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124    27.981 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.709    28.690    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X53Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.216 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.217    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.331 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.331    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.553 f  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.377    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.299    30.676 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.808    31.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    31.608 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           1.080    32.688    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124    32.812 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           1.009    33.820    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.944 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.036    34.981    L_reg/bseg[1]_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    35.105 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.917    37.021    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.535 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.535    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.297ns  (logic 10.804ns (30.608%)  route 24.493ns (69.392%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.141     6.741    L_reg/M_sm_pbc[7]
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  L_reg/L_1af5e15a_remainder0_carry_i_19__0/O
                         net (fo=3, routed)           0.721     7.586    L_reg/L_1af5e15a_remainder0_carry_i_19__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  L_reg/L_1af5e15a_remainder0_carry_i_23__0/O
                         net (fo=1, routed)           0.873     8.584    L_reg/L_1af5e15a_remainder0_carry_i_23__0_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.152     8.736 f  L_reg/L_1af5e15a_remainder0_carry_i_13__0/O
                         net (fo=9, routed)           1.445    10.181    L_reg/L_1af5e15a_remainder0_carry_i_13__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.326    10.507 f  L_reg/L_1af5e15a_remainder0_carry_i_16__0/O
                         net (fo=1, routed)           0.670    11.177    L_reg/L_1af5e15a_remainder0_carry_i_16__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.301 r  L_reg/L_1af5e15a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.679    11.980    L_reg/L_1af5e15a_remainder0_carry_i_8__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.152    12.132 r  L_reg/L_1af5e15a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.483    12.615    bseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.208 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.208    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.322    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.561 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.154    14.715    L_reg/L_1af5e15a_remainder0_1[10]
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.302    15.017 r  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           0.994    16.010    L_reg/i__carry_i_25__1_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I0_O)        0.150    16.160 f  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.982    17.142    L_reg/i__carry_i_30__0_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.328    17.470 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.061    18.531    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X48Y46         LUT3 (Prop_lut3_I2_O)        0.152    18.683 r  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           0.977    19.660    L_reg/i__carry_i_21__2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I0_O)        0.326    19.986 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=2, routed)           0.819    20.805    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    20.929 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.667    21.596    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.720 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[2]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.118 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.118    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.452 f  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.823    23.275    L_reg/L_1af5e15a_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.303    23.578 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.010    24.588    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.712 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          0.964    25.676    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I4_O)        0.118    25.794 f  L_reg/i__carry_i_9__1/O
                         net (fo=7, routed)           1.053    26.846    L_reg/i__carry_i_9__1_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.326    27.172 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           0.685    27.857    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124    27.981 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.709    28.690    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X53Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.216 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.217    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.331 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.331    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.553 r  bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.377    bseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.299    30.676 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.808    31.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    31.608 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           1.080    32.688    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124    32.812 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.805    33.617    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.124    33.741 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.975    34.716    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I5_O)        0.124    34.840 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.091    36.931    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.441 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.441    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.073ns  (logic 11.166ns (31.838%)  route 23.906ns (68.162%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          2.236     7.835    L_reg/M_sm_timer[9]
    SLICE_X44Y53         LUT5 (Prop_lut5_I4_O)        0.152     7.987 f  L_reg/L_1af5e15a_remainder0_carry__1_i_9__1/O
                         net (fo=1, routed)           0.296     8.283    L_reg/L_1af5e15a_remainder0_carry__1_i_9__1_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326     8.609 r  L_reg/L_1af5e15a_remainder0_carry__1_i_6__1/O
                         net (fo=6, routed)           1.015     9.624    L_reg/L_1af5e15a_remainder0_carry__1_i_6__1_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.150     9.774 f  L_reg/L_1af5e15a_remainder0_carry_i_18__1/O
                         net (fo=1, routed)           0.436    10.211    L_reg/L_1af5e15a_remainder0_carry_i_18__1_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.326    10.537 f  L_reg/L_1af5e15a_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.677    11.214    L_reg/L_1af5e15a_remainder0_carry_i_10__1_n_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.124    11.338 f  L_reg/L_1af5e15a_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           0.565    11.903    L_reg/L_1af5e15a_remainder0_carry__0_i_9__1_n_0
    SLICE_X43Y55         LUT2 (Prop_lut2_I1_O)        0.118    12.021 r  L_reg/L_1af5e15a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.714    12.734    L_reg/L_1af5e15a_remainder0_carry__1_i_8__1_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.326    13.060 r  L_reg/L_1af5e15a_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    13.060    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.487 f  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.983    14.471    L_reg/L_1af5e15a_remainder0_3[9]
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.306    14.777 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.450    15.227    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y54         LUT4 (Prop_lut4_I0_O)        0.119    15.346 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           1.007    16.353    L_reg/i__carry_i_28__3_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.332    16.685 r  L_reg/i__carry__0_i_15__4/O
                         net (fo=2, routed)           0.812    17.496    L_reg/i__carry__0_i_15__4_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I0_O)        0.146    17.642 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           1.169    18.811    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.356    19.167 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.587    19.755    L_reg/i__carry_i_12__4_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.081 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.632    20.713    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.220 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.220    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.334    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.647 f  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.833    22.479    L_reg/L_1af5e15a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X36Y52         LUT5 (Prop_lut5_I4_O)        0.306    22.785 f  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.030    23.815    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.939 f  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.822    24.761    L_reg/i__carry_i_17__3_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.885 r  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.003    25.888    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.012 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=10, routed)          1.097    27.109    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.124    27.233 r  L_reg/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    27.233    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.765 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    27.765    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.879    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.192 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    29.074    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.306    29.380 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.427    29.807    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    29.931 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.509    30.440    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    30.564 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.639    31.203    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I2_O)        0.124    31.327 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.789    32.117    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    32.241 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.831    33.072    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.196 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.464    36.660    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.216 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.216    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.044ns  (logic 11.170ns (31.873%)  route 23.875ns (68.127%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          2.236     7.835    L_reg/M_sm_timer[9]
    SLICE_X44Y53         LUT5 (Prop_lut5_I4_O)        0.152     7.987 f  L_reg/L_1af5e15a_remainder0_carry__1_i_9__1/O
                         net (fo=1, routed)           0.296     8.283    L_reg/L_1af5e15a_remainder0_carry__1_i_9__1_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326     8.609 r  L_reg/L_1af5e15a_remainder0_carry__1_i_6__1/O
                         net (fo=6, routed)           1.015     9.624    L_reg/L_1af5e15a_remainder0_carry__1_i_6__1_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.150     9.774 f  L_reg/L_1af5e15a_remainder0_carry_i_18__1/O
                         net (fo=1, routed)           0.436    10.211    L_reg/L_1af5e15a_remainder0_carry_i_18__1_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.326    10.537 f  L_reg/L_1af5e15a_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.677    11.214    L_reg/L_1af5e15a_remainder0_carry_i_10__1_n_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.124    11.338 f  L_reg/L_1af5e15a_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           0.565    11.903    L_reg/L_1af5e15a_remainder0_carry__0_i_9__1_n_0
    SLICE_X43Y55         LUT2 (Prop_lut2_I1_O)        0.118    12.021 r  L_reg/L_1af5e15a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.714    12.734    L_reg/L_1af5e15a_remainder0_carry__1_i_8__1_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.326    13.060 r  L_reg/L_1af5e15a_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    13.060    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.487 f  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.983    14.471    L_reg/L_1af5e15a_remainder0_3[9]
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.306    14.777 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.450    15.227    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y54         LUT4 (Prop_lut4_I0_O)        0.119    15.346 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           1.007    16.353    L_reg/i__carry_i_28__3_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.332    16.685 r  L_reg/i__carry__0_i_15__4/O
                         net (fo=2, routed)           0.812    17.496    L_reg/i__carry__0_i_15__4_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I0_O)        0.146    17.642 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           1.169    18.811    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.356    19.167 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.587    19.755    L_reg/i__carry_i_12__4_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.081 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.632    20.713    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.220 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.220    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.334    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.647 f  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.833    22.479    L_reg/L_1af5e15a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X36Y52         LUT5 (Prop_lut5_I4_O)        0.306    22.785 f  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.030    23.815    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.939 f  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.822    24.761    L_reg/i__carry_i_17__3_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.885 r  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.003    25.888    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.012 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=10, routed)          1.097    27.109    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.124    27.233 r  L_reg/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    27.233    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.765 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    27.765    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.879    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.192 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    29.074    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.306    29.380 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.427    29.807    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    29.931 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.509    30.440    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    30.564 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.639    31.203    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I2_O)        0.124    31.327 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.789    32.117    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    32.241 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.828    33.069    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.193 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.436    36.629    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.559    40.187 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.187    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.988ns  (logic 11.155ns (31.883%)  route 23.833ns (68.117%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          2.236     7.835    L_reg/M_sm_timer[9]
    SLICE_X44Y53         LUT5 (Prop_lut5_I4_O)        0.152     7.987 f  L_reg/L_1af5e15a_remainder0_carry__1_i_9__1/O
                         net (fo=1, routed)           0.296     8.283    L_reg/L_1af5e15a_remainder0_carry__1_i_9__1_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326     8.609 r  L_reg/L_1af5e15a_remainder0_carry__1_i_6__1/O
                         net (fo=6, routed)           1.015     9.624    L_reg/L_1af5e15a_remainder0_carry__1_i_6__1_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.150     9.774 f  L_reg/L_1af5e15a_remainder0_carry_i_18__1/O
                         net (fo=1, routed)           0.436    10.211    L_reg/L_1af5e15a_remainder0_carry_i_18__1_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.326    10.537 f  L_reg/L_1af5e15a_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.677    11.214    L_reg/L_1af5e15a_remainder0_carry_i_10__1_n_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.124    11.338 f  L_reg/L_1af5e15a_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           0.565    11.903    L_reg/L_1af5e15a_remainder0_carry__0_i_9__1_n_0
    SLICE_X43Y55         LUT2 (Prop_lut2_I1_O)        0.118    12.021 r  L_reg/L_1af5e15a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.714    12.734    L_reg/L_1af5e15a_remainder0_carry__1_i_8__1_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.326    13.060 r  L_reg/L_1af5e15a_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    13.060    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.487 f  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.983    14.471    L_reg/L_1af5e15a_remainder0_3[9]
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.306    14.777 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.450    15.227    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y54         LUT4 (Prop_lut4_I0_O)        0.119    15.346 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           1.007    16.353    L_reg/i__carry_i_28__3_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.332    16.685 r  L_reg/i__carry__0_i_15__4/O
                         net (fo=2, routed)           0.812    17.496    L_reg/i__carry__0_i_15__4_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I0_O)        0.146    17.642 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           1.169    18.811    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.356    19.167 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.587    19.755    L_reg/i__carry_i_12__4_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.081 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.632    20.713    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.220 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.220    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.334    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.647 f  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.833    22.479    L_reg/L_1af5e15a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X36Y52         LUT5 (Prop_lut5_I4_O)        0.306    22.785 f  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.030    23.815    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.939 f  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.822    24.761    L_reg/i__carry_i_17__3_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.885 r  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.003    25.888    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.012 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=10, routed)          1.097    27.109    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.124    27.233 r  L_reg/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    27.233    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.765 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    27.765    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.879    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.192 r  timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    29.074    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.306    29.380 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.427    29.807    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    29.931 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.509    30.440    timerseg_driver/decimal_renderer/L_1af5e15a_remainder0_inferred__1/i__carry__0_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    30.564 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.639    31.203    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I2_O)        0.124    31.327 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.789    32.117    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    32.241 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.829    33.070    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.194 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.393    36.587    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.131 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.131    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.416ns (75.156%)  route 0.468ns (24.844%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cond_butt_next_play/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.097     1.774    cond_butt_next_play/D_ctr_q_reg[0]
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.819 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.371     2.190    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.420 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.420    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1267963923[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.432ns (75.793%)  route 0.457ns (24.207%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.590     1.534    forLoop_idx_0_1267963923[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_1267963923[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_1267963923[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.062     1.760    forLoop_idx_0_1267963923[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  forLoop_idx_0_1267963923[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.395     2.200    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.423 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.423    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_926647965[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.421ns (73.237%)  route 0.519ns (26.763%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.591     1.535    forLoop_idx_0_926647965[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_926647965[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_926647965[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.098     1.774    forLoop_idx_0_926647965[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X64Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.819 r  forLoop_idx_0_926647965[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=25, routed)          0.421     2.240    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.474 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.474    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_926647965[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.415ns (72.624%)  route 0.534ns (27.376%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.592     1.536    forLoop_idx_0_926647965[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_926647965[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_926647965[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.098     1.775    forLoop_idx_0_926647965[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X64Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  forLoop_idx_0_926647965[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=15, routed)          0.435     2.255    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.485 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.485    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.373ns (69.101%)  route 0.614ns (30.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.649 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.614     2.263    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.495 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.495    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.350ns (63.162%)  route 0.787ns (36.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.787     2.434    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.642 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.642    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1267963923[2].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.408ns (66.461%)  route 0.711ns (33.539%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.591     1.535    forLoop_idx_0_1267963923[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1267963923[2].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1267963923[2].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.160     1.836    forLoop_idx_0_1267963923[2].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.881 r  forLoop_idx_0_1267963923[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=15, routed)          0.551     2.431    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.654 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.654    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1267963923[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.436ns (67.571%)  route 0.689ns (32.429%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.587     1.531    forLoop_idx_0_1267963923[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_1267963923[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  forLoop_idx_0_1267963923[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.093     1.788    forLoop_idx_0_1267963923[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.833 r  forLoop_idx_0_1267963923[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          0.596     2.429    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.655 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.655    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1267963923[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.412ns (65.575%)  route 0.741ns (34.425%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.583     1.527    forLoop_idx_0_1267963923[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  forLoop_idx_0_1267963923[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_1267963923[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.108     1.776    forLoop_idx_0_1267963923[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  forLoop_idx_0_1267963923[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=14, routed)          0.633     2.454    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.680 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.680    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.383ns (63.036%)  route 0.811ns (36.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.811     2.456    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.698 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.698    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1267963923[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.266ns  (logic 1.502ns (28.529%)  route 3.763ns (71.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.763     5.266    forLoop_idx_0_1267963923[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_1267963923[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.500     4.904    forLoop_idx_0_1267963923[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_1267963923[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1267963923[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.116ns  (logic 1.500ns (29.316%)  route 3.616ns (70.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.616     5.116    forLoop_idx_0_1267963923[1].cond_butt_dirs/sync/D[0]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_1267963923[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.503     4.907    forLoop_idx_0_1267963923[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_1267963923[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1267963923[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.970ns  (logic 1.490ns (29.972%)  route 3.481ns (70.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.481     4.970    forLoop_idx_0_1267963923[2].cond_butt_dirs/sync/D[0]
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1267963923[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.508     4.912    forLoop_idx_0_1267963923[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1267963923[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1267963923[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.488ns (30.460%)  route 3.396ns (69.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.396     4.883    forLoop_idx_0_1267963923[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1267963923[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.508     4.912    forLoop_idx_0_1267963923[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1267963923[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.496ns (36.928%)  route 2.554ns (63.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.554     4.050    reset_cond/AS[0]
    SLICE_X51Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.496ns (36.928%)  route 2.554ns (63.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.554     4.050    reset_cond/AS[0]
    SLICE_X51Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.496ns (36.928%)  route 2.554ns (63.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.554     4.050    reset_cond/AS[0]
    SLICE_X51Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.496ns (36.928%)  route 2.554ns (63.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.554     4.050    reset_cond/AS[0]
    SLICE_X51Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.838ns  (logic 1.496ns (38.965%)  route 2.343ns (61.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.343     3.838    reset_cond/AS[0]
    SLICE_X52Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.296ns  (logic 1.493ns (45.302%)  route 1.803ns (54.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.803     3.296    cond_butt_next_play/sync/D[0]
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.505     4.909    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_926647965[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.236ns (38.887%)  route 0.371ns (61.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.371     0.607    forLoop_idx_0_926647965[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y65         FDRE                                         r  forLoop_idx_0_926647965[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.857     2.047    forLoop_idx_0_926647965[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  forLoop_idx_0_926647965[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_926647965[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.230ns (34.261%)  route 0.441ns (65.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.441     0.671    forLoop_idx_0_926647965[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_926647965[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.862     2.052    forLoop_idx_0_926647965[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_926647965[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.261ns (26.104%)  route 0.739ns (73.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.000    cond_butt_next_play/sync/D[0]
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.859     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.263ns (20.976%)  route 0.992ns (79.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.992     1.255    reset_cond/AS[0]
    SLICE_X52Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.263ns (19.621%)  route 1.078ns (80.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.078     1.341    reset_cond/AS[0]
    SLICE_X51Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.263ns (19.621%)  route 1.078ns (80.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.078     1.341    reset_cond/AS[0]
    SLICE_X51Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.263ns (19.621%)  route 1.078ns (80.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.078     1.341    reset_cond/AS[0]
    SLICE_X51Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.263ns (19.621%)  route 1.078ns (80.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.078     1.341    reset_cond/AS[0]
    SLICE_X51Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1267963923[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.255ns (14.118%)  route 1.553ns (85.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.553     1.808    forLoop_idx_0_1267963923[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1267963923[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.861     2.051    forLoop_idx_0_1267963923[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1267963923[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1267963923[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.257ns (13.693%)  route 1.623ns (86.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.623     1.880    forLoop_idx_0_1267963923[2].cond_butt_dirs/sync/D[0]
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1267963923[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.862     2.052    forLoop_idx_0_1267963923[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1267963923[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





