{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 15 09:10:32 2012 " "Info: Processing started: Wed Aug 15 09:10:32 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off random_bdf -c random_bdf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off random_bdf -c random_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "random:inst8\|led_out_s\[0\] " "Warning: Node \"random:inst8\|led_out_s\[0\]\" is a latch" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "random:inst8\|led_out_t\[0\] " "Warning: Node \"random:inst8\|led_out_t\[0\]\" is a latch" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "random:inst8\|led_out_t\[1\] " "Warning: Node \"random:inst8\|led_out_t\[1\]\" is a latch" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "random:inst8\|led_out_s\[1\] " "Warning: Node \"random:inst8\|led_out_s\[1\]\" is a latch" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "random:inst8\|led_out_t\[2\] " "Warning: Node \"random:inst8\|led_out_t\[2\]\" is a latch" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "random:inst8\|led_out_s\[2\] " "Warning: Node \"random:inst8\|led_out_s\[2\]\" is a latch" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "random:inst8\|led_out_t\[3\] " "Warning: Node \"random:inst8\|led_out_t\[3\]\" is a latch" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "random:inst8\|led_out_s\[3\] " "Warning: Node \"random:inst8\|led_out_s\[3\]\" is a latch" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "random_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/random_bdf.bdf" { { 280 -168 0 296 "clk_in" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst7\|clk_out_hi " "Info: Detected ripple clock \"clock:inst7\|clk_out_hi\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst7\|clk_out_hi" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst7\|clk_t " "Info: Detected ripple clock \"clock:inst7\|clk_t\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst7\|clk_t" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:inst\|A_SIG " "Info: Detected ripple clock \"key:inst\|A_SIG\" as buffer" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 22 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:inst\|A_SIG" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst7\|clk_ll_pwm " "Info: Detected ripple clock \"clock:inst7\|clk_ll_pwm\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst7\|clk_ll_pwm" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register clock:inst7\|clk_sig_1hz\[1\] register clock:inst7\|clk_sig_1hz\[18\] 73.29 MHz 13.645 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 73.29 MHz between source register \"clock:inst7\|clk_sig_1hz\[1\]\" and destination register \"clock:inst7\|clk_sig_1hz\[18\]\" (period= 13.645 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.936 ns + Longest register register " "Info: + Longest register to register delay is 12.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:inst7\|clk_sig_1hz\[1\] 1 REG LC_X13_Y10_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y10_N7; Fanout = 6; REG Node = 'clock:inst7\|clk_sig_1hz\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock:inst7|clk_sig_1hz[1] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.591 ns) + CELL(0.747 ns) 3.338 ns clock:inst7\|Add4~22 2 COMB LC_X10_Y9_N2 2 " "Info: 2: + IC(2.591 ns) + CELL(0.747 ns) = 3.338 ns; Loc. = LC_X10_Y9_N2; Fanout = 2; COMB Node = 'clock:inst7\|Add4~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { clock:inst7|clk_sig_1hz[1] clock:inst7|Add4~22 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.461 ns clock:inst7\|Add4~27 3 COMB LC_X10_Y9_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.461 ns; Loc. = LC_X10_Y9_N3; Fanout = 2; COMB Node = 'clock:inst7\|Add4~27'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { clock:inst7|Add4~22 clock:inst7|Add4~27 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.722 ns clock:inst7\|Add4~32 4 COMB LC_X10_Y9_N4 6 " "Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 3.722 ns; Loc. = LC_X10_Y9_N4; Fanout = 6; COMB Node = 'clock:inst7\|Add4~32'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { clock:inst7|Add4~27 clock:inst7|Add4~32 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 4.697 ns clock:inst7\|Add4~50 5 COMB LC_X10_Y9_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.975 ns) = 4.697 ns; Loc. = LC_X10_Y9_N8; Fanout = 2; COMB Node = 'clock:inst7\|Add4~50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { clock:inst7|Add4~32 clock:inst7|Add4~50 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.273 ns) + CELL(0.914 ns) 7.884 ns clock:inst7\|Equal1~1 6 COMB LC_X8_Y10_N2 1 " "Info: 6: + IC(2.273 ns) + CELL(0.914 ns) = 7.884 ns; Loc. = LC_X8_Y10_N2; Fanout = 1; COMB Node = 'clock:inst7\|Equal1~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { clock:inst7|Add4~50 clock:inst7|Equal1~1 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.385 ns) + CELL(0.200 ns) 10.469 ns clock:inst7\|Equal1~4 7 COMB LC_X11_Y8_N2 4 " "Info: 7: + IC(2.385 ns) + CELL(0.200 ns) = 10.469 ns; Loc. = LC_X11_Y8_N2; Fanout = 4; COMB Node = 'clock:inst7\|Equal1~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { clock:inst7|Equal1~1 clock:inst7|Equal1~4 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.591 ns) 12.936 ns clock:inst7\|clk_sig_1hz\[18\] 8 REG LC_X12_Y9_N1 1 " "Info: 8: + IC(1.876 ns) + CELL(0.591 ns) = 12.936 ns; Loc. = LC_X12_Y9_N1; Fanout = 1; REG Node = 'clock:inst7\|clk_sig_1hz\[18\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock:inst7|Equal1~4 clock:inst7|clk_sig_1hz[18] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.811 ns ( 29.46 % ) " "Info: Total cell delay = 3.811 ns ( 29.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.125 ns ( 70.54 % ) " "Info: Total interconnect delay = 9.125 ns ( 70.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.936 ns" { clock:inst7|clk_sig_1hz[1] clock:inst7|Add4~22 clock:inst7|Add4~27 clock:inst7|Add4~32 clock:inst7|Add4~50 clock:inst7|Equal1~1 clock:inst7|Equal1~4 clock:inst7|clk_sig_1hz[18] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.936 ns" { clock:inst7|clk_sig_1hz[1] {} clock:inst7|Add4~22 {} clock:inst7|Add4~27 {} clock:inst7|Add4~32 {} clock:inst7|Add4~50 {} clock:inst7|Equal1~1 {} clock:inst7|Equal1~4 {} clock:inst7|clk_sig_1hz[18] {} } { 0.000ns 2.591ns 0.000ns 0.000ns 0.000ns 2.273ns 2.385ns 1.876ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.975ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 40; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "random_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/random_bdf.bdf" { { 280 -168 0 296 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clock:inst7\|clk_sig_1hz\[18\] 2 REG LC_X12_Y9_N1 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y9_N1; Fanout = 1; REG Node = 'clock:inst7\|clk_sig_1hz\[18\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clock:inst7|clk_sig_1hz[18] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst7|clk_sig_1hz[18] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_sig_1hz[18] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 40; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "random_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/random_bdf.bdf" { { 280 -168 0 296 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clock:inst7\|clk_sig_1hz\[1\] 2 REG LC_X13_Y10_N7 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y10_N7; Fanout = 6; REG Node = 'clock:inst7\|clk_sig_1hz\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clock:inst7|clk_sig_1hz[1] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst7|clk_sig_1hz[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_sig_1hz[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst7|clk_sig_1hz[18] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_sig_1hz[18] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst7|clk_sig_1hz[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_sig_1hz[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.936 ns" { clock:inst7|clk_sig_1hz[1] clock:inst7|Add4~22 clock:inst7|Add4~27 clock:inst7|Add4~32 clock:inst7|Add4~50 clock:inst7|Equal1~1 clock:inst7|Equal1~4 clock:inst7|clk_sig_1hz[18] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.936 ns" { clock:inst7|clk_sig_1hz[1] {} clock:inst7|Add4~22 {} clock:inst7|Add4~27 {} clock:inst7|Add4~32 {} clock:inst7|Add4~50 {} clock:inst7|Equal1~1 {} clock:inst7|Equal1~4 {} clock:inst7|clk_sig_1hz[18] {} } { 0.000ns 2.591ns 0.000ns 0.000ns 0.000ns 2.273ns 2.385ns 1.876ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.975ns 0.914ns 0.200ns 0.591ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst7|clk_sig_1hz[18] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_sig_1hz[18] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst7|clk_sig_1hz[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_sig_1hz[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_in 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clk_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "random:inst8\|led_sig_t\[0\] random:inst8\|led_out_t\[0\] clk_in 6.752 ns " "Info: Found hold time violation between source  pin or register \"random:inst8\|led_sig_t\[0\]\" and destination pin or register \"random:inst8\|led_out_t\[0\]\" for clock \"clk_in\" (Hold time is 6.752 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.813 ns + Largest " "Info: + Largest clock skew is 9.813 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 16.816 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 16.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 40; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "random_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/random_bdf.bdf" { { 280 -168 0 296 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst7\|clk_ll_pwm 2 REG LC_X10_Y6_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N6; Fanout = 5; REG Node = 'clock:inst7\|clk_ll_pwm'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst7|clk_ll_pwm } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.508 ns) + CELL(1.294 ns) 9.997 ns key:inst\|A_SIG 3 REG LC_X5_Y4_N2 18 " "Info: 3: + IC(4.508 ns) + CELL(1.294 ns) = 9.997 ns; Loc. = LC_X5_Y4_N2; Fanout = 18; REG Node = 'key:inst\|A_SIG'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.802 ns" { clock:inst7|clk_ll_pwm key:inst|A_SIG } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.619 ns) + CELL(0.200 ns) 16.816 ns random:inst8\|led_out_t\[0\] 4 REG LC_X7_Y7_N9 1 " "Info: 4: + IC(6.619 ns) + CELL(0.200 ns) = 16.816 ns; Loc. = LC_X7_Y7_N9; Fanout = 1; REG Node = 'random:inst8\|led_out_t\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.819 ns" { key:inst|A_SIG random:inst8|led_out_t[0] } "NODE_NAME" } } { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.951 ns ( 23.50 % ) " "Info: Total cell delay = 3.951 ns ( 23.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.865 ns ( 76.50 % ) " "Info: Total interconnect delay = 12.865 ns ( 76.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.816 ns" { clk_in clock:inst7|clk_ll_pwm key:inst|A_SIG random:inst8|led_out_t[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.816 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_ll_pwm {} key:inst|A_SIG {} random:inst8|led_out_t[0] {} } { 0.000ns 0.000ns 1.738ns 4.508ns 6.619ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 7.003 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 7.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 40; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "random_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/random_bdf.bdf" { { 280 -168 0 296 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst7\|clk_t 2 REG LC_X8_Y8_N9 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y8_N9; Fanout = 5; REG Node = 'clock:inst7\|clk_t'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst7|clk_t } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.918 ns) 7.003 ns random:inst8\|led_sig_t\[0\] 3 REG LC_X6_Y8_N2 5 " "Info: 3: + IC(1.890 ns) + CELL(0.918 ns) = 7.003 ns; Loc. = LC_X6_Y8_N2; Fanout = 5; REG Node = 'random:inst8\|led_sig_t\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { clock:inst7|clk_t random:inst8|led_sig_t[0] } "NODE_NAME" } } { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 48.19 % ) " "Info: Total cell delay = 3.375 ns ( 48.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.628 ns ( 51.81 % ) " "Info: Total interconnect delay = 3.628 ns ( 51.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { clk_in clock:inst7|clk_t random:inst8|led_sig_t[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_t {} random:inst8|led_sig_t[0] {} } { 0.000ns 0.000ns 1.738ns 1.890ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.816 ns" { clk_in clock:inst7|clk_ll_pwm key:inst|A_SIG random:inst8|led_out_t[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.816 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_ll_pwm {} key:inst|A_SIG {} random:inst8|led_out_t[0] {} } { 0.000ns 0.000ns 1.738ns 4.508ns 6.619ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { clk_in clock:inst7|clk_t random:inst8|led_sig_t[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_t {} random:inst8|led_sig_t[0] {} } { 0.000ns 0.000ns 1.738ns 1.890ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.685 ns - Shortest register register " "Info: - Shortest register to register delay is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns random:inst8\|led_sig_t\[0\] 1 REG LC_X6_Y8_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y8_N2; Fanout = 5; REG Node = 'random:inst8\|led_sig_t\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { random:inst8|led_sig_t[0] } "NODE_NAME" } } { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.174 ns) + CELL(0.511 ns) 2.685 ns random:inst8\|led_out_t\[0\] 2 REG LC_X7_Y7_N9 1 " "Info: 2: + IC(2.174 ns) + CELL(0.511 ns) = 2.685 ns; Loc. = LC_X7_Y7_N9; Fanout = 1; REG Node = 'random:inst8\|led_out_t\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { random:inst8|led_sig_t[0] random:inst8|led_out_t[0] } "NODE_NAME" } } { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.511 ns ( 19.03 % ) " "Info: Total cell delay = 0.511 ns ( 19.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.174 ns ( 80.97 % ) " "Info: Total interconnect delay = 2.174 ns ( 80.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { random:inst8|led_sig_t[0] random:inst8|led_out_t[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { random:inst8|led_sig_t[0] {} random:inst8|led_out_t[0] {} } { 0.000ns 2.174ns } { 0.000ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 27 -1 0 } } { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.816 ns" { clk_in clock:inst7|clk_ll_pwm key:inst|A_SIG random:inst8|led_out_t[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.816 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_ll_pwm {} key:inst|A_SIG {} random:inst8|led_out_t[0] {} } { 0.000ns 0.000ns 1.738ns 4.508ns 6.619ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { clk_in clock:inst7|clk_t random:inst8|led_sig_t[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_t {} random:inst8|led_sig_t[0] {} } { 0.000ns 0.000ns 1.738ns 1.890ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { random:inst8|led_sig_t[0] random:inst8|led_out_t[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { random:inst8|led_sig_t[0] {} random:inst8|led_out_t[0] {} } { 0.000ns 2.174ns } { 0.000ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key:inst\|A_SIG col\[0\] clk_in -2.744 ns register " "Info: tsu for register \"key:inst\|A_SIG\" (data pin = \"col\[0\]\", clock pin = \"clk_in\") is -2.744 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.544 ns + Longest pin register " "Info: + Longest pin to register delay is 6.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col\[0\] 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'col\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col[0] } "NODE_NAME" } } { "random_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/random_bdf.bdf" { { 152 -24 144 168 "col\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.229 ns) + CELL(1.183 ns) 6.544 ns key:inst\|A_SIG 2 REG LC_X5_Y4_N2 18 " "Info: 2: + IC(4.229 ns) + CELL(1.183 ns) = 6.544 ns; Loc. = LC_X5_Y4_N2; Fanout = 18; REG Node = 'key:inst\|A_SIG'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.412 ns" { col[0] key:inst|A_SIG } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 35.38 % ) " "Info: Total cell delay = 2.315 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.229 ns ( 64.62 % ) " "Info: Total interconnect delay = 4.229 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.544 ns" { col[0] key:inst|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.544 ns" { col[0] {} col[0]~combout {} key:inst|A_SIG {} } { 0.000ns 0.000ns 4.229ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.621 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 9.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 40; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "random_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/random_bdf.bdf" { { 280 -168 0 296 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst7\|clk_ll_pwm 2 REG LC_X10_Y6_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N6; Fanout = 5; REG Node = 'clock:inst7\|clk_ll_pwm'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst7|clk_ll_pwm } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.508 ns) + CELL(0.918 ns) 9.621 ns key:inst\|A_SIG 3 REG LC_X5_Y4_N2 18 " "Info: 3: + IC(4.508 ns) + CELL(0.918 ns) = 9.621 ns; Loc. = LC_X5_Y4_N2; Fanout = 18; REG Node = 'key:inst\|A_SIG'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { clock:inst7|clk_ll_pwm key:inst|A_SIG } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.08 % ) " "Info: Total cell delay = 3.375 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.246 ns ( 64.92 % ) " "Info: Total interconnect delay = 6.246 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.621 ns" { clk_in clock:inst7|clk_ll_pwm key:inst|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.621 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_ll_pwm {} key:inst|A_SIG {} } { 0.000ns 0.000ns 1.738ns 4.508ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.544 ns" { col[0] key:inst|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.544 ns" { col[0] {} col[0]~combout {} key:inst|A_SIG {} } { 0.000ns 0.000ns 4.229ns } { 0.000ns 1.132ns 1.183ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.621 ns" { clk_in clock:inst7|clk_ll_pwm key:inst|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.621 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_ll_pwm {} key:inst|A_SIG {} } { 0.000ns 0.000ns 1.738ns 4.508ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in led_out\[3\] random:inst8\|led_out_s\[2\] 26.750 ns register " "Info: tco from clock \"clk_in\" to destination pin \"led_out\[3\]\" through register \"random:inst8\|led_out_s\[2\]\" is 26.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 16.670 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 16.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 40; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "random_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/random_bdf.bdf" { { 280 -168 0 296 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst7\|clk_ll_pwm 2 REG LC_X10_Y6_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N6; Fanout = 5; REG Node = 'clock:inst7\|clk_ll_pwm'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst7|clk_ll_pwm } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.508 ns) + CELL(1.294 ns) 9.997 ns key:inst\|A_SIG 3 REG LC_X5_Y4_N2 18 " "Info: 3: + IC(4.508 ns) + CELL(1.294 ns) = 9.997 ns; Loc. = LC_X5_Y4_N2; Fanout = 18; REG Node = 'key:inst\|A_SIG'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.802 ns" { clock:inst7|clk_ll_pwm key:inst|A_SIG } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.473 ns) + CELL(0.200 ns) 16.670 ns random:inst8\|led_out_s\[2\] 4 REG LC_X9_Y6_N8 1 " "Info: 4: + IC(6.473 ns) + CELL(0.200 ns) = 16.670 ns; Loc. = LC_X9_Y6_N8; Fanout = 1; REG Node = 'random:inst8\|led_out_s\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.673 ns" { key:inst|A_SIG random:inst8|led_out_s[2] } "NODE_NAME" } } { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.951 ns ( 23.70 % ) " "Info: Total cell delay = 3.951 ns ( 23.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.719 ns ( 76.30 % ) " "Info: Total interconnect delay = 12.719 ns ( 76.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.670 ns" { clk_in clock:inst7|clk_ll_pwm key:inst|A_SIG random:inst8|led_out_s[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.670 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_ll_pwm {} key:inst|A_SIG {} random:inst8|led_out_s[2] {} } { 0.000ns 0.000ns 1.738ns 4.508ns 6.473ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.080 ns + Longest register pin " "Info: + Longest register to pin delay is 10.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns random:inst8\|led_out_s\[2\] 1 REG LC_X9_Y6_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N8; Fanout = 1; REG Node = 'random:inst8\|led_out_s\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { random:inst8|led_out_s[2] } "NODE_NAME" } } { "random.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/random.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.376 ns) + CELL(0.200 ns) 2.576 ns led_8:inst6\|Mux1~0 2 COMB LC_X7_Y7_N0 8 " "Info: 2: + IC(2.376 ns) + CELL(0.200 ns) = 2.576 ns; Loc. = LC_X7_Y7_N0; Fanout = 8; COMB Node = 'led_8:inst6\|Mux1~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { random:inst8|led_out_s[2] led_8:inst6|Mux1~0 } "NODE_NAME" } } { "led_8.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/led_8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.200 ns) 4.738 ns led_8:inst6\|Mux8~0 3 COMB LC_X7_Y9_N9 1 " "Info: 3: + IC(1.962 ns) + CELL(0.200 ns) = 4.738 ns; Loc. = LC_X7_Y9_N9; Fanout = 1; COMB Node = 'led_8:inst6\|Mux8~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { led_8:inst6|Mux1~0 led_8:inst6|Mux8~0 } "NODE_NAME" } } { "led_8.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/led_8.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.020 ns) + CELL(2.322 ns) 10.080 ns led_out\[3\] 4 PIN PIN_7 0 " "Info: 4: + IC(3.020 ns) + CELL(2.322 ns) = 10.080 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'led_out\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.342 ns" { led_8:inst6|Mux8~0 led_out[3] } "NODE_NAME" } } { "random_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/random_bdf.bdf" { { 400 1072 1248 416 "led_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.722 ns ( 27.00 % ) " "Info: Total cell delay = 2.722 ns ( 27.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.358 ns ( 73.00 % ) " "Info: Total interconnect delay = 7.358 ns ( 73.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.080 ns" { random:inst8|led_out_s[2] led_8:inst6|Mux1~0 led_8:inst6|Mux8~0 led_out[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.080 ns" { random:inst8|led_out_s[2] {} led_8:inst6|Mux1~0 {} led_8:inst6|Mux8~0 {} led_out[3] {} } { 0.000ns 2.376ns 1.962ns 3.020ns } { 0.000ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.670 ns" { clk_in clock:inst7|clk_ll_pwm key:inst|A_SIG random:inst8|led_out_s[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.670 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_ll_pwm {} key:inst|A_SIG {} random:inst8|led_out_s[2] {} } { 0.000ns 0.000ns 1.738ns 4.508ns 6.473ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.080 ns" { random:inst8|led_out_s[2] led_8:inst6|Mux1~0 led_8:inst6|Mux8~0 led_out[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.080 ns" { random:inst8|led_out_s[2] {} led_8:inst6|Mux1~0 {} led_8:inst6|Mux8~0 {} led_out[3] {} } { 0.000ns 2.376ns 1.962ns 3.020ns } { 0.000ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key:inst\|A_SIG col\[1\] clk_in 3.401 ns register " "Info: th for register \"key:inst\|A_SIG\" (data pin = \"col\[1\]\", clock pin = \"clk_in\") is 3.401 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.621 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 9.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 40; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "random_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/random_bdf.bdf" { { 280 -168 0 296 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst7\|clk_ll_pwm 2 REG LC_X10_Y6_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N6; Fanout = 5; REG Node = 'clock:inst7\|clk_ll_pwm'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst7|clk_ll_pwm } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.508 ns) + CELL(0.918 ns) 9.621 ns key:inst\|A_SIG 3 REG LC_X5_Y4_N2 18 " "Info: 3: + IC(4.508 ns) + CELL(0.918 ns) = 9.621 ns; Loc. = LC_X5_Y4_N2; Fanout = 18; REG Node = 'key:inst\|A_SIG'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { clock:inst7|clk_ll_pwm key:inst|A_SIG } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.08 % ) " "Info: Total cell delay = 3.375 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.246 ns ( 64.92 % ) " "Info: Total interconnect delay = 6.246 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.621 ns" { clk_in clock:inst7|clk_ll_pwm key:inst|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.621 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_ll_pwm {} key:inst|A_SIG {} } { 0.000ns 0.000ns 1.738ns 4.508ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.441 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col\[1\] 1 PIN PIN_38 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_38; Fanout = 1; PIN Node = 'col\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col[1] } "NODE_NAME" } } { "random_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/random_bdf.bdf" { { 152 -24 144 168 "col\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.248 ns) + CELL(1.061 ns) 6.441 ns key:inst\|A_SIG 2 REG LC_X5_Y4_N2 18 " "Info: 2: + IC(4.248 ns) + CELL(1.061 ns) = 6.441 ns; Loc. = LC_X5_Y4_N2; Fanout = 18; REG Node = 'key:inst\|A_SIG'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { col[1] key:inst|A_SIG } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 34.05 % ) " "Info: Total cell delay = 2.193 ns ( 34.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.248 ns ( 65.95 % ) " "Info: Total interconnect delay = 4.248 ns ( 65.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { col[1] key:inst|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { col[1] {} col[1]~combout {} key:inst|A_SIG {} } { 0.000ns 0.000ns 4.248ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.621 ns" { clk_in clock:inst7|clk_ll_pwm key:inst|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.621 ns" { clk_in {} clk_in~combout {} clock:inst7|clk_ll_pwm {} key:inst|A_SIG {} } { 0.000ns 0.000ns 1.738ns 4.508ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { col[1] key:inst|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { col[1] {} col[1]~combout {} key:inst|A_SIG {} } { 0.000ns 0.000ns 4.248ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 15 09:10:32 2012 " "Info: Processing ended: Wed Aug 15 09:10:32 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
