Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Sun Nov 24 21:33:44 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt pariVo_RP_impl_1.twr pariVo_RP_impl_1.udb -gui -msgset C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk_i} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 66.8085%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/SR   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/SR}                           
                                        |           No arrival time
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i16/SR   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i17/SR}                           
                                        |           No arrival time
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i14/SR   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i15/SR}                           
                                        |           No arrival time
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/SR   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/SR}                           
                                        |           No arrival time
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/SR   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/SR}                           
                                        |           No arrival time
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i2/SR   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i3/SR}                           
                                        |           No arrival time
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i1/SR                           
                                        |           No arrival time
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i10/SR   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i11/SR}                           
                                        |           No arrival time
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i8/SR   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i9/SR}                           
                                        |           No arrival time
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i6/SR   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i7/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        64
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 6 Start or End Points      |           Type           
-------------------------------------------------------------------
reset                                   |                     input
sck                                     |                     input
sdi                                     |                     input
load                                    |                     input
ce                                      |                     input
ledTest                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         6
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk_i"
=======================
create_clock -name {clk_i} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_i               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_i                             |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i32/D              
                                         |   67.091 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i31/D              
                                         |   67.923 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i30/D              
                                         |   68.200 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i29/D              
                                         |   68.477 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i28/D              
                                         |   68.754 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/D              
                                         |   69.031 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/D              
                                         |   69.308 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/D              
                                         |   69.585 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/D              
                                         |   69.862 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/D              
                                         |   70.694 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q  (SLICE_R4C10C)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i32/D  (SLICE_R6C13A)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 31
Delay Ratio      : 37.8% (route), 62.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 67.091 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                  5.499  34      
{i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i4/CK   i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK->i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q
                                          SLICE_R4C10C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/AxB_se[3]
                                                             NET DELAY               3.186                 10.073  1       
i_sbmac16/lscc_mult_accumulate_inst/add_12_3/B1->i_sbmac16/lscc_mult_accumulate_inst/add_12_3/CO1
                                          SLICE_R6C9B        B1_TO_COUT1_DELAY       0.357                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/n230                     NET DELAY               0.000                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO0
                                          SLICE_R6C9C        CIN0_TO_COUT0_DELAY     0.277                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/n684                     NET DELAY               0.000                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO1
                                          SLICE_R6C9C        CIN1_TO_COUT1_DELAY     0.277                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/n232                     NET DELAY               0.000                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO0
                                          SLICE_R6C9D        CIN0_TO_COUT0_DELAY     0.277                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/n687                     NET DELAY               0.000                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO1
                                          SLICE_R6C9D        CIN1_TO_COUT1_DELAY     0.277                 11.538  2       
i_sbmac16/lscc_mult_accumulate_inst/n234                     NET DELAY               0.555                 12.093  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO0
                                          SLICE_R6C10A       CIN0_TO_COUT0_DELAY     0.277                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/n690                     NET DELAY               0.000                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO1
                                          SLICE_R6C10A       CIN1_TO_COUT1_DELAY     0.277                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/n236                     NET DELAY               0.000                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO0
                                          SLICE_R6C10B       CIN0_TO_COUT0_DELAY     0.277                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/n693                     NET DELAY               0.000                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO1
                                          SLICE_R6C10B       CIN1_TO_COUT1_DELAY     0.277                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/n238                     NET DELAY               0.000                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO0
                                          SLICE_R6C10C       CIN0_TO_COUT0_DELAY     0.277                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/n696                     NET DELAY               0.000                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO1
                                          SLICE_R6C10C       CIN1_TO_COUT1_DELAY     0.277                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/n240                     NET DELAY               0.000                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO0
                                          SLICE_R6C10D       CIN0_TO_COUT0_DELAY     0.277                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/n699                     NET DELAY               0.000                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO1
                                          SLICE_R6C10D       CIN1_TO_COUT1_DELAY     0.277                 14.309  2       
i_sbmac16/lscc_mult_accumulate_inst/n242                     NET DELAY               0.555                 14.864  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO0
                                          SLICE_R6C11A       CIN0_TO_COUT0_DELAY     0.277                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/n702                     NET DELAY               0.000                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO1
                                          SLICE_R6C11A       CIN1_TO_COUT1_DELAY     0.277                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/n244                     NET DELAY               0.000                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO0
                                          SLICE_R6C11B       CIN0_TO_COUT0_DELAY     0.277                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/n705                     NET DELAY               0.000                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO1
                                          SLICE_R6C11B       CIN1_TO_COUT1_DELAY     0.277                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/n246                     NET DELAY               0.000                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO0
                                          SLICE_R6C11C       CIN0_TO_COUT0_DELAY     0.277                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/n708                     NET DELAY               0.000                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO1
                                          SLICE_R6C11C       CIN1_TO_COUT1_DELAY     0.277                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/n248                     NET DELAY               0.000                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO0
                                          SLICE_R6C11D       CIN0_TO_COUT0_DELAY     0.277                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/n711                     NET DELAY               0.000                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO1
                                          SLICE_R6C11D       CIN1_TO_COUT1_DELAY     0.277                 17.080  2       
i_sbmac16/lscc_mult_accumulate_inst/n250                     NET DELAY               0.555                 17.635  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO0
                                          SLICE_R6C12A       CIN0_TO_COUT0_DELAY     0.277                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/n714                     NET DELAY               0.000                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO1
                                          SLICE_R6C12A       CIN1_TO_COUT1_DELAY     0.277                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/n252                     NET DELAY               0.000                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CO0
                                          SLICE_R6C12B       CIN0_TO_COUT0_DELAY     0.277                 18.466  2       
i_sbmac16/lscc_mult_accumulate_inst/n717                     NET DELAY               0.000                 18.466  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CO1
                                          SLICE_R6C12B       CIN1_TO_COUT1_DELAY     0.277                 18.743  2       
i_sbmac16/lscc_mult_accumulate_inst/n254                     NET DELAY               0.000                 18.743  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CO0
                                          SLICE_R6C12C       CIN0_TO_COUT0_DELAY     0.277                 19.020  2       
i_sbmac16/lscc_mult_accumulate_inst/n720                     NET DELAY               0.000                 19.020  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CO1
                                          SLICE_R6C12C       CIN1_TO_COUT1_DELAY     0.277                 19.297  2       
i_sbmac16/lscc_mult_accumulate_inst/n256                     NET DELAY               0.000                 19.297  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_31/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_31/CO0
                                          SLICE_R6C12D       CIN0_TO_COUT0_DELAY     0.277                 19.574  2       
i_sbmac16/lscc_mult_accumulate_inst/n723                     NET DELAY               0.000                 19.574  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_31/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_31/CO1
                                          SLICE_R6C12D       CIN1_TO_COUT1_DELAY     0.277                 19.851  2       
i_sbmac16/lscc_mult_accumulate_inst/n258                     NET DELAY               1.216                 21.067  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_33/D0->i_sbmac16/lscc_mult_accumulate_inst/add_12_33/S0
                                          SLICE_R6C13A       D0_TO_F0_DELAY          0.476                 21.543  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[32]
                                                             NET DELAY               0.000                 21.543  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i32/D
                                                             ENDPOINT                0.000                 21.543  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                 88.832  34      
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i32/CK
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(21.542)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       67.091  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q  (SLICE_R4C10C)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i31/D  (SLICE_R6C12D)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 30
Delay Ratio      : 36.2% (route), 63.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 67.923 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                  5.499  34      
{i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i4/CK   i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK->i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q
                                          SLICE_R4C10C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/AxB_se[3]
                                                             NET DELAY               3.186                 10.073  1       
i_sbmac16/lscc_mult_accumulate_inst/add_12_3/B1->i_sbmac16/lscc_mult_accumulate_inst/add_12_3/CO1
                                          SLICE_R6C9B        B1_TO_COUT1_DELAY       0.357                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/n230                     NET DELAY               0.000                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO0
                                          SLICE_R6C9C        CIN0_TO_COUT0_DELAY     0.277                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/n684                     NET DELAY               0.000                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO1
                                          SLICE_R6C9C        CIN1_TO_COUT1_DELAY     0.277                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/n232                     NET DELAY               0.000                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO0
                                          SLICE_R6C9D        CIN0_TO_COUT0_DELAY     0.277                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/n687                     NET DELAY               0.000                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO1
                                          SLICE_R6C9D        CIN1_TO_COUT1_DELAY     0.277                 11.538  2       
i_sbmac16/lscc_mult_accumulate_inst/n234                     NET DELAY               0.555                 12.093  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO0
                                          SLICE_R6C10A       CIN0_TO_COUT0_DELAY     0.277                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/n690                     NET DELAY               0.000                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO1
                                          SLICE_R6C10A       CIN1_TO_COUT1_DELAY     0.277                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/n236                     NET DELAY               0.000                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO0
                                          SLICE_R6C10B       CIN0_TO_COUT0_DELAY     0.277                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/n693                     NET DELAY               0.000                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO1
                                          SLICE_R6C10B       CIN1_TO_COUT1_DELAY     0.277                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/n238                     NET DELAY               0.000                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO0
                                          SLICE_R6C10C       CIN0_TO_COUT0_DELAY     0.277                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/n696                     NET DELAY               0.000                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO1
                                          SLICE_R6C10C       CIN1_TO_COUT1_DELAY     0.277                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/n240                     NET DELAY               0.000                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO0
                                          SLICE_R6C10D       CIN0_TO_COUT0_DELAY     0.277                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/n699                     NET DELAY               0.000                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO1
                                          SLICE_R6C10D       CIN1_TO_COUT1_DELAY     0.277                 14.309  2       
i_sbmac16/lscc_mult_accumulate_inst/n242                     NET DELAY               0.555                 14.864  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO0
                                          SLICE_R6C11A       CIN0_TO_COUT0_DELAY     0.277                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/n702                     NET DELAY               0.000                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO1
                                          SLICE_R6C11A       CIN1_TO_COUT1_DELAY     0.277                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/n244                     NET DELAY               0.000                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO0
                                          SLICE_R6C11B       CIN0_TO_COUT0_DELAY     0.277                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/n705                     NET DELAY               0.000                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO1
                                          SLICE_R6C11B       CIN1_TO_COUT1_DELAY     0.277                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/n246                     NET DELAY               0.000                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO0
                                          SLICE_R6C11C       CIN0_TO_COUT0_DELAY     0.277                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/n708                     NET DELAY               0.000                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO1
                                          SLICE_R6C11C       CIN1_TO_COUT1_DELAY     0.277                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/n248                     NET DELAY               0.000                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO0
                                          SLICE_R6C11D       CIN0_TO_COUT0_DELAY     0.277                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/n711                     NET DELAY               0.000                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO1
                                          SLICE_R6C11D       CIN1_TO_COUT1_DELAY     0.277                 17.080  2       
i_sbmac16/lscc_mult_accumulate_inst/n250                     NET DELAY               0.555                 17.635  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO0
                                          SLICE_R6C12A       CIN0_TO_COUT0_DELAY     0.277                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/n714                     NET DELAY               0.000                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO1
                                          SLICE_R6C12A       CIN1_TO_COUT1_DELAY     0.277                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/n252                     NET DELAY               0.000                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CO0
                                          SLICE_R6C12B       CIN0_TO_COUT0_DELAY     0.277                 18.466  2       
i_sbmac16/lscc_mult_accumulate_inst/n717                     NET DELAY               0.000                 18.466  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CO1
                                          SLICE_R6C12B       CIN1_TO_COUT1_DELAY     0.277                 18.743  2       
i_sbmac16/lscc_mult_accumulate_inst/n254                     NET DELAY               0.000                 18.743  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CO0
                                          SLICE_R6C12C       CIN0_TO_COUT0_DELAY     0.277                 19.020  2       
i_sbmac16/lscc_mult_accumulate_inst/n720                     NET DELAY               0.000                 19.020  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CO1
                                          SLICE_R6C12C       CIN1_TO_COUT1_DELAY     0.277                 19.297  2       
i_sbmac16/lscc_mult_accumulate_inst/n256                     NET DELAY               0.000                 19.297  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_31/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_31/CO0
                                          SLICE_R6C12D       CIN0_TO_COUT0_DELAY     0.277                 19.574  2       
i_sbmac16/lscc_mult_accumulate_inst/n723                     NET DELAY               0.661                 20.235  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_31/D1->i_sbmac16/lscc_mult_accumulate_inst/add_12_31/S1
                                          SLICE_R6C12D       D1_TO_F1_DELAY          0.476                 20.711  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[31]
                                                             NET DELAY               0.000                 20.711  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i31/D
                                                             ENDPOINT                0.000                 20.711  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                 88.832  34      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i30/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i31/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(20.710)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       67.923  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q  (SLICE_R4C10C)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i30/D  (SLICE_R6C12D)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 29
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 68.200 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                  5.499  34      
{i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i4/CK   i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK->i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q
                                          SLICE_R4C10C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/AxB_se[3]
                                                             NET DELAY               3.186                 10.073  1       
i_sbmac16/lscc_mult_accumulate_inst/add_12_3/B1->i_sbmac16/lscc_mult_accumulate_inst/add_12_3/CO1
                                          SLICE_R6C9B        B1_TO_COUT1_DELAY       0.357                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/n230                     NET DELAY               0.000                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO0
                                          SLICE_R6C9C        CIN0_TO_COUT0_DELAY     0.277                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/n684                     NET DELAY               0.000                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO1
                                          SLICE_R6C9C        CIN1_TO_COUT1_DELAY     0.277                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/n232                     NET DELAY               0.000                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO0
                                          SLICE_R6C9D        CIN0_TO_COUT0_DELAY     0.277                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/n687                     NET DELAY               0.000                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO1
                                          SLICE_R6C9D        CIN1_TO_COUT1_DELAY     0.277                 11.538  2       
i_sbmac16/lscc_mult_accumulate_inst/n234                     NET DELAY               0.555                 12.093  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO0
                                          SLICE_R6C10A       CIN0_TO_COUT0_DELAY     0.277                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/n690                     NET DELAY               0.000                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO1
                                          SLICE_R6C10A       CIN1_TO_COUT1_DELAY     0.277                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/n236                     NET DELAY               0.000                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO0
                                          SLICE_R6C10B       CIN0_TO_COUT0_DELAY     0.277                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/n693                     NET DELAY               0.000                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO1
                                          SLICE_R6C10B       CIN1_TO_COUT1_DELAY     0.277                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/n238                     NET DELAY               0.000                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO0
                                          SLICE_R6C10C       CIN0_TO_COUT0_DELAY     0.277                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/n696                     NET DELAY               0.000                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO1
                                          SLICE_R6C10C       CIN1_TO_COUT1_DELAY     0.277                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/n240                     NET DELAY               0.000                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO0
                                          SLICE_R6C10D       CIN0_TO_COUT0_DELAY     0.277                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/n699                     NET DELAY               0.000                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO1
                                          SLICE_R6C10D       CIN1_TO_COUT1_DELAY     0.277                 14.309  2       
i_sbmac16/lscc_mult_accumulate_inst/n242                     NET DELAY               0.555                 14.864  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO0
                                          SLICE_R6C11A       CIN0_TO_COUT0_DELAY     0.277                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/n702                     NET DELAY               0.000                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO1
                                          SLICE_R6C11A       CIN1_TO_COUT1_DELAY     0.277                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/n244                     NET DELAY               0.000                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO0
                                          SLICE_R6C11B       CIN0_TO_COUT0_DELAY     0.277                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/n705                     NET DELAY               0.000                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO1
                                          SLICE_R6C11B       CIN1_TO_COUT1_DELAY     0.277                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/n246                     NET DELAY               0.000                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO0
                                          SLICE_R6C11C       CIN0_TO_COUT0_DELAY     0.277                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/n708                     NET DELAY               0.000                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO1
                                          SLICE_R6C11C       CIN1_TO_COUT1_DELAY     0.277                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/n248                     NET DELAY               0.000                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO0
                                          SLICE_R6C11D       CIN0_TO_COUT0_DELAY     0.277                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/n711                     NET DELAY               0.000                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO1
                                          SLICE_R6C11D       CIN1_TO_COUT1_DELAY     0.277                 17.080  2       
i_sbmac16/lscc_mult_accumulate_inst/n250                     NET DELAY               0.555                 17.635  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO0
                                          SLICE_R6C12A       CIN0_TO_COUT0_DELAY     0.277                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/n714                     NET DELAY               0.000                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO1
                                          SLICE_R6C12A       CIN1_TO_COUT1_DELAY     0.277                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/n252                     NET DELAY               0.000                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CO0
                                          SLICE_R6C12B       CIN0_TO_COUT0_DELAY     0.277                 18.466  2       
i_sbmac16/lscc_mult_accumulate_inst/n717                     NET DELAY               0.000                 18.466  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CO1
                                          SLICE_R6C12B       CIN1_TO_COUT1_DELAY     0.277                 18.743  2       
i_sbmac16/lscc_mult_accumulate_inst/n254                     NET DELAY               0.000                 18.743  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CO0
                                          SLICE_R6C12C       CIN0_TO_COUT0_DELAY     0.277                 19.020  2       
i_sbmac16/lscc_mult_accumulate_inst/n720                     NET DELAY               0.000                 19.020  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CO1
                                          SLICE_R6C12C       CIN1_TO_COUT1_DELAY     0.277                 19.297  2       
i_sbmac16/lscc_mult_accumulate_inst/n256                     NET DELAY               0.661                 19.958  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_31/D0->i_sbmac16/lscc_mult_accumulate_inst/add_12_31/S0
                                          SLICE_R6C12D       D0_TO_F0_DELAY          0.476                 20.434  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[30]
                                                             NET DELAY               0.000                 20.434  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i30/D
                                                             ENDPOINT                0.000                 20.434  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                 88.832  34      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i30/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i31/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(20.433)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       68.200  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q  (SLICE_R4C10C)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i29/D  (SLICE_R6C12C)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 28
Delay Ratio      : 37.6% (route), 62.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 68.477 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                  5.499  34      
{i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i4/CK   i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK->i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q
                                          SLICE_R4C10C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/AxB_se[3]
                                                             NET DELAY               3.186                 10.073  1       
i_sbmac16/lscc_mult_accumulate_inst/add_12_3/B1->i_sbmac16/lscc_mult_accumulate_inst/add_12_3/CO1
                                          SLICE_R6C9B        B1_TO_COUT1_DELAY       0.357                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/n230                     NET DELAY               0.000                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO0
                                          SLICE_R6C9C        CIN0_TO_COUT0_DELAY     0.277                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/n684                     NET DELAY               0.000                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO1
                                          SLICE_R6C9C        CIN1_TO_COUT1_DELAY     0.277                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/n232                     NET DELAY               0.000                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO0
                                          SLICE_R6C9D        CIN0_TO_COUT0_DELAY     0.277                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/n687                     NET DELAY               0.000                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO1
                                          SLICE_R6C9D        CIN1_TO_COUT1_DELAY     0.277                 11.538  2       
i_sbmac16/lscc_mult_accumulate_inst/n234                     NET DELAY               0.555                 12.093  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO0
                                          SLICE_R6C10A       CIN0_TO_COUT0_DELAY     0.277                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/n690                     NET DELAY               0.000                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO1
                                          SLICE_R6C10A       CIN1_TO_COUT1_DELAY     0.277                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/n236                     NET DELAY               0.000                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO0
                                          SLICE_R6C10B       CIN0_TO_COUT0_DELAY     0.277                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/n693                     NET DELAY               0.000                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO1
                                          SLICE_R6C10B       CIN1_TO_COUT1_DELAY     0.277                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/n238                     NET DELAY               0.000                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO0
                                          SLICE_R6C10C       CIN0_TO_COUT0_DELAY     0.277                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/n696                     NET DELAY               0.000                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO1
                                          SLICE_R6C10C       CIN1_TO_COUT1_DELAY     0.277                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/n240                     NET DELAY               0.000                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO0
                                          SLICE_R6C10D       CIN0_TO_COUT0_DELAY     0.277                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/n699                     NET DELAY               0.000                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO1
                                          SLICE_R6C10D       CIN1_TO_COUT1_DELAY     0.277                 14.309  2       
i_sbmac16/lscc_mult_accumulate_inst/n242                     NET DELAY               0.555                 14.864  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO0
                                          SLICE_R6C11A       CIN0_TO_COUT0_DELAY     0.277                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/n702                     NET DELAY               0.000                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO1
                                          SLICE_R6C11A       CIN1_TO_COUT1_DELAY     0.277                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/n244                     NET DELAY               0.000                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO0
                                          SLICE_R6C11B       CIN0_TO_COUT0_DELAY     0.277                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/n705                     NET DELAY               0.000                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO1
                                          SLICE_R6C11B       CIN1_TO_COUT1_DELAY     0.277                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/n246                     NET DELAY               0.000                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO0
                                          SLICE_R6C11C       CIN0_TO_COUT0_DELAY     0.277                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/n708                     NET DELAY               0.000                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO1
                                          SLICE_R6C11C       CIN1_TO_COUT1_DELAY     0.277                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/n248                     NET DELAY               0.000                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO0
                                          SLICE_R6C11D       CIN0_TO_COUT0_DELAY     0.277                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/n711                     NET DELAY               0.000                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO1
                                          SLICE_R6C11D       CIN1_TO_COUT1_DELAY     0.277                 17.080  2       
i_sbmac16/lscc_mult_accumulate_inst/n250                     NET DELAY               0.555                 17.635  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO0
                                          SLICE_R6C12A       CIN0_TO_COUT0_DELAY     0.277                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/n714                     NET DELAY               0.000                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO1
                                          SLICE_R6C12A       CIN1_TO_COUT1_DELAY     0.277                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/n252                     NET DELAY               0.000                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CO0
                                          SLICE_R6C12B       CIN0_TO_COUT0_DELAY     0.277                 18.466  2       
i_sbmac16/lscc_mult_accumulate_inst/n717                     NET DELAY               0.000                 18.466  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CO1
                                          SLICE_R6C12B       CIN1_TO_COUT1_DELAY     0.277                 18.743  2       
i_sbmac16/lscc_mult_accumulate_inst/n254                     NET DELAY               0.000                 18.743  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_29/CO0
                                          SLICE_R6C12C       CIN0_TO_COUT0_DELAY     0.277                 19.020  2       
i_sbmac16/lscc_mult_accumulate_inst/n720                     NET DELAY               0.661                 19.681  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_29/D1->i_sbmac16/lscc_mult_accumulate_inst/add_12_29/S1
                                          SLICE_R6C12C       D1_TO_F1_DELAY          0.476                 20.157  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[29]
                                                             NET DELAY               0.000                 20.157  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i29/D
                                                             ENDPOINT                0.000                 20.157  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                 88.832  34      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i28/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i29/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(20.156)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       68.477  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q  (SLICE_R4C10C)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i28/D  (SLICE_R6C12C)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 27
Delay Ratio      : 38.3% (route), 61.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 68.754 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                  5.499  34      
{i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i4/CK   i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK->i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q
                                          SLICE_R4C10C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/AxB_se[3]
                                                             NET DELAY               3.186                 10.073  1       
i_sbmac16/lscc_mult_accumulate_inst/add_12_3/B1->i_sbmac16/lscc_mult_accumulate_inst/add_12_3/CO1
                                          SLICE_R6C9B        B1_TO_COUT1_DELAY       0.357                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/n230                     NET DELAY               0.000                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO0
                                          SLICE_R6C9C        CIN0_TO_COUT0_DELAY     0.277                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/n684                     NET DELAY               0.000                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO1
                                          SLICE_R6C9C        CIN1_TO_COUT1_DELAY     0.277                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/n232                     NET DELAY               0.000                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO0
                                          SLICE_R6C9D        CIN0_TO_COUT0_DELAY     0.277                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/n687                     NET DELAY               0.000                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO1
                                          SLICE_R6C9D        CIN1_TO_COUT1_DELAY     0.277                 11.538  2       
i_sbmac16/lscc_mult_accumulate_inst/n234                     NET DELAY               0.555                 12.093  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO0
                                          SLICE_R6C10A       CIN0_TO_COUT0_DELAY     0.277                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/n690                     NET DELAY               0.000                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO1
                                          SLICE_R6C10A       CIN1_TO_COUT1_DELAY     0.277                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/n236                     NET DELAY               0.000                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO0
                                          SLICE_R6C10B       CIN0_TO_COUT0_DELAY     0.277                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/n693                     NET DELAY               0.000                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO1
                                          SLICE_R6C10B       CIN1_TO_COUT1_DELAY     0.277                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/n238                     NET DELAY               0.000                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO0
                                          SLICE_R6C10C       CIN0_TO_COUT0_DELAY     0.277                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/n696                     NET DELAY               0.000                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO1
                                          SLICE_R6C10C       CIN1_TO_COUT1_DELAY     0.277                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/n240                     NET DELAY               0.000                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO0
                                          SLICE_R6C10D       CIN0_TO_COUT0_DELAY     0.277                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/n699                     NET DELAY               0.000                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO1
                                          SLICE_R6C10D       CIN1_TO_COUT1_DELAY     0.277                 14.309  2       
i_sbmac16/lscc_mult_accumulate_inst/n242                     NET DELAY               0.555                 14.864  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO0
                                          SLICE_R6C11A       CIN0_TO_COUT0_DELAY     0.277                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/n702                     NET DELAY               0.000                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO1
                                          SLICE_R6C11A       CIN1_TO_COUT1_DELAY     0.277                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/n244                     NET DELAY               0.000                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO0
                                          SLICE_R6C11B       CIN0_TO_COUT0_DELAY     0.277                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/n705                     NET DELAY               0.000                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO1
                                          SLICE_R6C11B       CIN1_TO_COUT1_DELAY     0.277                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/n246                     NET DELAY               0.000                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO0
                                          SLICE_R6C11C       CIN0_TO_COUT0_DELAY     0.277                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/n708                     NET DELAY               0.000                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO1
                                          SLICE_R6C11C       CIN1_TO_COUT1_DELAY     0.277                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/n248                     NET DELAY               0.000                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO0
                                          SLICE_R6C11D       CIN0_TO_COUT0_DELAY     0.277                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/n711                     NET DELAY               0.000                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO1
                                          SLICE_R6C11D       CIN1_TO_COUT1_DELAY     0.277                 17.080  2       
i_sbmac16/lscc_mult_accumulate_inst/n250                     NET DELAY               0.555                 17.635  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO0
                                          SLICE_R6C12A       CIN0_TO_COUT0_DELAY     0.277                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/n714                     NET DELAY               0.000                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO1
                                          SLICE_R6C12A       CIN1_TO_COUT1_DELAY     0.277                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/n252                     NET DELAY               0.000                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CO0
                                          SLICE_R6C12B       CIN0_TO_COUT0_DELAY     0.277                 18.466  2       
i_sbmac16/lscc_mult_accumulate_inst/n717                     NET DELAY               0.000                 18.466  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CO1
                                          SLICE_R6C12B       CIN1_TO_COUT1_DELAY     0.277                 18.743  2       
i_sbmac16/lscc_mult_accumulate_inst/n254                     NET DELAY               0.661                 19.404  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_29/D0->i_sbmac16/lscc_mult_accumulate_inst/add_12_29/S0
                                          SLICE_R6C12C       D0_TO_F0_DELAY          0.476                 19.880  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[28]
                                                             NET DELAY               0.000                 19.880  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i28/D
                                                             ENDPOINT                0.000                 19.880  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                 88.832  34      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i28/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i29/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(19.879)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       68.754  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q  (SLICE_R4C10C)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/D  (SLICE_R6C12B)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 26
Delay Ratio      : 39.1% (route), 60.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.031 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                  5.499  34      
{i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i4/CK   i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK->i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q
                                          SLICE_R4C10C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/AxB_se[3]
                                                             NET DELAY               3.186                 10.073  1       
i_sbmac16/lscc_mult_accumulate_inst/add_12_3/B1->i_sbmac16/lscc_mult_accumulate_inst/add_12_3/CO1
                                          SLICE_R6C9B        B1_TO_COUT1_DELAY       0.357                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/n230                     NET DELAY               0.000                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO0
                                          SLICE_R6C9C        CIN0_TO_COUT0_DELAY     0.277                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/n684                     NET DELAY               0.000                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO1
                                          SLICE_R6C9C        CIN1_TO_COUT1_DELAY     0.277                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/n232                     NET DELAY               0.000                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO0
                                          SLICE_R6C9D        CIN0_TO_COUT0_DELAY     0.277                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/n687                     NET DELAY               0.000                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO1
                                          SLICE_R6C9D        CIN1_TO_COUT1_DELAY     0.277                 11.538  2       
i_sbmac16/lscc_mult_accumulate_inst/n234                     NET DELAY               0.555                 12.093  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO0
                                          SLICE_R6C10A       CIN0_TO_COUT0_DELAY     0.277                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/n690                     NET DELAY               0.000                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO1
                                          SLICE_R6C10A       CIN1_TO_COUT1_DELAY     0.277                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/n236                     NET DELAY               0.000                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO0
                                          SLICE_R6C10B       CIN0_TO_COUT0_DELAY     0.277                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/n693                     NET DELAY               0.000                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO1
                                          SLICE_R6C10B       CIN1_TO_COUT1_DELAY     0.277                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/n238                     NET DELAY               0.000                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO0
                                          SLICE_R6C10C       CIN0_TO_COUT0_DELAY     0.277                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/n696                     NET DELAY               0.000                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO1
                                          SLICE_R6C10C       CIN1_TO_COUT1_DELAY     0.277                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/n240                     NET DELAY               0.000                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO0
                                          SLICE_R6C10D       CIN0_TO_COUT0_DELAY     0.277                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/n699                     NET DELAY               0.000                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO1
                                          SLICE_R6C10D       CIN1_TO_COUT1_DELAY     0.277                 14.309  2       
i_sbmac16/lscc_mult_accumulate_inst/n242                     NET DELAY               0.555                 14.864  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO0
                                          SLICE_R6C11A       CIN0_TO_COUT0_DELAY     0.277                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/n702                     NET DELAY               0.000                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO1
                                          SLICE_R6C11A       CIN1_TO_COUT1_DELAY     0.277                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/n244                     NET DELAY               0.000                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO0
                                          SLICE_R6C11B       CIN0_TO_COUT0_DELAY     0.277                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/n705                     NET DELAY               0.000                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO1
                                          SLICE_R6C11B       CIN1_TO_COUT1_DELAY     0.277                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/n246                     NET DELAY               0.000                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO0
                                          SLICE_R6C11C       CIN0_TO_COUT0_DELAY     0.277                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/n708                     NET DELAY               0.000                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO1
                                          SLICE_R6C11C       CIN1_TO_COUT1_DELAY     0.277                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/n248                     NET DELAY               0.000                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO0
                                          SLICE_R6C11D       CIN0_TO_COUT0_DELAY     0.277                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/n711                     NET DELAY               0.000                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO1
                                          SLICE_R6C11D       CIN1_TO_COUT1_DELAY     0.277                 17.080  2       
i_sbmac16/lscc_mult_accumulate_inst/n250                     NET DELAY               0.555                 17.635  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO0
                                          SLICE_R6C12A       CIN0_TO_COUT0_DELAY     0.277                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/n714                     NET DELAY               0.000                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO1
                                          SLICE_R6C12A       CIN1_TO_COUT1_DELAY     0.277                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/n252                     NET DELAY               0.000                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/CO0
                                          SLICE_R6C12B       CIN0_TO_COUT0_DELAY     0.277                 18.466  2       
i_sbmac16/lscc_mult_accumulate_inst/n717                     NET DELAY               0.661                 19.127  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/D1->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/S1
                                          SLICE_R6C12B       D1_TO_F1_DELAY          0.476                 19.603  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[27]
                                                             NET DELAY               0.000                 19.603  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/D
                                                             ENDPOINT                0.000                 19.603  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                 88.832  34      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(19.602)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       69.031  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q  (SLICE_R4C10C)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/D  (SLICE_R6C12B)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 25
Delay Ratio      : 39.9% (route), 60.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.308 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                  5.499  34      
{i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i4/CK   i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK->i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q
                                          SLICE_R4C10C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/AxB_se[3]
                                                             NET DELAY               3.186                 10.073  1       
i_sbmac16/lscc_mult_accumulate_inst/add_12_3/B1->i_sbmac16/lscc_mult_accumulate_inst/add_12_3/CO1
                                          SLICE_R6C9B        B1_TO_COUT1_DELAY       0.357                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/n230                     NET DELAY               0.000                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO0
                                          SLICE_R6C9C        CIN0_TO_COUT0_DELAY     0.277                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/n684                     NET DELAY               0.000                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO1
                                          SLICE_R6C9C        CIN1_TO_COUT1_DELAY     0.277                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/n232                     NET DELAY               0.000                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO0
                                          SLICE_R6C9D        CIN0_TO_COUT0_DELAY     0.277                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/n687                     NET DELAY               0.000                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO1
                                          SLICE_R6C9D        CIN1_TO_COUT1_DELAY     0.277                 11.538  2       
i_sbmac16/lscc_mult_accumulate_inst/n234                     NET DELAY               0.555                 12.093  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO0
                                          SLICE_R6C10A       CIN0_TO_COUT0_DELAY     0.277                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/n690                     NET DELAY               0.000                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO1
                                          SLICE_R6C10A       CIN1_TO_COUT1_DELAY     0.277                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/n236                     NET DELAY               0.000                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO0
                                          SLICE_R6C10B       CIN0_TO_COUT0_DELAY     0.277                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/n693                     NET DELAY               0.000                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO1
                                          SLICE_R6C10B       CIN1_TO_COUT1_DELAY     0.277                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/n238                     NET DELAY               0.000                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO0
                                          SLICE_R6C10C       CIN0_TO_COUT0_DELAY     0.277                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/n696                     NET DELAY               0.000                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO1
                                          SLICE_R6C10C       CIN1_TO_COUT1_DELAY     0.277                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/n240                     NET DELAY               0.000                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO0
                                          SLICE_R6C10D       CIN0_TO_COUT0_DELAY     0.277                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/n699                     NET DELAY               0.000                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO1
                                          SLICE_R6C10D       CIN1_TO_COUT1_DELAY     0.277                 14.309  2       
i_sbmac16/lscc_mult_accumulate_inst/n242                     NET DELAY               0.555                 14.864  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO0
                                          SLICE_R6C11A       CIN0_TO_COUT0_DELAY     0.277                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/n702                     NET DELAY               0.000                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO1
                                          SLICE_R6C11A       CIN1_TO_COUT1_DELAY     0.277                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/n244                     NET DELAY               0.000                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO0
                                          SLICE_R6C11B       CIN0_TO_COUT0_DELAY     0.277                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/n705                     NET DELAY               0.000                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO1
                                          SLICE_R6C11B       CIN1_TO_COUT1_DELAY     0.277                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/n246                     NET DELAY               0.000                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO0
                                          SLICE_R6C11C       CIN0_TO_COUT0_DELAY     0.277                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/n708                     NET DELAY               0.000                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO1
                                          SLICE_R6C11C       CIN1_TO_COUT1_DELAY     0.277                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/n248                     NET DELAY               0.000                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO0
                                          SLICE_R6C11D       CIN0_TO_COUT0_DELAY     0.277                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/n711                     NET DELAY               0.000                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO1
                                          SLICE_R6C11D       CIN1_TO_COUT1_DELAY     0.277                 17.080  2       
i_sbmac16/lscc_mult_accumulate_inst/n250                     NET DELAY               0.555                 17.635  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO0
                                          SLICE_R6C12A       CIN0_TO_COUT0_DELAY     0.277                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/n714                     NET DELAY               0.000                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO1
                                          SLICE_R6C12A       CIN1_TO_COUT1_DELAY     0.277                 18.189  2       
i_sbmac16/lscc_mult_accumulate_inst/n252                     NET DELAY               0.661                 18.850  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/D0->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/S0
                                          SLICE_R6C12B       D0_TO_F0_DELAY          0.476                 19.326  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[26]
                                                             NET DELAY               0.000                 19.326  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/D
                                                             ENDPOINT                0.000                 19.326  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                 88.832  34      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(19.325)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       69.308  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q  (SLICE_R4C10C)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/D  (SLICE_R6C12A)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 24
Delay Ratio      : 40.7% (route), 59.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.585 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                  5.499  34      
{i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i4/CK   i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK->i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q
                                          SLICE_R4C10C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/AxB_se[3]
                                                             NET DELAY               3.186                 10.073  1       
i_sbmac16/lscc_mult_accumulate_inst/add_12_3/B1->i_sbmac16/lscc_mult_accumulate_inst/add_12_3/CO1
                                          SLICE_R6C9B        B1_TO_COUT1_DELAY       0.357                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/n230                     NET DELAY               0.000                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO0
                                          SLICE_R6C9C        CIN0_TO_COUT0_DELAY     0.277                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/n684                     NET DELAY               0.000                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO1
                                          SLICE_R6C9C        CIN1_TO_COUT1_DELAY     0.277                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/n232                     NET DELAY               0.000                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO0
                                          SLICE_R6C9D        CIN0_TO_COUT0_DELAY     0.277                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/n687                     NET DELAY               0.000                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO1
                                          SLICE_R6C9D        CIN1_TO_COUT1_DELAY     0.277                 11.538  2       
i_sbmac16/lscc_mult_accumulate_inst/n234                     NET DELAY               0.555                 12.093  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO0
                                          SLICE_R6C10A       CIN0_TO_COUT0_DELAY     0.277                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/n690                     NET DELAY               0.000                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO1
                                          SLICE_R6C10A       CIN1_TO_COUT1_DELAY     0.277                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/n236                     NET DELAY               0.000                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO0
                                          SLICE_R6C10B       CIN0_TO_COUT0_DELAY     0.277                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/n693                     NET DELAY               0.000                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO1
                                          SLICE_R6C10B       CIN1_TO_COUT1_DELAY     0.277                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/n238                     NET DELAY               0.000                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO0
                                          SLICE_R6C10C       CIN0_TO_COUT0_DELAY     0.277                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/n696                     NET DELAY               0.000                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO1
                                          SLICE_R6C10C       CIN1_TO_COUT1_DELAY     0.277                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/n240                     NET DELAY               0.000                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO0
                                          SLICE_R6C10D       CIN0_TO_COUT0_DELAY     0.277                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/n699                     NET DELAY               0.000                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO1
                                          SLICE_R6C10D       CIN1_TO_COUT1_DELAY     0.277                 14.309  2       
i_sbmac16/lscc_mult_accumulate_inst/n242                     NET DELAY               0.555                 14.864  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO0
                                          SLICE_R6C11A       CIN0_TO_COUT0_DELAY     0.277                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/n702                     NET DELAY               0.000                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO1
                                          SLICE_R6C11A       CIN1_TO_COUT1_DELAY     0.277                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/n244                     NET DELAY               0.000                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO0
                                          SLICE_R6C11B       CIN0_TO_COUT0_DELAY     0.277                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/n705                     NET DELAY               0.000                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO1
                                          SLICE_R6C11B       CIN1_TO_COUT1_DELAY     0.277                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/n246                     NET DELAY               0.000                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO0
                                          SLICE_R6C11C       CIN0_TO_COUT0_DELAY     0.277                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/n708                     NET DELAY               0.000                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO1
                                          SLICE_R6C11C       CIN1_TO_COUT1_DELAY     0.277                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/n248                     NET DELAY               0.000                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO0
                                          SLICE_R6C11D       CIN0_TO_COUT0_DELAY     0.277                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/n711                     NET DELAY               0.000                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO1
                                          SLICE_R6C11D       CIN1_TO_COUT1_DELAY     0.277                 17.080  2       
i_sbmac16/lscc_mult_accumulate_inst/n250                     NET DELAY               0.555                 17.635  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/CO0
                                          SLICE_R6C12A       CIN0_TO_COUT0_DELAY     0.277                 17.912  2       
i_sbmac16/lscc_mult_accumulate_inst/n714                     NET DELAY               0.661                 18.573  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/D1->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/S1
                                          SLICE_R6C12A       D1_TO_F1_DELAY          0.476                 19.049  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[25]
                                                             NET DELAY               0.000                 19.049  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/D
                                                             ENDPOINT                0.000                 19.049  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                 88.832  34      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(19.048)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       69.585  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q  (SLICE_R4C10C)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/D  (SLICE_R6C12A)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 23
Delay Ratio      : 41.5% (route), 58.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.862 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                  5.499  34      
{i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i4/CK   i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK->i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q
                                          SLICE_R4C10C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/AxB_se[3]
                                                             NET DELAY               3.186                 10.073  1       
i_sbmac16/lscc_mult_accumulate_inst/add_12_3/B1->i_sbmac16/lscc_mult_accumulate_inst/add_12_3/CO1
                                          SLICE_R6C9B        B1_TO_COUT1_DELAY       0.357                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/n230                     NET DELAY               0.000                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO0
                                          SLICE_R6C9C        CIN0_TO_COUT0_DELAY     0.277                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/n684                     NET DELAY               0.000                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO1
                                          SLICE_R6C9C        CIN1_TO_COUT1_DELAY     0.277                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/n232                     NET DELAY               0.000                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO0
                                          SLICE_R6C9D        CIN0_TO_COUT0_DELAY     0.277                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/n687                     NET DELAY               0.000                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO1
                                          SLICE_R6C9D        CIN1_TO_COUT1_DELAY     0.277                 11.538  2       
i_sbmac16/lscc_mult_accumulate_inst/n234                     NET DELAY               0.555                 12.093  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO0
                                          SLICE_R6C10A       CIN0_TO_COUT0_DELAY     0.277                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/n690                     NET DELAY               0.000                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO1
                                          SLICE_R6C10A       CIN1_TO_COUT1_DELAY     0.277                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/n236                     NET DELAY               0.000                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO0
                                          SLICE_R6C10B       CIN0_TO_COUT0_DELAY     0.277                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/n693                     NET DELAY               0.000                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO1
                                          SLICE_R6C10B       CIN1_TO_COUT1_DELAY     0.277                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/n238                     NET DELAY               0.000                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO0
                                          SLICE_R6C10C       CIN0_TO_COUT0_DELAY     0.277                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/n696                     NET DELAY               0.000                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO1
                                          SLICE_R6C10C       CIN1_TO_COUT1_DELAY     0.277                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/n240                     NET DELAY               0.000                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO0
                                          SLICE_R6C10D       CIN0_TO_COUT0_DELAY     0.277                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/n699                     NET DELAY               0.000                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO1
                                          SLICE_R6C10D       CIN1_TO_COUT1_DELAY     0.277                 14.309  2       
i_sbmac16/lscc_mult_accumulate_inst/n242                     NET DELAY               0.555                 14.864  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO0
                                          SLICE_R6C11A       CIN0_TO_COUT0_DELAY     0.277                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/n702                     NET DELAY               0.000                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO1
                                          SLICE_R6C11A       CIN1_TO_COUT1_DELAY     0.277                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/n244                     NET DELAY               0.000                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO0
                                          SLICE_R6C11B       CIN0_TO_COUT0_DELAY     0.277                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/n705                     NET DELAY               0.000                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO1
                                          SLICE_R6C11B       CIN1_TO_COUT1_DELAY     0.277                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/n246                     NET DELAY               0.000                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO0
                                          SLICE_R6C11C       CIN0_TO_COUT0_DELAY     0.277                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/n708                     NET DELAY               0.000                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO1
                                          SLICE_R6C11C       CIN1_TO_COUT1_DELAY     0.277                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/n248                     NET DELAY               0.000                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO0
                                          SLICE_R6C11D       CIN0_TO_COUT0_DELAY     0.277                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/n711                     NET DELAY               0.000                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO1
                                          SLICE_R6C11D       CIN1_TO_COUT1_DELAY     0.277                 17.080  2       
i_sbmac16/lscc_mult_accumulate_inst/n250                     NET DELAY               1.216                 18.296  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/D0->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/S0
                                          SLICE_R6C12A       D0_TO_F0_DELAY          0.476                 18.772  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[24]
                                                             NET DELAY               0.000                 18.772  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/D
                                                             ENDPOINT                0.000                 18.772  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                 88.832  34      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(18.771)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       69.862  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q  (SLICE_R4C10C)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/D  (SLICE_R6C11D)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 22
Delay Ratio      : 39.8% (route), 60.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 70.694 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                  5.499  34      
{i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i4/CK   i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/CK->i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3/Q
                                          SLICE_R4C10C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/AxB_se[3]
                                                             NET DELAY               3.186                 10.073  1       
i_sbmac16/lscc_mult_accumulate_inst/add_12_3/B1->i_sbmac16/lscc_mult_accumulate_inst/add_12_3/CO1
                                          SLICE_R6C9B        B1_TO_COUT1_DELAY       0.357                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/n230                     NET DELAY               0.000                 10.430  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO0
                                          SLICE_R6C9C        CIN0_TO_COUT0_DELAY     0.277                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/n684                     NET DELAY               0.000                 10.707  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_5/CO1
                                          SLICE_R6C9C        CIN1_TO_COUT1_DELAY     0.277                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/n232                     NET DELAY               0.000                 10.984  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO0
                                          SLICE_R6C9D        CIN0_TO_COUT0_DELAY     0.277                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/n687                     NET DELAY               0.000                 11.261  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_7/CO1
                                          SLICE_R6C9D        CIN1_TO_COUT1_DELAY     0.277                 11.538  2       
i_sbmac16/lscc_mult_accumulate_inst/n234                     NET DELAY               0.555                 12.093  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO0
                                          SLICE_R6C10A       CIN0_TO_COUT0_DELAY     0.277                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/n690                     NET DELAY               0.000                 12.370  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_9/CO1
                                          SLICE_R6C10A       CIN1_TO_COUT1_DELAY     0.277                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/n236                     NET DELAY               0.000                 12.647  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO0
                                          SLICE_R6C10B       CIN0_TO_COUT0_DELAY     0.277                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/n693                     NET DELAY               0.000                 12.924  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_11/CO1
                                          SLICE_R6C10B       CIN1_TO_COUT1_DELAY     0.277                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/n238                     NET DELAY               0.000                 13.201  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO0
                                          SLICE_R6C10C       CIN0_TO_COUT0_DELAY     0.277                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/n696                     NET DELAY               0.000                 13.478  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_13/CO1
                                          SLICE_R6C10C       CIN1_TO_COUT1_DELAY     0.277                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/n240                     NET DELAY               0.000                 13.755  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO0
                                          SLICE_R6C10D       CIN0_TO_COUT0_DELAY     0.277                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/n699                     NET DELAY               0.000                 14.032  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/CO1
                                          SLICE_R6C10D       CIN1_TO_COUT1_DELAY     0.277                 14.309  2       
i_sbmac16/lscc_mult_accumulate_inst/n242                     NET DELAY               0.555                 14.864  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO0
                                          SLICE_R6C11A       CIN0_TO_COUT0_DELAY     0.277                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/n702                     NET DELAY               0.000                 15.141  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/CO1
                                          SLICE_R6C11A       CIN1_TO_COUT1_DELAY     0.277                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/n244                     NET DELAY               0.000                 15.418  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO0
                                          SLICE_R6C11B       CIN0_TO_COUT0_DELAY     0.277                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/n705                     NET DELAY               0.000                 15.695  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_19/CO1
                                          SLICE_R6C11B       CIN1_TO_COUT1_DELAY     0.277                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/n246                     NET DELAY               0.000                 15.972  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO0
                                          SLICE_R6C11C       CIN0_TO_COUT0_DELAY     0.277                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/n708                     NET DELAY               0.000                 16.249  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CI1->i_sbmac16/lscc_mult_accumulate_inst/add_12_21/CO1
                                          SLICE_R6C11C       CIN1_TO_COUT1_DELAY     0.277                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/n248                     NET DELAY               0.000                 16.526  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CI0->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/CO0
                                          SLICE_R6C11D       CIN0_TO_COUT0_DELAY     0.277                 16.803  2       
i_sbmac16/lscc_mult_accumulate_inst/n711                     NET DELAY               0.661                 17.464  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/D1->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/S1
                                          SLICE_R6C11D       D1_TO_F1_DELAY          0.476                 17.940  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[23]
                                                             NET DELAY               0.000                 17.940  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/D
                                                             ENDPOINT                0.000                 17.940  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  34      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY               5.499                 88.832  34      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(17.939)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       70.694  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/D              
                                         |    1.913 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/D              
                                         |    1.913 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/D              
                                         |    1.913 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/D              
                                         |    1.913 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i14/D              
                                         |    1.913 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i15/D              
                                         |    1.913 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i16/D              
                                         |    1.913 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i17/D              
                                         |    1.913 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/D              
                                         |    1.913 ns 
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/D              
                                         |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/Q  (SLICE_R6C11D)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/D  (SLICE_R6C11D)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/CK->i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/Q
                                          SLICE_R6C11D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i_sbmac16/lscc_mult_accumulate_inst/result_o[22]
                                                             NET DELAY        0.882                  4.745  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/C0->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/S0
                                          SLICE_R6C11D       C0_TO_F0_DELAY   0.252                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[22]
                                                             NET DELAY        0.000                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/Q  (SLICE_R6C11D)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/D  (SLICE_R6C11D)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/CK->i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/Q
                                          SLICE_R6C11D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i_sbmac16/lscc_mult_accumulate_inst/result_o[23]
                                                             NET DELAY        0.882                  4.745  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_23/C1->i_sbmac16/lscc_mult_accumulate_inst/add_12_23/S1
                                          SLICE_R6C11D       C1_TO_F1_DELAY   0.252                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[23]
                                                             NET DELAY        0.000                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i22/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/Q  (SLICE_R6C12A)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/D  (SLICE_R6C12A)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/CK->i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/Q
                                          SLICE_R6C12A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i_sbmac16/lscc_mult_accumulate_inst/result_o[24]
                                                             NET DELAY        0.882                  4.745  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/C0->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/S0
                                          SLICE_R6C12A       C0_TO_F0_DELAY   0.252                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[24]
                                                             NET DELAY        0.000                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/Q  (SLICE_R6C12A)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/D  (SLICE_R6C12A)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/CK->i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/Q
                                          SLICE_R6C12A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i_sbmac16/lscc_mult_accumulate_inst/result_o[25]
                                                             NET DELAY        0.882                  4.745  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_25/C1->i_sbmac16/lscc_mult_accumulate_inst/add_12_25/S1
                                          SLICE_R6C12A       C1_TO_F1_DELAY   0.252                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[25]
                                                             NET DELAY        0.000                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i24/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i14/Q  (SLICE_R6C10D)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i14/D  (SLICE_R6C10D)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i14/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i14/CK->i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i14/Q
                                          SLICE_R6C10D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i_sbmac16/lscc_mult_accumulate_inst/result_o[14]
                                                             NET DELAY        0.882                  4.745  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/C0->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/S0
                                          SLICE_R6C10D       C0_TO_F0_DELAY   0.252                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[14]
                                                             NET DELAY        0.000                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i14/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i14/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i15/Q  (SLICE_R6C10D)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i15/D  (SLICE_R6C10D)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i14/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i15/CK->i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i15/Q
                                          SLICE_R6C10D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i_sbmac16/lscc_mult_accumulate_inst/result_o[15]
                                                             NET DELAY        0.882                  4.745  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_15/C1->i_sbmac16/lscc_mult_accumulate_inst/add_12_15/S1
                                          SLICE_R6C10D       C1_TO_F1_DELAY   0.252                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[15]
                                                             NET DELAY        0.000                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i15/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i14/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i16/Q  (SLICE_R6C11A)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i16/D  (SLICE_R6C11A)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i16/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i16/CK->i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i16/Q
                                          SLICE_R6C11A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i_sbmac16/lscc_mult_accumulate_inst/result_o[16]
                                                             NET DELAY        0.882                  4.745  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/C0->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/S0
                                          SLICE_R6C11A       C0_TO_F0_DELAY   0.252                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[16]
                                                             NET DELAY        0.000                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i16/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i16/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i17/Q  (SLICE_R6C11A)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i17/D  (SLICE_R6C11A)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i16/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i17/CK->i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i17/Q
                                          SLICE_R6C11A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i_sbmac16/lscc_mult_accumulate_inst/result_o[17]
                                                             NET DELAY        0.882                  4.745  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_17/C1->i_sbmac16/lscc_mult_accumulate_inst/add_12_17/S1
                                          SLICE_R6C11A       C1_TO_F1_DELAY   0.252                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[17]
                                                             NET DELAY        0.000                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i17/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i16/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/Q  (SLICE_R6C12B)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/D  (SLICE_R6C12B)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/CK->i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/Q
                                          SLICE_R6C12B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i_sbmac16/lscc_mult_accumulate_inst/result_o[26]
                                                             NET DELAY        0.882                  4.745  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/C0->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/S0
                                          SLICE_R6C12B       C0_TO_F0_DELAY   0.252                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[26]
                                                             NET DELAY        0.000                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/Q  (SLICE_R6C12B)
Path End         : i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/D  (SLICE_R6C12B)
Source Clock     : clk_i (R)
Destination Clock: clk_i (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/CK->i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/Q
                                          SLICE_R6C12B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i_sbmac16/lscc_mult_accumulate_inst/result_o[27]
                                                             NET DELAY        0.882                  4.745  2       
i_sbmac16/lscc_mult_accumulate_inst/add_12_27/C1->i_sbmac16/lscc_mult_accumulate_inst/add_12_27/S1
                                          SLICE_R6C12B       C1_TO_F1_DELAY   0.252                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_32__N_1[27]
                                                             NET DELAY        0.000                  4.997  1       
i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
i_sbmac16/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i
                                                             NET DELAY        3.084                  3.084  35      
{i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i26/CK   i_sbmac16/lscc_mult_accumulate_inst/result_o_7__i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



