
---------- Begin Simulation Statistics ----------
final_tick                                13971645000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    257                       # Simulator instruction rate (inst/s)
host_mem_usage                                7757256                       # Number of bytes of host memory used
host_op_rate                                      263                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30977.72                       # Real time elapsed on the host
host_tick_rate                                 333685                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7965561                       # Number of instructions simulated
sim_ops                                       8151045                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010337                       # Number of seconds simulated
sim_ticks                                 10336790000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.538601                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  375112                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               384578                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                493                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3032                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            381421                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2895                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4049                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1154                       # Number of indirect misses.
system.cpu.branchPred.lookups                  403223                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7292                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          640                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2389197                       # Number of instructions committed
system.cpu.committedOps                       2425636                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.374433                       # CPI: cycles per instruction
system.cpu.discardedOps                          8596                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1212767                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             78395                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           741902                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2444321                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296346                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      493                       # number of quiesce instructions executed
system.cpu.numCycles                          8062185                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       493                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1583496     65.28%     65.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1079      0.04%     65.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84016      3.46%     68.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                757045     31.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2425636                       # Class of committed instruction
system.cpu.quiesceCycles                      8476679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5617864                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        700836                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              221959                       # Transaction distribution
system.membus.trans_dist::ReadResp             222601                       # Transaction distribution
system.membus.trans_dist::WriteReq             132757                       # Transaction distribution
system.membus.trans_dist::WriteResp            132757                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          333                       # Transaction distribution
system.membus.trans_dist::WriteClean               87                       # Transaction distribution
system.membus.trans_dist::CleanEvict              261                       # Transaction distribution
system.membus.trans_dist::ReadExReq               174                       # Transaction distribution
system.membus.trans_dist::ReadExResp              174                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            279                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           363                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       349709                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        349709                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       701055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       711123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       699418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       699418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1411163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        76422                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22381232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22381232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22475510                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1055155                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000025                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004964                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1055129    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      26      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1055155                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1798963573                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10159374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              572390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2012625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8576560                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1351742750                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1400250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       454580                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       454580                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7990                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1376256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1376256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1437544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11126                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22883878                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2429331750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1953729210                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1247924000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6340073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4755055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11095127                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6340073                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4755055                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11095127                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6340073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11095127                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4755055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22190254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4755055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11095127                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15850182                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4755055                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1634937                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6389991                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4755055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15850182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1634937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22240173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       221453                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       221453                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       128256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       128256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       688128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       699418                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22381232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       434313                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       434313    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       434313                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1027738625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1235515000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    536958959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19020218                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    555979177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19020218                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     12696785                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     31717003                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    555979177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31717003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    587696180                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7995392                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24772608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14024704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23789568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       249856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4429824                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       438272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2879488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      6340073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1616718536                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    773488868                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2396547478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    944670831                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1356775556                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2301446387                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      6340073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2561389367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2130264424                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4697993865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     18823639                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1585018                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     20408657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      7925091                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      6340073                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     14265164                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     26748730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      7925091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     34673820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     24573973                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      6340073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     30914046                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      6340073                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     12680145                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     19020218                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     30914046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     12680145                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      6340073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     49934264                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17856                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17856                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          279                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          304                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1727422                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       154787                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1882209                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1727422                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1727422                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1727422                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       154787                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1882209                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14024704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14205616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7995392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8235264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       219136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              221965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          420                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       124928                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             128676                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      6340073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6356712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1356775556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1634937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3170036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1374277314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2600420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19020218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1585018                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    773488868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            796694525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2600420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      6340073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     25376930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1585018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2130264424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1634937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3170036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2170971839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    343921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001533778000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          147                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          147                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              399644                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             136974                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      221965                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128676                       # Number of write requests accepted
system.mem_ctrls.readBursts                    221965                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128676                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    162                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8034                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7165342505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1109015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12987671255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32304.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58554.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       197                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   206834                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  119750                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                221964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128676                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  195579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    407                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.412316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   858.799574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.190887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          651      2.72%      2.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          573      2.40%      5.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          364      1.52%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          348      1.46%      8.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          422      1.77%      9.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          341      1.43%     11.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          391      1.64%     12.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          379      1.59%     14.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20435     85.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23904                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1508.897959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    865.852100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             21     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.68%     14.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.68%     15.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           44     29.93%     45.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           69     46.94%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.68%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            8      5.44%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           147                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     875.374150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    654.272090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    343.397932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8      5.44%      5.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.36%      6.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      4.76%     11.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.68%     12.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.68%     12.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.04%     14.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.36%     16.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.68%     17.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      5.44%     22.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          114     77.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           147                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14195392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8235520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14205616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8235264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1373.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       796.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1374.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    796.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10336490000                       # Total gap between requests
system.mem_ctrls.avgGap                      29478.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14015552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7995392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 6234817.578764780425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6356712.286889837123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1355890174.802815914154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1634936.958185277879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3157653.391430028249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2724249.984763161279                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19020218.075437344611                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1485954.537143542664                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 773488868.401118755341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       219136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          420                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       124928                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58478170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59710715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12824903575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     22553550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22025245                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15799326690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3157342500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     44730250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 177223018000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57107.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58084.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58524.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     85107.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43018.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37617444.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1027780.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    174727.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1418601.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5676780320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    559230000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4101854680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 986                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           493                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10746673.174442                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    20243350.282680                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          493    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1200375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398288500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             493                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8673535125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5298109875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1275124                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1275124                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1275124                       # number of overall hits
system.cpu.icache.overall_hits::total         1275124                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          279                       # number of overall misses
system.cpu.icache.overall_misses::total           279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12116250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12116250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12116250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12116250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1275403                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1275403                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1275403                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1275403                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000219                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000219                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43427.419355                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43427.419355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43427.419355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43427.419355                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          279                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11678000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11678000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11678000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11678000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41856.630824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41856.630824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41856.630824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41856.630824                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1275124                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1275124                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12116250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12116250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1275403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1275403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43427.419355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43427.419355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11678000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11678000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41856.630824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41856.630824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           387.848847                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              967072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                64                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15110.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   387.848847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.757517                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.757517                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2551085                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2551085                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       137725                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           137725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       137725                       # number of overall hits
system.cpu.dcache.overall_hits::total          137725                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          684                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            684                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          684                       # number of overall misses
system.cpu.dcache.overall_misses::total           684                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51124250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51124250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51124250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51124250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       138409                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       138409                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       138409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       138409                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004942                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74743.055556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74743.055556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74743.055556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74743.055556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.dcache.writebacks::total               333                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          147                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5007                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5007                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39894000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39894000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10981625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10981625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003880                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003880                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74290.502793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74290.502793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74290.502793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74290.502793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2193.254444                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2193.254444                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    530                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        85062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           85062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28700500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28700500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        85452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        85452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73591.025641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73591.025641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          506                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          506                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27156250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27156250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10981625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10981625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74810.606061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74810.606061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21702.816206                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21702.816206                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22423750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22423750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76271.258503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76271.258503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4501                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4501                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12737750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12737750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73205.459770                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73205.459770                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       349709                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       349709                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3656167875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3656167875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.886420                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.886420                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        53193                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        53193                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       296516                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       296516                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3519450823                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3519450823                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11869.345408                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11869.345408                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.249665                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10131                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               617                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.419773                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.249665                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967285                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967285                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3351845                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3351845                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13971645000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13971813750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    257                       # Simulator instruction rate (inst/s)
host_mem_usage                                7757256                       # Number of bytes of host memory used
host_op_rate                                      263                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30977.83                       # Real time elapsed on the host
host_tick_rate                                 333689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7965570                       # Number of instructions simulated
sim_ops                                       8151060                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010337                       # Number of seconds simulated
sim_ticks                                 10336958750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.537846                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  375113                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               384582                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                494                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3034                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            381422                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2895                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4050                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1155                       # Number of indirect misses.
system.cpu.branchPred.lookups                  403229                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7294                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          640                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2389206                       # Number of instructions committed
system.cpu.committedOps                       2425651                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.374533                       # CPI: cycles per instruction
system.cpu.discardedOps                          8601                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1212781                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             78396                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           741904                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2444545                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296337                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      493                       # number of quiesce instructions executed
system.cpu.numCycles                          8062455                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       493                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1583504     65.28%     65.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1079      0.04%     65.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84022      3.46%     68.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                757045     31.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2425651                       # Class of committed instruction
system.cpu.quiesceCycles                      8476679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5617910                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        700840                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              221959                       # Transaction distribution
system.membus.trans_dist::ReadResp             222603                       # Transaction distribution
system.membus.trans_dist::WriteReq             132757                       # Transaction distribution
system.membus.trans_dist::WriteResp            132757                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          335                       # Transaction distribution
system.membus.trans_dist::WriteClean               87                       # Transaction distribution
system.membus.trans_dist::CleanEvict              261                       # Transaction distribution
system.membus.trans_dist::ReadExReq               174                       # Transaction distribution
system.membus.trans_dist::ReadExResp              174                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            279                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           365                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       349709                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        349709                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       701061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       711129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       699418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       699418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1411169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        76678                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22381232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22381232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22475766                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1055157                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000025                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004964                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1055131    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      26      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1055157                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1798977823                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10159374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              572390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2012625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8588060                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1351742750                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1400250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       454580                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       454580                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7990                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1376256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1376256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1437544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11126                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22883878                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2429331750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1953729210                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1247924000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6339969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4754977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11094946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6339969                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4754977                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11094946                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6339969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11094946                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4754977                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22189892                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4754977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11094946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15849923                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4754977                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1634910                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6389887                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4754977                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15849923                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1634910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22239810                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       221453                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       221453                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       128256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       128256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       688128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       699418                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22381232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       434313                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       434313    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       434313                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1027738625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1235515000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    536950193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19019908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    555970101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19019908                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     12696578                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     31716485                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    555970101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31716485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    587686586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7995392                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24772608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14024704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23789568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       249856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4429824                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       438272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2879488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      6339969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1616692144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    773476241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2396508354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    944655409                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1356753407                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2301408816                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      6339969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2561347553                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2130229648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4697917170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     18823331                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1584992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     20408324                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      7924961                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      6339969                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     14264931                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     26748293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      7924961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     34673254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     24573572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      6339969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     30913541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      6339969                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     12679938                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     19019908                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     30913541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     12679938                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      6339969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     49933449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17856                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17856                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          279                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          304                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1727394                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       154784                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1882178                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1727394                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1727394                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1727394                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       154784                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1882178                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14024704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14205744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7995392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8235392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       219136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              221967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          422                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       124928                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             128678                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      6339969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6356609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1356753407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1634910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3182367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1374267262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2612761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19019908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1584992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    773476241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            796693902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2612761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      6339969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     25376516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1584992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2130229648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1634910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3182367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2170961164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    343921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001533778000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          147                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          147                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              399650                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             136974                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      221967                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128678                       # Number of write requests accepted
system.mem_ctrls.readBursts                    221967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128678                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    162                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8034                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7165360505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1109025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12987741755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32304.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58554.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       197                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   206835                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  119750                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                221966                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128678                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  195579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    407                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.412316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   858.799574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.190887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          651      2.72%      2.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          573      2.40%      5.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          364      1.52%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          348      1.46%      8.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          422      1.77%      9.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          341      1.43%     11.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          391      1.64%     12.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          379      1.59%     14.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20435     85.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23904                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1508.897959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    865.852100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             21     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.68%     14.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.68%     15.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           44     29.93%     45.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           69     46.94%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.68%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            8      5.44%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           147                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     875.374150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    654.272090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    343.397932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8      5.44%      5.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.36%      6.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      4.76%     11.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.68%     12.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.68%     12.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.04%     14.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.36%     16.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.68%     17.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      5.44%     22.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          114     77.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           147                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14195520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8235520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14205744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8235392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1373.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       796.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1374.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    796.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10336968125                       # Total gap between requests
system.mem_ctrls.avgGap                      29479.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14015552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7995392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 6234715.795881452970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6356608.514085440896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1355868040.007415056229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1634910.267974127317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3169984.595324035734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2724205.511606593151                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19019907.571944214404                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1485930.279058141867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 773476241.259064674377                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       219136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          422                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       124928                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58478170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59710715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12824903575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     22553550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22095745                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15799326690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3157342500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     44730250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 177223018000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57107.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58084.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58524.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     85107.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42987.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37439162.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1027780.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    174727.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1418601.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5676783445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    559230000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4102020305                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 986                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           493                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10746673.174442                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    20243350.282680                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          493    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1200375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398288500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             493                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8673703875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5298109875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1275135                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1275135                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1275135                       # number of overall hits
system.cpu.icache.overall_hits::total         1275135                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          279                       # number of overall misses
system.cpu.icache.overall_misses::total           279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12116250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12116250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12116250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12116250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1275414                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1275414                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1275414                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1275414                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000219                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000219                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43427.419355                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43427.419355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43427.419355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43427.419355                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          279                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11678000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11678000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11678000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11678000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41856.630824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41856.630824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41856.630824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41856.630824                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1275135                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1275135                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12116250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12116250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1275414                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1275414                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43427.419355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43427.419355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11678000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11678000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41856.630824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41856.630824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           387.849208                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2854875                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               474                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6022.943038                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   387.849208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.757518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.757518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2551107                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2551107                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       137730                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           137730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       137730                       # number of overall hits
system.cpu.dcache.overall_hits::total          137730                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          686                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            686                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          686                       # number of overall misses
system.cpu.dcache.overall_misses::total           686                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51263000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51263000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51263000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51263000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       138416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       138416                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       138416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       138416                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004956                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004956                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004956                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004956                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74727.405248                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74727.405248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74727.405248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74727.405248                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          335                       # number of writebacks
system.cpu.dcache.writebacks::total               335                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          147                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5007                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5007                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40029750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40029750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40029750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40029750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10981625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10981625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003894                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003894                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003894                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003894                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74266.697588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74266.697588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74266.697588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74266.697588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2193.254444                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2193.254444                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    532                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        85067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           85067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28839250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28839250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        85459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        85459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73569.515306                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73569.515306                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          365                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          506                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          506                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27292000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27292000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10981625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10981625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74772.602740                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74772.602740                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21702.816206                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21702.816206                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22423750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22423750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76271.258503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76271.258503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4501                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4501                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12737750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12737750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73205.459770                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73205.459770                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       349709                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       349709                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3656167875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3656167875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.886420                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.886420                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        53193                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        53193                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       296516                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       296516                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3519450823                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3519450823                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11869.345408                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11869.345408                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.248632                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              142802                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.872502                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.248632                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3351875                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3351875                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13971813750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
