# ğŸ§© Week 6 Task â€“ Physical Design Workshop

## ğŸ¯ Objective

To perform **hands-on Physical Design labs** using a pre-configured **VDI image** and understand the **complete hierarchy** of digital and mixed-signal design implementation â€” from **standard cell design** to **DRC** and **STA validation**.

---

## ğŸ’¡ Why This Task Is Important

Having completed **OpenROAD installation** and basic **Floorplanning/Placement**, you are now ready to explore **end-to-end Physical Design**.

This workshop bridges the gap between **theoretical understanding** and **real-world chip implementation**, helping you gain insight into:

* ğŸ”¹ Integration of **hierarchical digital design** with custom analog/mixed-signal blocks
* ğŸ”¹ The interplay between **layout**, **timing**, and **design rule checks (DRC)**
* ğŸ”¹ How **physical design choices** affect sign-off quality and **silicon reliability**

By the end of this week, you will understand how **synthesis, STA, and layout** interact to transform a design from **RTL to physical silicon**.

---

## ğŸ§° Lab Setup

* ğŸ“¦ **Download Link:**
  [Physical Design Tools VDI Image](https://drive.google.com/file/d/1Ri30Yeqjyprv-rStHEScUMpKtw2JfVJe/view)

* ğŸ–¥ï¸ **Installation Proof:**
  Step-by-step guide for running the VDI on **Windows** using **Oracle VirtualBox**

![WhatsApp Image 2025-10-29 at 10 57 24 PM](https://github.com/user-attachments/assets/03e33df1-f2e4-47bd-913d-4057748622cf)


---

