#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun  4 18:52:15 2022
# Process ID: 7700
# Current directory: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6468 C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.xpr
# Log file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/vivado.log
# Journal file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.242 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd}
Reading block design file <C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding component instance block -- xilinx.com:user:DisplayController:1.0 - DisplayController_0
Successfully read diagram <mb_design> from block design file <C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.242 ; gain = 0.000
close_project
create_project CounterComp_SW_HW_Polling C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling -part xc7a100tcsg324-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part digilentinc.com:nexys4:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
import_files -norecurse C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mb_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mb_design_DisplayController_0_1

WARNING: [IP_Flow 19-2162] IP 'mb_design_DisplayController_0_1' is locked:
* IP definition 'DisplayController (1.0)' for IP 'mb_design_DisplayController_0_1' (customized with software release 2020.2) was not found in the IP Catalog.
export_ip_user_files -of_objects  [get_files  C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.srcs/sources_1/bd/mb_design/mb_design.bd] -lib_map_path [list {modelsim=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.cache/compile_simlib/modelsim} {questa=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.cache/compile_simlib/questa} {riviera=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.cache/compile_simlib/riviera} {activehdl=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.srcs/sources_1/bd/mb_design/mb_design.bd}
Reading block design file <C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.srcs/sources_1/bd/mb_design/mb_design.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding component instance block -- xilinx.com:user:DisplayController:1.0 - DisplayController_0
Successfully read diagram <mb_design> from block design file <C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.223 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {1} CONFIG.C_DOUT_DEFAULT_2 {0xFFFFFFFF} CONFIG.C_DOUT_DEFAULT {0xFFFFFFFF} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_16bits ( 16 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_16bits [get_bd_cells /axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_16bits_0
INFO: [BoardRule 102-9] connect_bd_intf_net /dip_switches_16bits_0 /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_16bits ( 16 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE dip_switches_16bits [get_bd_cells /axi_gpio_0]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' with value 'dip_switches_16bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' with value 'dip_switches_16bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_gpio_0'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' with value 'dip_switches_16bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
Validation failed for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' with value 'dip_switches_16bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
Customization errors found on 'axi_gpio_0'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-2168] Errors found in procedure apply_rule:
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:board was not applied to object GPIO2
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_16bits ( 16 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
endgroup
connect_bd_intf_net [get_bd_intf_ports dual_seven_seg_led_disp] [get_bd_intf_pins axi_gpio_0/GPIO2]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO1] [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {1} CONFIG.C_DOUT_DEFAULT_2 {0xFFFFFFFF} CONFIG.C_DOUT_DEFAULT {0xFFFFFFFF} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_16bits ( 16 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_16bits [get_bd_cells /axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_16bits_1
INFO: [BoardRule 102-9] connect_bd_intf_net /dip_switches_16bits_1 /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_16bits ( 16 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE dip_switches_16bits [get_bd_cells /axi_gpio_0]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' with value 'dip_switches_16bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' with value 'dip_switches_16bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_gpio_0'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' with value 'dip_switches_16bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
Validation failed for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' with value 'dip_switches_16bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
Customization errors found on 'axi_gpio_0'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-2168] Errors found in procedure apply_rule:
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:board was not applied to object GPIO2
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_16bits ( 16 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  4 18:59:51 2022...
