--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml datapath.twx datapath.ncd -o datapath.twr datapath.pcf

Design file:              datapath.ncd
Physical constraint file: datapath.pcf
Device,package,speed:     xc3s50,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
add           |    2.641(R)|    0.111(R)|clk_BUFGP         |   0.000|
alu_on_dbus   |    5.353(R)|   -0.586(R)|clk_BUFGP         |   0.000|
clr_pc        |    1.653(R)|    0.661(R)|clk_BUFGP         |   0.000|
data_bus_in<0>|    2.670(R)|   -0.361(R)|clk_BUFGP         |   0.000|
data_bus_in<1>|    3.475(R)|   -0.862(R)|clk_BUFGP         |   0.000|
data_bus_in<2>|    3.382(R)|   -0.698(R)|clk_BUFGP         |   0.000|
data_bus_in<3>|    3.679(R)|   -0.579(R)|clk_BUFGP         |   0.000|
data_bus_in<4>|    3.424(R)|   -0.546(R)|clk_BUFGP         |   0.000|
data_bus_in<5>|    3.347(R)|   -0.270(R)|clk_BUFGP         |   0.000|
data_bus_in<6>|    3.076(R)|   -0.440(R)|clk_BUFGP         |   0.000|
data_bus_in<7>|    3.334(R)|   -0.448(R)|clk_BUFGP         |   0.000|
data_on_dbus  |    5.256(R)|   -0.329(R)|clk_BUFGP         |   0.000|
inc_pc        |    1.606(R)|   -0.111(R)|clk_BUFGP         |   0.000|
ld_ac         |    0.914(R)|    0.420(R)|clk_BUFGP         |   0.000|
ld_ir         |    0.663(R)|    0.641(R)|clk_BUFGP         |   0.000|
ld_pc         |    1.586(R)|    0.707(R)|clk_BUFGP         |   0.000|
pass          |    4.615(R)|   -0.766(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
adr_bus<0>     |   10.602(R)|clk_BUFGP         |   0.000|
adr_bus<1>     |   12.193(R)|clk_BUFGP         |   0.000|
adr_bus<2>     |   10.936(R)|clk_BUFGP         |   0.000|
adr_bus<3>     |   10.311(R)|clk_BUFGP         |   0.000|
adr_bus<4>     |   11.362(R)|clk_BUFGP         |   0.000|
adr_bus<5>     |   10.973(R)|clk_BUFGP         |   0.000|
data_bus_out<0>|   12.008(R)|clk_BUFGP         |   0.000|
data_bus_out<1>|   11.513(R)|clk_BUFGP         |   0.000|
data_bus_out<2>|   12.280(R)|clk_BUFGP         |   0.000|
data_bus_out<3>|   11.844(R)|clk_BUFGP         |   0.000|
data_bus_out<4>|   11.952(R)|clk_BUFGP         |   0.000|
data_bus_out<5>|   12.116(R)|clk_BUFGP         |   0.000|
data_bus_out<6>|   12.561(R)|clk_BUFGP         |   0.000|
data_bus_out<7>|   12.341(R)|clk_BUFGP         |   0.000|
op_code<0>     |    8.853(R)|clk_BUFGP         |   0.000|
op_code<1>     |    9.205(R)|clk_BUFGP         |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.399|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
add            |data_bus_out<0>|    9.386|
add            |data_bus_out<1>|    8.557|
add            |data_bus_out<2>|    9.405|
add            |data_bus_out<3>|    8.962|
add            |data_bus_out<4>|    8.721|
add            |data_bus_out<5>|    9.206|
add            |data_bus_out<6>|    9.132|
add            |data_bus_out<7>|    9.230|
alu_on_dbus    |data_bus_out<0>|    9.826|
alu_on_dbus    |data_bus_out<1>|   11.186|
alu_on_dbus    |data_bus_out<2>|   11.741|
alu_on_dbus    |data_bus_out<3>|   11.915|
alu_on_dbus    |data_bus_out<4>|   11.236|
alu_on_dbus    |data_bus_out<5>|   11.287|
alu_on_dbus    |data_bus_out<6>|   11.104|
alu_on_dbus    |data_bus_out<7>|   10.643|
data_bus_in<0> |data_bus_out<0>|    9.545|
data_bus_in<1> |data_bus_out<1>|   10.021|
data_bus_in<2> |data_bus_out<2>|   10.200|
data_bus_in<3> |data_bus_out<3>|   10.241|
data_bus_in<4> |data_bus_out<4>|    9.893|
data_bus_in<5> |data_bus_out<5>|    9.912|
data_bus_in<6> |data_bus_out<6>|    9.981|
data_bus_in<7> |data_bus_out<7>|    9.923|
data_on_dbus   |data_bus_out<0>|    9.504|
data_on_dbus   |data_bus_out<1>|   10.242|
data_on_dbus   |data_bus_out<2>|   10.709|
data_on_dbus   |data_bus_out<3>|   10.589|
data_on_dbus   |data_bus_out<4>|   10.218|
data_on_dbus   |data_bus_out<5>|   11.821|
data_on_dbus   |data_bus_out<6>|   10.955|
data_on_dbus   |data_bus_out<7>|   10.568|
dbus_on_data   |data_bus_out<0>|    7.991|
dbus_on_data   |data_bus_out<1>|    8.379|
dbus_on_data   |data_bus_out<2>|    7.991|
dbus_on_data   |data_bus_out<3>|    8.105|
dbus_on_data   |data_bus_out<4>|    8.663|
dbus_on_data   |data_bus_out<5>|    8.378|
dbus_on_data   |data_bus_out<6>|    8.379|
dbus_on_data   |data_bus_out<7>|    8.729|
ir_on_adr      |adr_bus<0>     |    9.583|
ir_on_adr      |adr_bus<1>     |    9.946|
ir_on_adr      |adr_bus<2>     |    9.566|
ir_on_adr      |adr_bus<3>     |    9.583|
ir_on_adr      |adr_bus<4>     |    9.897|
ir_on_adr      |adr_bus<5>     |    9.946|
pass           |data_bus_out<0>|   10.051|
pass           |data_bus_out<1>|   10.776|
pass           |data_bus_out<2>|   11.346|
pass           |data_bus_out<3>|   11.177|
pass           |data_bus_out<4>|   10.352|
pass           |data_bus_out<5>|   10.940|
pass           |data_bus_out<6>|   10.746|
pass           |data_bus_out<7>|   10.734|
pc_on_adr      |adr_bus<0>     |    8.392|
pc_on_adr      |adr_bus<1>     |    8.755|
pc_on_adr      |adr_bus<2>     |    8.375|
pc_on_adr      |adr_bus<3>     |    8.392|
pc_on_adr      |adr_bus<4>     |    8.743|
pc_on_adr      |adr_bus<5>     |    8.755|
---------------+---------------+---------+


Analysis completed Wed Jan 24 12:12:14 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



