{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651827887235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651827887240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 17:04:47 2022 " "Processing started: Fri May 06 17:04:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651827887240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827887240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827887240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651827887556 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1651827887556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 open_risc_v_soc " "Found entity 1: open_risc_v_soc" {  } { { "../tb/open_risc_v_soc.v" "" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/utils/dual_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file /bz_riscv/phase4_debug_led/utils/dual_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_ram " "Found entity 1: dual_ram" {  } { { "../utils/dual_ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896428 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_ram_template " "Found entity 2: dual_ram_template" {  } { { "../utils/dual_ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/utils/dff_set.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/utils/dff_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_set " "Found entity 1: dff_set" {  } { { "../utils/dff_set.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dff_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/uart_debug.v 3 3 " "Found 3 design units, including 3 entities, in source file /bz_riscv/phase4_debug_led/rtl/uart_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug " "Found entity 1: uart_debug" {  } { { "../rtl/uart_debug.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896432 ""} { "Info" "ISGN_ENTITY_NAME" "2 write2rom " "Found entity 2: write2rom" {  } { { "../rtl/uart_debug.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896432 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_recv " "Found entity 3: uart_recv" {  } { { "../rtl/uart_debug.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/rom.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "../rtl/regs.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/regs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../rtl/pc_reg.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/pc_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/open_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/open_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 open_risc_v " "Found entity 1: open_risc_v" {  } { { "../rtl/open_risc_v.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "../rtl/id_ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /bz_riscv/phase4_debug_led/rtl/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file /bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_button_debounce " "Found entity 1: debug_button_debounce" {  } { { "../rtl/debug_button_debounce.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896456 ""} { "Info" "ISGN_ENTITY_NAME" "2 key_debounce " "Found entity 2: key_debounce" {  } { { "../rtl/debug_button_debounce.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../rtl/ctrl.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651827896459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "open_risc_v_soc " "Elaborating entity \"open_risc_v_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651827896513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_button_debounce debug_button_debounce:debug_button_debounce_inst " "Elaborating entity \"debug_button_debounce\" for hierarchy \"debug_button_debounce:debug_button_debounce_inst\"" {  } { { "../tb/open_risc_v_soc.v" "debug_button_debounce_inst" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce debug_button_debounce:debug_button_debounce_inst\|key_debounce:key_debounce_inst1 " "Elaborating entity \"key_debounce\" for hierarchy \"debug_button_debounce:debug_button_debounce_inst\|key_debounce:key_debounce_inst1\"" {  } { { "../rtl/debug_button_debounce.v" "key_debounce_inst1" { Text "F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_risc_v open_risc_v:open_risc_v_inst " "Elaborating entity \"open_risc_v\" for hierarchy \"open_risc_v:open_risc_v_inst\"" {  } { { "../tb/open_risc_v_soc.v" "open_risc_v_inst" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg open_risc_v:open_risc_v_inst\|pc_reg:pc_reg_inst " "Elaborating entity \"pc_reg\" for hierarchy \"open_risc_v:open_risc_v_inst\|pc_reg:pc_reg_inst\"" {  } { { "../rtl/open_risc_v.v" "pc_reg_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id open_risc_v:open_risc_v_inst\|if_id:if_id_inst " "Elaborating entity \"if_id\" for hierarchy \"open_risc_v:open_risc_v_inst\|if_id:if_id_inst\"" {  } { { "../rtl/open_risc_v.v" "if_id_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_set open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|dff_set:dff2 " "Elaborating entity \"dff_set\" for hierarchy \"open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|dff_set:dff2\"" {  } { { "../rtl/if_id.v" "dff2" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id open_risc_v:open_risc_v_inst\|id:id_inst " "Elaborating entity \"id\" for hierarchy \"open_risc_v:open_risc_v_inst\|id:id_inst\"" {  } { { "../rtl/open_risc_v.v" "id_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func7 id.v(36) " "Verilog HDL or VHDL warning at id.v(36): object \"func7\" assigned a value but never read" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651827896578 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "base_addr_o id.v(54) " "Verilog HDL Always Construct warning at id.v(54): inferring latch(es) for variable \"base_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651827896578 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_offset_o id.v(54) " "Verilog HDL Always Construct warning at id.v(54): inferring latch(es) for variable \"addr_offset_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651827896578 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[0\] id.v(54) " "Inferred latch for \"addr_offset_o\[0\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896578 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[1\] id.v(54) " "Inferred latch for \"addr_offset_o\[1\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896578 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[2\] id.v(54) " "Inferred latch for \"addr_offset_o\[2\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896578 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[3\] id.v(54) " "Inferred latch for \"addr_offset_o\[3\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896578 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[4\] id.v(54) " "Inferred latch for \"addr_offset_o\[4\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896578 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[5\] id.v(54) " "Inferred latch for \"addr_offset_o\[5\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896578 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[6\] id.v(54) " "Inferred latch for \"addr_offset_o\[6\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896578 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[7\] id.v(54) " "Inferred latch for \"addr_offset_o\[7\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[8\] id.v(54) " "Inferred latch for \"addr_offset_o\[8\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[9\] id.v(54) " "Inferred latch for \"addr_offset_o\[9\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[10\] id.v(54) " "Inferred latch for \"addr_offset_o\[10\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[11\] id.v(54) " "Inferred latch for \"addr_offset_o\[11\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[12\] id.v(54) " "Inferred latch for \"addr_offset_o\[12\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[13\] id.v(54) " "Inferred latch for \"addr_offset_o\[13\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[14\] id.v(54) " "Inferred latch for \"addr_offset_o\[14\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[15\] id.v(54) " "Inferred latch for \"addr_offset_o\[15\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[16\] id.v(54) " "Inferred latch for \"addr_offset_o\[16\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[17\] id.v(54) " "Inferred latch for \"addr_offset_o\[17\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[18\] id.v(54) " "Inferred latch for \"addr_offset_o\[18\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[19\] id.v(54) " "Inferred latch for \"addr_offset_o\[19\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[20\] id.v(54) " "Inferred latch for \"addr_offset_o\[20\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[21\] id.v(54) " "Inferred latch for \"addr_offset_o\[21\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[22\] id.v(54) " "Inferred latch for \"addr_offset_o\[22\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[23\] id.v(54) " "Inferred latch for \"addr_offset_o\[23\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[24\] id.v(54) " "Inferred latch for \"addr_offset_o\[24\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[25\] id.v(54) " "Inferred latch for \"addr_offset_o\[25\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[26\] id.v(54) " "Inferred latch for \"addr_offset_o\[26\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[27\] id.v(54) " "Inferred latch for \"addr_offset_o\[27\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[28\] id.v(54) " "Inferred latch for \"addr_offset_o\[28\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[29\] id.v(54) " "Inferred latch for \"addr_offset_o\[29\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[30\] id.v(54) " "Inferred latch for \"addr_offset_o\[30\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[31\] id.v(54) " "Inferred latch for \"addr_offset_o\[31\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[0\] id.v(54) " "Inferred latch for \"base_addr_o\[0\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[1\] id.v(54) " "Inferred latch for \"base_addr_o\[1\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[2\] id.v(54) " "Inferred latch for \"base_addr_o\[2\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[3\] id.v(54) " "Inferred latch for \"base_addr_o\[3\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[4\] id.v(54) " "Inferred latch for \"base_addr_o\[4\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[5\] id.v(54) " "Inferred latch for \"base_addr_o\[5\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[6\] id.v(54) " "Inferred latch for \"base_addr_o\[6\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[7\] id.v(54) " "Inferred latch for \"base_addr_o\[7\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[8\] id.v(54) " "Inferred latch for \"base_addr_o\[8\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[9\] id.v(54) " "Inferred latch for \"base_addr_o\[9\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[10\] id.v(54) " "Inferred latch for \"base_addr_o\[10\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[11\] id.v(54) " "Inferred latch for \"base_addr_o\[11\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[12\] id.v(54) " "Inferred latch for \"base_addr_o\[12\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[13\] id.v(54) " "Inferred latch for \"base_addr_o\[13\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[14\] id.v(54) " "Inferred latch for \"base_addr_o\[14\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[15\] id.v(54) " "Inferred latch for \"base_addr_o\[15\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896579 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[16\] id.v(54) " "Inferred latch for \"base_addr_o\[16\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[17\] id.v(54) " "Inferred latch for \"base_addr_o\[17\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[18\] id.v(54) " "Inferred latch for \"base_addr_o\[18\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[19\] id.v(54) " "Inferred latch for \"base_addr_o\[19\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[20\] id.v(54) " "Inferred latch for \"base_addr_o\[20\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[21\] id.v(54) " "Inferred latch for \"base_addr_o\[21\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[22\] id.v(54) " "Inferred latch for \"base_addr_o\[22\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[23\] id.v(54) " "Inferred latch for \"base_addr_o\[23\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[24\] id.v(54) " "Inferred latch for \"base_addr_o\[24\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[25\] id.v(54) " "Inferred latch for \"base_addr_o\[25\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[26\] id.v(54) " "Inferred latch for \"base_addr_o\[26\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[27\] id.v(54) " "Inferred latch for \"base_addr_o\[27\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[28\] id.v(54) " "Inferred latch for \"base_addr_o\[28\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[29\] id.v(54) " "Inferred latch for \"base_addr_o\[29\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[30\] id.v(54) " "Inferred latch for \"base_addr_o\[30\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[31\] id.v(54) " "Inferred latch for \"base_addr_o\[31\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827896580 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs open_risc_v:open_risc_v_inst\|regs:regs_inst " "Elaborating entity \"regs\" for hierarchy \"open_risc_v:open_risc_v_inst\|regs:regs_inst\"" {  } { { "../rtl/open_risc_v.v" "regs_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst " "Elaborating entity \"id_ex\" for hierarchy \"open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst\"" {  } { { "../rtl/open_risc_v.v" "id_ex_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_set open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst\|dff_set:dff5 " "Elaborating entity \"dff_set\" for hierarchy \"open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst\|dff_set:dff5\"" {  } { { "../rtl/id_ex.v" "dff5" { Text "F:/bz_riscv/phase4_debug_led/rtl/id_ex.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_set open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst\|dff_set:dff6 " "Elaborating entity \"dff_set\" for hierarchy \"open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst\|dff_set:dff6\"" {  } { { "../rtl/id_ex.v" "dff6" { Text "F:/bz_riscv/phase4_debug_led/rtl/id_ex.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex open_risc_v:open_risc_v_inst\|ex:ex_inst " "Elaborating entity \"ex\" for hierarchy \"open_risc_v:open_risc_v_inst\|ex:ex_inst\"" {  } { { "../rtl/open_risc_v.v" "ex_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd ex.v(33) " "Verilog HDL or VHDL warning at ex.v(33): object \"rd\" assigned a value but never read" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651827896602 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1 ex.v(35) " "Verilog HDL or VHDL warning at ex.v(35): object \"rs1\" assigned a value but never read" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651827896602 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2 ex.v(36) " "Verilog HDL or VHDL warning at ex.v(36): object \"rs2\" assigned a value but never read" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651827896602 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm ex.v(38) " "Verilog HDL or VHDL warning at ex.v(38): object \"imm\" assigned a value but never read" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651827896602 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt ex.v(39) " "Verilog HDL or VHDL warning at ex.v(39): object \"shamt\" assigned a value but never read" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651827896602 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl open_risc_v:open_risc_v_inst\|ctrl:ctrl_inst " "Elaborating entity \"ctrl\" for hierarchy \"open_risc_v:open_risc_v_inst\|ctrl:ctrl_inst\"" {  } { { "../rtl/open_risc_v.v" "ctrl_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "../tb/open_risc_v_soc.v" "ram_inst" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_ram ram:ram_inst\|dual_ram:ram_byte0 " "Elaborating entity \"dual_ram\" for hierarchy \"ram:ram_inst\|dual_ram:ram_byte0\"" {  } { { "../rtl/ram.v" "ram_byte0" { Text "F:/bz_riscv/phase4_debug_led/rtl/ram.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_ram_template ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt " "Elaborating entity \"dual_ram_template\" for hierarchy \"ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt\"" {  } { { "../utils/dual_ram.v" "dual_ram_template_isnt" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "../tb/open_risc_v_soc.v" "rom_inst" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_ram rom:rom_inst\|dual_ram:rom_32bit " "Elaborating entity \"dual_ram\" for hierarchy \"rom:rom_inst\|dual_ram:rom_32bit\"" {  } { { "../rtl/rom.v" "rom_32bit" { Text "F:/bz_riscv/phase4_debug_led/rtl/rom.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_ram_template rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt " "Elaborating entity \"dual_ram_template\" for hierarchy \"rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt\"" {  } { { "../utils/dual_ram.v" "dual_ram_template_isnt" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_debug uart_debug:uart_debug_inst " "Elaborating entity \"uart_debug\" for hierarchy \"uart_debug:uart_debug_inst\"" {  } { { "../tb/open_risc_v_soc.v" "uart_debug_inst" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_recv uart_debug:uart_debug_inst\|uart_recv:uart_recv_inst " "Elaborating entity \"uart_recv\" for hierarchy \"uart_debug:uart_debug_inst\|uart_recv:uart_recv_inst\"" {  } { { "../rtl/uart_debug.v" "uart_recv_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write2rom uart_debug:uart_debug_inst\|write2rom:write2rom_inst " "Elaborating entity \"write2rom\" for hierarchy \"uart_debug:uart_debug_inst\|write2rom:write2rom_inst\"" {  } { { "../rtl/uart_debug.v" "write2rom_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827896621 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/debug_button_debounce.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" 40 -1 0 } } { "../rtl/debug_button_debounce.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651827897131 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651827897131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651827897203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651827897871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651827897871 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rxd " "No output dependent on input pin \"uart_rxd\"" {  } { { "../tb/open_risc_v_soc.v" "" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651827897895 "|open_risc_v_soc|uart_rxd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651827897895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651827897895 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651827897895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651827897895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651827897895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651827898166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 17:04:58 2022 " "Processing ended: Fri May 06 17:04:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651827898166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651827898166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651827898166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827898166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651827899352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651827899357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 17:04:59 2022 " "Processing started: Fri May 06 17:04:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651827899357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651827899357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off riscv -c riscv " "Command: quartus_fit --read_settings_files=off --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651827899357 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651827899436 ""}
{ "Info" "0" "" "Project  = riscv" {  } {  } 0 0 "Project  = riscv" 0 0 "Fitter" 0 0 1651827899436 ""}
{ "Info" "0" "" "Revision = riscv" {  } {  } 0 0 "Revision = riscv" 0 0 "Fitter" 0 0 1651827899436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651827899525 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1651827899526 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "riscv EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"riscv\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651827899536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651827899582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651827899582 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651827899672 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651827899677 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651827899836 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651827899836 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651827899836 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651827899836 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/bz_riscv/phase4_debug_led/quartus_prj/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651827899838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/bz_riscv/phase4_debug_led/quartus_prj/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651827899838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/bz_riscv/phase4_debug_led/quartus_prj/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651827899838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/bz_riscv/phase4_debug_led/quartus_prj/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651827899838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/bz_riscv/phase4_debug_led/quartus_prj/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651827899838 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651827899838 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651827899839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "riscv.sdc " "Synopsys Design Constraints File file not found: 'riscv.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651827900178 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651827900179 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651827900180 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1651827900180 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651827900180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651827900187 ""}  } { { "../tb/open_risc_v_soc.v" "" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "F:/bz_riscv/phase4_debug_led/quartus_prj/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651827900187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651827900187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_button_debounce:debug_button_debounce_inst\|led_debug " "Destination node debug_button_debounce:debug_button_debounce_inst\|led_debug" {  } { { "../rtl/debug_button_debounce.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/bz_riscv/phase4_debug_led/quartus_prj/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651827900187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651827900187 ""}  } { { "../tb/open_risc_v_soc.v" "" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "F:/bz_riscv/phase4_debug_led/quartus_prj/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651827900187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651827900345 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651827900345 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651827900346 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651827900346 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651827900346 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651827900347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651827900347 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651827900347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651827900347 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651827900348 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651827900348 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651827900352 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651827900354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651827900779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651827900802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651827900810 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651827901021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651827901021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651827901177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/bz_riscv/phase4_debug_led/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651827901477 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651827901477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651827901675 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651827901675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651827901677 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651827901771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651827901775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651827901874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651827901874 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651827901971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651827902243 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/bz_riscv/phase4_debug_led/quartus_prj/output_files/riscv.fit.smsg " "Generated suppressed messages file F:/bz_riscv/phase4_debug_led/quartus_prj/output_files/riscv.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651827902466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5496 " "Peak virtual memory: 5496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651827903017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 17:05:03 2022 " "Processing ended: Fri May 06 17:05:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651827903017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651827903017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651827903017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651827903017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651827904025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651827904030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 17:05:03 2022 " "Processing started: Fri May 06 17:05:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651827904030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651827904030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off riscv -c riscv " "Command: quartus_asm --read_settings_files=off --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651827904030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651827904252 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651827904485 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651827904513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651827904735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 17:05:04 2022 " "Processing ended: Fri May 06 17:05:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651827904735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651827904735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651827904735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651827904735 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651827905362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651827905822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651827905827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 17:05:05 2022 " "Processing started: Fri May 06 17:05:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651827905827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651827905827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta riscv -c riscv " "Command: quartus_sta riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651827905827 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651827905905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651827906086 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1651827906086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906131 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "riscv.sdc " "Synopsys Design Constraints File file not found: 'riscv.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651827906276 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906276 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651827906277 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651827906277 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651827906278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651827906278 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651827906279 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651827906283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651827906294 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651827906294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.370 " "Worst-case setup slack is -4.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.370            -133.273 clk  " "   -4.370            -133.273 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk  " "    0.433               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651827906305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651827906311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.532 clk  " "   -3.000             -56.532 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906313 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651827906333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651827906349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651827906489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651827906542 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651827906545 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651827906545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.033 " "Worst-case setup slack is -4.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.033            -122.651 clk  " "   -4.033            -122.651 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clk  " "    0.383               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651827906557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651827906559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.532 clk  " "   -3.000             -56.532 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906562 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651827906582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651827906670 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651827906671 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651827906671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.283 " "Worst-case setup slack is -1.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283             -36.926 clk  " "   -1.283             -36.926 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651827906680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651827906684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.681 clk  " "   -3.000             -41.681 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651827906686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651827906686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651827907018 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651827907018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651827907405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 17:05:07 2022 " "Processing ended: Fri May 06 17:05:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651827907405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651827907405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651827907405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651827907405 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651827908201 ""}
