<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_1_LDSD/CLK.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_1_LDSD/CLK_2.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_1_LDSD/FlipFlop_D.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_1_LDSD/Maquina_de_Estados.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_1_LDSD/Proyecto_Corto_1.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_1_LDSD/Registro_5bits.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_1_LDSD/seven_segment_mux.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_2_LDSD/CLK_3.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_2_LDSD/CLK_4.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_2_LDSD/Prueba_1.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_2_LDSD/cnvrsr_k_c.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_2_LDSD/contador.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_2_LDSD/desplazamiento_bits.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_2_LDSD/detector_flanco.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_2_LDSD/maquina_de_estados_teclado.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_2_LDSD/prueba_pines2.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Javier/Desktop/Laboratorio_DSDigitales/LabDigitales/Proyecto_Corto_2_LDSD/ps2.v&quot; into library work</arg>
</msg>

</messages>

