# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
# Date created = 14:58:14  November 24, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		microprocessor_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22I8L
set_global_assignment -name NUM_PARALLEL_PROCESSORS 2
set_global_assignment -name TOP_LEVEL_ENTITY microprocessor
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:58:14  NOVEMBER 24, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH testbench -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME testbench -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME dut -section_id testbench
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME testbench -section_id testbench
set_global_assignment -name EDA_TEST_BENCH_FILE testbench.vhd -section_id testbench
set_global_assignment -name HEX_FILE instruction.hex
set_global_assignment -name VHDL_FILE CLOCK_DIVIDER.vhd
set_global_assignment -name VHDL_FILE mem_components.vhd
set_global_assignment -name VHDL_FILE mem_access.vhd
set_global_assignment -name VHDL_FILE writeBack.vhd
set_global_assignment -name VHDL_FILE subtractor.vhd
set_global_assignment -name VHDL_FILE signExtender.vhd
set_global_assignment -name VHDL_FILE registers.vhd
set_global_assignment -name VHDL_FILE registerRead.vhd
set_global_assignment -name VHDL_FILE registerFileComponents.vhd
set_global_assignment -name VHDL_FILE registerFile.vhd
set_global_assignment -name VHDL_FILE register16.vhd
set_global_assignment -name VHDL_FILE register_1bit.vhd
set_global_assignment -name VHDL_FILE nand_logic.vhd
set_global_assignment -name VHDL_FILE mux8.vhd
set_global_assignment -name VHDL_FILE mux3.vhd
set_global_assignment -name VHDL_FILE mux2.vhd
set_global_assignment -name VHDL_FILE multiple.vhd
set_global_assignment -name VHDL_FILE microprocessor.vhd
set_global_assignment -name VHDL_FILE inst_fetch.vhd
set_global_assignment -name VHDL_FILE if_components.vhd
set_global_assignment -name VHDL_FILE execute.vhd
set_global_assignment -name VHDL_FILE exe_components.vhd
set_global_assignment -name VHDL_FILE decoderRF.vhd
set_global_assignment -name VHDL_FILE decodeComponents.vhd
set_global_assignment -name VHDL_FILE Decode.vhd
set_global_assignment -name VHDL_FILE counter_2.vhd
set_global_assignment -name VHDL_FILE counter.vhd
set_global_assignment -name VHDL_FILE components.vhd
set_global_assignment -name VHDL_FILE alu.vhd
set_global_assignment -name VHDL_FILE adder.vhd
set_global_assignment -name QIP_FILE instruction_memory.qip
set_global_assignment -name QIP_FILE data_memory.qip
set_global_assignment -name HEX_FILE data_memory.hex
set_global_assignment -name VHDL_FILE forwardingUnit.vhd
set_global_assignment -name VHDL_FILE hazardDetectionUnit.vhd
set_global_assignment -name VHDL_FILE mux4.vhd
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_location_assignment PIN_1 -to clock_c
set_location_assignment PIN_2 -to reset
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top