#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c8088130ce0 .scope module, "Cpu_tb" "Cpu_tb" 2 3;
 .timescale -9 -12;
v0x5c8088161be0_0 .var "clk", 0 0;
v0x5c8088161c80_0 .var "reset", 0 0;
S_0x5c8088125860 .scope module, "uut" "Cpu" 2 10, 3 1 0, S_0x5c8088130ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x785d4a8ce018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c8088160210_0 .net/2u *"_ivl_0", 15 0, L_0x785d4a8ce018;  1 drivers
v0x5c80881602f0_0 .net *"_ivl_13", 2 0, L_0x5c80881754b0;  1 drivers
v0x5c80881603d0_0 .net *"_ivl_15", 2 0, L_0x5c8088175590;  1 drivers
v0x5c8088160490_0 .net *"_ivl_25", 0 0, L_0x5c80881766d0;  1 drivers
v0x5c8088160570_0 .net *"_ivl_26", 9 0, L_0x5c80881767e0;  1 drivers
v0x5c80881606a0_0 .net *"_ivl_29", 5 0, L_0x5c8088176a20;  1 drivers
v0x5c8088160780_0 .net "aluB", 15 0, L_0x5c8088176c30;  1 drivers
v0x5c8088160890_0 .net "aluOp", 3 0, v0x5c808815b070_0;  1 drivers
v0x5c80881609a0_0 .net "aluResult", 15 0, v0x5c808815a890_0;  1 drivers
v0x5c8088160a60_0 .net "aluSelect", 2 0, L_0x5c80881752d0;  1 drivers
v0x5c8088160b00_0 .net "aluSrc", 0 0, v0x5c808815b180_0;  1 drivers
v0x5c8088160ba0_0 .net "branch", 0 0, v0x5c808815b220_0;  1 drivers
v0x5c8088160c90_0 .net "clk", 0 0, v0x5c8088161be0_0;  1 drivers
v0x5c8088160d30_0 .net "halt", 0 0, v0x5c808815b2f0_0;  1 drivers
v0x5c8088160e20_0 .net "immExt", 15 0, L_0x5c8088176b40;  1 drivers
v0x5c8088160ee0_0 .net "instruction", 15 0, L_0x5c8088174f30;  1 drivers
v0x5c8088160fa0_0 .net "jump", 0 0, v0x5c808815b3b0_0;  1 drivers
v0x5c80881611a0_0 .net "memRead", 0 0, v0x5c808815b4c0_0;  1 drivers
v0x5c8088161290_0 .net "memToReg", 0 0, v0x5c808815b580_0;  1 drivers
v0x5c8088161330_0 .net "memWrite", 0 0, v0x5c808815b640_0;  1 drivers
v0x5c8088161420_0 .net "pc", 5 0, v0x5c808815c710_0;  1 drivers
v0x5c8088161510_0 .net "ramReadData", 15 0, v0x5c808815ddb0_0;  1 drivers
v0x5c80881615b0_0 .net "readData1", 15 0, L_0x5c8088175e70;  1 drivers
v0x5c8088161650_0 .net "readData2", 15 0, L_0x5c80881763a0;  1 drivers
v0x5c8088161760_0 .net "regDst", 0 0, v0x5c808815b870_0;  1 drivers
v0x5c8088161800_0 .net "regWrite", 0 0, v0x5c808815b930_0;  1 drivers
v0x5c80881618f0_0 .net "reset", 0 0, v0x5c8088161c80_0;  1 drivers
v0x5c80881619e0_0 .net "writeData", 15 0, L_0x5c8088175970;  1 drivers
v0x5c8088161a80_0 .net "writeReg", 2 0, L_0x5c8088175740;  1 drivers
v0x5c8088161b20_0 .net "zero", 0 0, L_0x5c8088174530;  1 drivers
L_0x5c8088174530 .cmp/eq 16, v0x5c808815a890_0, L_0x785d4a8ce018;
L_0x5c8088174b70 .part L_0x5c8088174f30, 0, 6;
L_0x5c8088174cb0 .part L_0x5c8088174f30, 0, 6;
L_0x5c8088175030 .part L_0x5c8088174f30, 12, 4;
L_0x5c80881753c0 .part L_0x5c8088174f30, 0, 3;
L_0x5c80881754b0 .part L_0x5c8088174f30, 3, 3;
L_0x5c8088175590 .part L_0x5c8088174f30, 6, 3;
L_0x5c8088175740 .functor MUXZ 3, L_0x5c8088175590, L_0x5c80881754b0, v0x5c808815b870_0, C4<>;
L_0x5c8088175970 .functor MUXZ 16, v0x5c808815a890_0, v0x5c808815ddb0_0, v0x5c808815b580_0, C4<>;
L_0x5c8088176530 .part L_0x5c8088174f30, 9, 3;
L_0x5c8088176630 .part L_0x5c8088174f30, 6, 3;
L_0x5c80881766d0 .part L_0x5c8088174f30, 5, 1;
LS_0x5c80881767e0_0_0 .concat [ 1 1 1 1], L_0x5c80881766d0, L_0x5c80881766d0, L_0x5c80881766d0, L_0x5c80881766d0;
LS_0x5c80881767e0_0_4 .concat [ 1 1 1 1], L_0x5c80881766d0, L_0x5c80881766d0, L_0x5c80881766d0, L_0x5c80881766d0;
LS_0x5c80881767e0_0_8 .concat [ 1 1 0 0], L_0x5c80881766d0, L_0x5c80881766d0;
L_0x5c80881767e0 .concat [ 4 4 2 0], LS_0x5c80881767e0_0_0, LS_0x5c80881767e0_0_4, LS_0x5c80881767e0_0_8;
L_0x5c8088176a20 .part L_0x5c8088174f30, 0, 6;
L_0x5c8088176b40 .concat [ 6 10 0 0], L_0x5c8088176a20, L_0x5c80881767e0;
L_0x5c8088176c30 .functor MUXZ 16, L_0x5c80881763a0, L_0x5c8088176b40, v0x5c808815b180_0, C4<>;
L_0x5c8088176f30 .part v0x5c808815a890_0, 0, 6;
S_0x5c80880f8de0 .scope module, "alu_ctrl" "aluControl" 3 73, 4 1 0, S_0x5c8088125860;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "funct";
    .port_info 1 /INPUT 4 "AluOp";
    .port_info 2 /OUTPUT 3 "S";
v0x5c80881306d0_0 .net "AluOp", 3 0, v0x5c808815b070_0;  alias, 1 drivers
v0x5c8088130770_0 .net "S", 2 0, L_0x5c80881752d0;  alias, 1 drivers
v0x5c8088159840_0 .net *"_ivl_1", 0 0, L_0x5c8088175100;  1 drivers
v0x5c8088159900_0 .net *"_ivl_3", 2 0, L_0x5c80881751a0;  1 drivers
v0x5c80881599e0_0 .net "funct", 2 0, L_0x5c80881753c0;  1 drivers
L_0x5c8088175100 .part v0x5c808815b070_0, 3, 1;
L_0x5c80881751a0 .part v0x5c808815b070_0, 0, 3;
L_0x5c80881752d0 .functor MUXZ 3, L_0x5c80881753c0, L_0x5c80881751a0, L_0x5c8088175100, C4<>;
S_0x5c8088159b90 .scope module, "alu_unit" "Ula" 3 118, 5 1 0, S_0x5c8088125860;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "select";
    .port_info 3 /OUTPUT 16 "aluResult";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5c808815a610_0 .net "Cout", 0 0, v0x5c8088159ff0_0;  1 drivers
L_0x785d4a8ce2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5c808815a6d0_0 .net/2u *"_ivl_0", 2 0, L_0x785d4a8ce2a0;  1 drivers
v0x5c808815a790_0 .net "a", 15 0, L_0x5c8088175e70;  alias, 1 drivers
v0x5c808815a890_0 .var "aluResult", 15 0;
v0x5c808815a950_0 .net "b", 15 0, L_0x5c8088176c30;  alias, 1 drivers
v0x5c808815aa60_0 .net "select", 2 0, L_0x5c80881752d0;  alias, 1 drivers
v0x5c808815ab30_0 .net "somaSub", 15 0, v0x5c808815a2a0_0;  1 drivers
v0x5c808815ac00_0 .net "sub", 0 0, L_0x5c8088176db0;  1 drivers
E_0x5c80880f0660/0 .event anyedge, v0x5c8088130770_0, v0x5c808815a2a0_0, v0x5c808815a0d0_0, v0x5c808815a1b0_0;
E_0x5c80880f0660/1 .event anyedge, v0x5c8088159ff0_0;
E_0x5c80880f0660 .event/or E_0x5c80880f0660/0, E_0x5c80880f0660/1;
L_0x5c8088176db0 .cmp/eq 3, L_0x5c80881752d0, L_0x785d4a8ce2a0;
S_0x5c8088159da0 .scope module, "somador" "SomadorSubtrator" 5 15, 6 1 0, S_0x5c8088159b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "s";
    .port_info 4 /OUTPUT 1 "Cout";
v0x5c8088159ff0_0 .var "Cout", 0 0;
v0x5c808815a0d0_0 .net "a", 15 0, L_0x5c8088175e70;  alias, 1 drivers
v0x5c808815a1b0_0 .net "b", 15 0, L_0x5c8088176c30;  alias, 1 drivers
v0x5c808815a2a0_0 .var "s", 15 0;
v0x5c808815a380_0 .net "sub", 0 0, L_0x5c8088176db0;  alias, 1 drivers
v0x5c808815a490_0 .var "temp", 16 0;
E_0x5c80880f5d70 .event anyedge, v0x5c808815a380_0, v0x5c808815a0d0_0, v0x5c808815a1b0_0, v0x5c808815a490_0;
S_0x5c808815ad60 .scope module, "control_unit" "control" 3 55, 7 1 0, S_0x5c8088125860;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opCode";
    .port_info 1 /OUTPUT 1 "regDst";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "memRead";
    .port_info 5 /OUTPUT 1 "memToReg";
    .port_info 6 /OUTPUT 4 "aluOp";
    .port_info 7 /OUTPUT 1 "memWrite";
    .port_info 8 /OUTPUT 1 "aluSrc";
    .port_info 9 /OUTPUT 1 "regWrite";
    .port_info 10 /OUTPUT 1 "halt";
v0x5c808815b070_0 .var "aluOp", 3 0;
v0x5c808815b180_0 .var "aluSrc", 0 0;
v0x5c808815b220_0 .var "branch", 0 0;
v0x5c808815b2f0_0 .var "halt", 0 0;
v0x5c808815b3b0_0 .var "jump", 0 0;
v0x5c808815b4c0_0 .var "memRead", 0 0;
v0x5c808815b580_0 .var "memToReg", 0 0;
v0x5c808815b640_0 .var "memWrite", 0 0;
v0x5c808815b700_0 .net "opCode", 3 0, L_0x5c8088175030;  1 drivers
v0x5c808815b870_0 .var "regDst", 0 0;
v0x5c808815b930_0 .var "regWrite", 0 0;
E_0x5c80880f54a0 .event anyedge, v0x5c808815b700_0;
S_0x5c808815bb50 .scope module, "pc_unit" "Pc" 3 30, 8 1 0, S_0x5c8088125860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "halt";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 6 "immBranch";
    .port_info 7 /INPUT 6 "jumpAddr";
    .port_info 8 /OUTPUT 6 "pc";
L_0x5c8088174730 .functor AND 1, v0x5c808815b220_0, L_0x5c8088174530, C4<1>, C4<1>;
L_0x785d4a8ce060 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x5c808815be50_0 .net/2u *"_ivl_0", 5 0, L_0x785d4a8ce060;  1 drivers
v0x5c808815bf50_0 .net *"_ivl_6", 0 0, L_0x5c8088174730;  1 drivers
v0x5c808815c030_0 .net "branch", 0 0, v0x5c808815b220_0;  alias, 1 drivers
v0x5c808815c100_0 .net "branchTrue", 5 0, L_0x5c80881747f0;  1 drivers
v0x5c808815c1a0_0 .net "clk", 0 0, v0x5c8088161be0_0;  alias, 1 drivers
v0x5c808815c2b0_0 .net "halt", 0 0, v0x5c808815b2f0_0;  alias, 1 drivers
v0x5c808815c350_0 .net "immBranch", 5 0, L_0x5c8088174b70;  1 drivers
v0x5c808815c410_0 .net "jump", 0 0, v0x5c808815b3b0_0;  alias, 1 drivers
v0x5c808815c4e0_0 .net "jumpAddr", 5 0, L_0x5c8088174cb0;  1 drivers
v0x5c808815c630_0 .net "nextPc", 5 0, L_0x5c8088174a50;  1 drivers
v0x5c808815c710_0 .var "pc", 5 0;
v0x5c808815c7f0_0 .net "pcAfterBranch", 5 0, L_0x5c80881748e0;  1 drivers
v0x5c808815c8d0_0 .net "pcMais1", 5 0, L_0x5c8088174690;  1 drivers
v0x5c808815c9b0_0 .net "reset", 0 0, v0x5c8088161c80_0;  alias, 1 drivers
v0x5c808815ca70_0 .net "zero", 0 0, L_0x5c8088174530;  alias, 1 drivers
E_0x5c80880f2dc0 .event posedge, v0x5c808815c9b0_0, v0x5c808815c1a0_0;
L_0x5c8088174690 .arith/sum 6, v0x5c808815c710_0, L_0x785d4a8ce060;
L_0x5c80881747f0 .arith/sum 6, L_0x5c8088174690, L_0x5c8088174b70;
L_0x5c80881748e0 .functor MUXZ 6, L_0x5c8088174690, L_0x5c80881747f0, L_0x5c8088174730, C4<>;
L_0x5c8088174a50 .functor MUXZ 6, L_0x5c80881748e0, L_0x5c8088174cb0, v0x5c808815b3b0_0, C4<>;
S_0x5c808815cc50 .scope module, "ram_unit" "Ram" 3 130, 9 1 0, S_0x5c8088125860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memRead";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 6 "addr";
    .port_info 4 /INPUT 16 "writeData";
    .port_info 5 /OUTPUT 16 "readData";
v0x5c808815d1b0_0 .net "addr", 5 0, L_0x5c8088176f30;  1 drivers
v0x5c808815d2b0_0 .net "clk", 0 0, v0x5c8088161be0_0;  alias, 1 drivers
v0x5c808815d370_0 .net "memRead", 0 0, v0x5c808815b4c0_0;  alias, 1 drivers
v0x5c808815d470_0 .net "memWrite", 0 0, v0x5c808815b640_0;  alias, 1 drivers
v0x5c808815d540 .array "memory", 63 0, 15 0;
v0x5c808815ddb0_0 .var "readData", 15 0;
v0x5c808815de90_0 .net "writeData", 15 0, L_0x5c80881763a0;  alias, 1 drivers
v0x5c808815d540_0 .array/port v0x5c808815d540, 0;
v0x5c808815d540_1 .array/port v0x5c808815d540, 1;
E_0x5c808815ced0/0 .event anyedge, v0x5c808815b4c0_0, v0x5c808815d1b0_0, v0x5c808815d540_0, v0x5c808815d540_1;
v0x5c808815d540_2 .array/port v0x5c808815d540, 2;
v0x5c808815d540_3 .array/port v0x5c808815d540, 3;
v0x5c808815d540_4 .array/port v0x5c808815d540, 4;
v0x5c808815d540_5 .array/port v0x5c808815d540, 5;
E_0x5c808815ced0/1 .event anyedge, v0x5c808815d540_2, v0x5c808815d540_3, v0x5c808815d540_4, v0x5c808815d540_5;
v0x5c808815d540_6 .array/port v0x5c808815d540, 6;
v0x5c808815d540_7 .array/port v0x5c808815d540, 7;
v0x5c808815d540_8 .array/port v0x5c808815d540, 8;
v0x5c808815d540_9 .array/port v0x5c808815d540, 9;
E_0x5c808815ced0/2 .event anyedge, v0x5c808815d540_6, v0x5c808815d540_7, v0x5c808815d540_8, v0x5c808815d540_9;
v0x5c808815d540_10 .array/port v0x5c808815d540, 10;
v0x5c808815d540_11 .array/port v0x5c808815d540, 11;
v0x5c808815d540_12 .array/port v0x5c808815d540, 12;
v0x5c808815d540_13 .array/port v0x5c808815d540, 13;
E_0x5c808815ced0/3 .event anyedge, v0x5c808815d540_10, v0x5c808815d540_11, v0x5c808815d540_12, v0x5c808815d540_13;
v0x5c808815d540_14 .array/port v0x5c808815d540, 14;
v0x5c808815d540_15 .array/port v0x5c808815d540, 15;
v0x5c808815d540_16 .array/port v0x5c808815d540, 16;
v0x5c808815d540_17 .array/port v0x5c808815d540, 17;
E_0x5c808815ced0/4 .event anyedge, v0x5c808815d540_14, v0x5c808815d540_15, v0x5c808815d540_16, v0x5c808815d540_17;
v0x5c808815d540_18 .array/port v0x5c808815d540, 18;
v0x5c808815d540_19 .array/port v0x5c808815d540, 19;
v0x5c808815d540_20 .array/port v0x5c808815d540, 20;
v0x5c808815d540_21 .array/port v0x5c808815d540, 21;
E_0x5c808815ced0/5 .event anyedge, v0x5c808815d540_18, v0x5c808815d540_19, v0x5c808815d540_20, v0x5c808815d540_21;
v0x5c808815d540_22 .array/port v0x5c808815d540, 22;
v0x5c808815d540_23 .array/port v0x5c808815d540, 23;
v0x5c808815d540_24 .array/port v0x5c808815d540, 24;
v0x5c808815d540_25 .array/port v0x5c808815d540, 25;
E_0x5c808815ced0/6 .event anyedge, v0x5c808815d540_22, v0x5c808815d540_23, v0x5c808815d540_24, v0x5c808815d540_25;
v0x5c808815d540_26 .array/port v0x5c808815d540, 26;
v0x5c808815d540_27 .array/port v0x5c808815d540, 27;
v0x5c808815d540_28 .array/port v0x5c808815d540, 28;
v0x5c808815d540_29 .array/port v0x5c808815d540, 29;
E_0x5c808815ced0/7 .event anyedge, v0x5c808815d540_26, v0x5c808815d540_27, v0x5c808815d540_28, v0x5c808815d540_29;
v0x5c808815d540_30 .array/port v0x5c808815d540, 30;
v0x5c808815d540_31 .array/port v0x5c808815d540, 31;
v0x5c808815d540_32 .array/port v0x5c808815d540, 32;
v0x5c808815d540_33 .array/port v0x5c808815d540, 33;
E_0x5c808815ced0/8 .event anyedge, v0x5c808815d540_30, v0x5c808815d540_31, v0x5c808815d540_32, v0x5c808815d540_33;
v0x5c808815d540_34 .array/port v0x5c808815d540, 34;
v0x5c808815d540_35 .array/port v0x5c808815d540, 35;
v0x5c808815d540_36 .array/port v0x5c808815d540, 36;
v0x5c808815d540_37 .array/port v0x5c808815d540, 37;
E_0x5c808815ced0/9 .event anyedge, v0x5c808815d540_34, v0x5c808815d540_35, v0x5c808815d540_36, v0x5c808815d540_37;
v0x5c808815d540_38 .array/port v0x5c808815d540, 38;
v0x5c808815d540_39 .array/port v0x5c808815d540, 39;
v0x5c808815d540_40 .array/port v0x5c808815d540, 40;
v0x5c808815d540_41 .array/port v0x5c808815d540, 41;
E_0x5c808815ced0/10 .event anyedge, v0x5c808815d540_38, v0x5c808815d540_39, v0x5c808815d540_40, v0x5c808815d540_41;
v0x5c808815d540_42 .array/port v0x5c808815d540, 42;
v0x5c808815d540_43 .array/port v0x5c808815d540, 43;
v0x5c808815d540_44 .array/port v0x5c808815d540, 44;
v0x5c808815d540_45 .array/port v0x5c808815d540, 45;
E_0x5c808815ced0/11 .event anyedge, v0x5c808815d540_42, v0x5c808815d540_43, v0x5c808815d540_44, v0x5c808815d540_45;
v0x5c808815d540_46 .array/port v0x5c808815d540, 46;
v0x5c808815d540_47 .array/port v0x5c808815d540, 47;
v0x5c808815d540_48 .array/port v0x5c808815d540, 48;
v0x5c808815d540_49 .array/port v0x5c808815d540, 49;
E_0x5c808815ced0/12 .event anyedge, v0x5c808815d540_46, v0x5c808815d540_47, v0x5c808815d540_48, v0x5c808815d540_49;
v0x5c808815d540_50 .array/port v0x5c808815d540, 50;
v0x5c808815d540_51 .array/port v0x5c808815d540, 51;
v0x5c808815d540_52 .array/port v0x5c808815d540, 52;
v0x5c808815d540_53 .array/port v0x5c808815d540, 53;
E_0x5c808815ced0/13 .event anyedge, v0x5c808815d540_50, v0x5c808815d540_51, v0x5c808815d540_52, v0x5c808815d540_53;
v0x5c808815d540_54 .array/port v0x5c808815d540, 54;
v0x5c808815d540_55 .array/port v0x5c808815d540, 55;
v0x5c808815d540_56 .array/port v0x5c808815d540, 56;
v0x5c808815d540_57 .array/port v0x5c808815d540, 57;
E_0x5c808815ced0/14 .event anyedge, v0x5c808815d540_54, v0x5c808815d540_55, v0x5c808815d540_56, v0x5c808815d540_57;
v0x5c808815d540_58 .array/port v0x5c808815d540, 58;
v0x5c808815d540_59 .array/port v0x5c808815d540, 59;
v0x5c808815d540_60 .array/port v0x5c808815d540, 60;
v0x5c808815d540_61 .array/port v0x5c808815d540, 61;
E_0x5c808815ced0/15 .event anyedge, v0x5c808815d540_58, v0x5c808815d540_59, v0x5c808815d540_60, v0x5c808815d540_61;
v0x5c808815d540_62 .array/port v0x5c808815d540, 62;
v0x5c808815d540_63 .array/port v0x5c808815d540, 63;
E_0x5c808815ced0/16 .event anyedge, v0x5c808815d540_62, v0x5c808815d540_63;
E_0x5c808815ced0 .event/or E_0x5c808815ced0/0, E_0x5c808815ced0/1, E_0x5c808815ced0/2, E_0x5c808815ced0/3, E_0x5c808815ced0/4, E_0x5c808815ced0/5, E_0x5c808815ced0/6, E_0x5c808815ced0/7, E_0x5c808815ced0/8, E_0x5c808815ced0/9, E_0x5c808815ced0/10, E_0x5c808815ced0/11, E_0x5c808815ced0/12, E_0x5c808815ced0/13, E_0x5c808815ced0/14, E_0x5c808815ced0/15, E_0x5c808815ced0/16;
E_0x5c808815d150 .event posedge, v0x5c808815c1a0_0;
S_0x5c808815e070 .scope module, "reg_file" "registradores" 3 93, 10 1 0, S_0x5c8088125860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 3 "readReg1";
    .port_info 4 /INPUT 3 "readReg2";
    .port_info 5 /INPUT 3 "writeReg";
    .port_info 6 /INPUT 16 "writeData";
    .port_info 7 /OUTPUT 16 "readData1";
    .port_info 8 /OUTPUT 16 "readData2";
L_0x785d4a8ce0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5c808815e380_0 .net/2u *"_ivl_0", 2 0, L_0x785d4a8ce0f0;  1 drivers
L_0x785d4a8ce180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c808815e480_0 .net *"_ivl_11", 1 0, L_0x785d4a8ce180;  1 drivers
L_0x785d4a8ce1c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5c808815e560_0 .net/2u *"_ivl_14", 2 0, L_0x785d4a8ce1c8;  1 drivers
v0x5c808815e620_0 .net *"_ivl_16", 0 0, L_0x5c8088175fb0;  1 drivers
L_0x785d4a8ce210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c808815e6e0_0 .net/2u *"_ivl_18", 15 0, L_0x785d4a8ce210;  1 drivers
v0x5c808815e810_0 .net *"_ivl_2", 0 0, L_0x5c8088175b00;  1 drivers
v0x5c808815e8d0_0 .net *"_ivl_20", 15 0, L_0x5c80881760a0;  1 drivers
v0x5c808815e9b0_0 .net *"_ivl_22", 4 0, L_0x5c8088176180;  1 drivers
L_0x785d4a8ce258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c808815ea90_0 .net *"_ivl_25", 1 0, L_0x785d4a8ce258;  1 drivers
L_0x785d4a8ce138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c808815ec00_0 .net/2u *"_ivl_4", 15 0, L_0x785d4a8ce138;  1 drivers
v0x5c808815ece0_0 .net *"_ivl_6", 15 0, L_0x5c8088175c40;  1 drivers
v0x5c808815edc0_0 .net *"_ivl_8", 4 0, L_0x5c8088175ce0;  1 drivers
v0x5c808815eea0_0 .net "clk", 0 0, v0x5c8088161be0_0;  alias, 1 drivers
v0x5c808815ef40_0 .var/i "i", 31 0;
v0x5c808815f020_0 .net "readData1", 15 0, L_0x5c8088175e70;  alias, 1 drivers
v0x5c808815f130_0 .net "readData2", 15 0, L_0x5c80881763a0;  alias, 1 drivers
v0x5c808815f1f0_0 .net "readReg1", 2 0, L_0x5c8088176530;  1 drivers
v0x5c808815f3c0_0 .net "readReg2", 2 0, L_0x5c8088176630;  1 drivers
v0x5c808815f4a0_0 .net "regWrite", 0 0, v0x5c808815b930_0;  alias, 1 drivers
v0x5c808815f540 .array "regs", 7 0, 15 0;
v0x5c808815f5e0_0 .net "reset", 0 0, v0x5c8088161c80_0;  alias, 1 drivers
v0x5c808815f680_0 .net "writeData", 15 0, L_0x5c8088175970;  alias, 1 drivers
v0x5c808815f740_0 .net "writeReg", 2 0, L_0x5c8088175740;  alias, 1 drivers
L_0x5c8088175b00 .cmp/eq 3, L_0x5c8088176530, L_0x785d4a8ce0f0;
L_0x5c8088175c40 .array/port v0x5c808815f540, L_0x5c8088175ce0;
L_0x5c8088175ce0 .concat [ 3 2 0 0], L_0x5c8088176530, L_0x785d4a8ce180;
L_0x5c8088175e70 .functor MUXZ 16, L_0x5c8088175c40, L_0x785d4a8ce138, L_0x5c8088175b00, C4<>;
L_0x5c8088175fb0 .cmp/eq 3, L_0x5c8088176630, L_0x785d4a8ce1c8;
L_0x5c80881760a0 .array/port v0x5c808815f540, L_0x5c8088176180;
L_0x5c8088176180 .concat [ 3 2 0 0], L_0x5c8088176630, L_0x785d4a8ce258;
L_0x5c80881763a0 .functor MUXZ 16, L_0x5c80881760a0, L_0x785d4a8ce210, L_0x5c8088175fb0, C4<>;
S_0x5c808815f990 .scope module, "rom_unit" "Rom" 3 46, 11 1 0, S_0x5c8088125860;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "addr";
    .port_info 1 /OUTPUT 16 "instr";
L_0x5c8088174f30 .functor BUFZ 16, L_0x5c8088174da0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5c808815fb40_0 .net *"_ivl_0", 15 0, L_0x5c8088174da0;  1 drivers
v0x5c808815fc40_0 .net *"_ivl_2", 7 0, L_0x5c8088174e40;  1 drivers
L_0x785d4a8ce0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c808815fd20_0 .net *"_ivl_5", 1 0, L_0x785d4a8ce0a8;  1 drivers
v0x5c808815fe10_0 .net "addr", 5 0, v0x5c808815c710_0;  alias, 1 drivers
v0x5c808815ff00_0 .var/i "i", 31 0;
v0x5c8088160010_0 .net "instr", 15 0, L_0x5c8088174f30;  alias, 1 drivers
v0x5c80881600f0 .array "memory", 63 0, 15 0;
L_0x5c8088174da0 .array/port v0x5c80881600f0, L_0x5c8088174e40;
L_0x5c8088174e40 .concat [ 6 2 0 0], v0x5c808815c710_0, L_0x785d4a8ce0a8;
S_0x5c8088141a80 .scope module, "Mux2in16bits" "Mux2in16bits" 12 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 16 "r";
o0x785d4ac9d268 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5c8088161d40_0 .net "a", 15 0, o0x785d4ac9d268;  0 drivers
o0x785d4ac9d298 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5c8088161e20_0 .net "b", 15 0, o0x785d4ac9d298;  0 drivers
v0x5c8088161f00_0 .net "r", 15 0, L_0x5c8088177060;  1 drivers
o0x785d4ac9d2f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c8088161fc0_0 .net "select", 0 0, o0x785d4ac9d2f8;  0 drivers
L_0x5c8088177060 .functor MUXZ 16, o0x785d4ac9d298, o0x785d4ac9d268, o0x785d4ac9d2f8, C4<>;
S_0x5c8088131d10 .scope module, "Mux2in3bits" "Mux2in3bits" 13 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 3 "r";
o0x785d4ac9d3e8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5c8088162100_0 .net "a", 2 0, o0x785d4ac9d3e8;  0 drivers
o0x785d4ac9d418 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5c8088162200_0 .net "b", 2 0, o0x785d4ac9d418;  0 drivers
v0x5c80881622e0_0 .net "r", 2 0, L_0x5c8088177100;  1 drivers
o0x785d4ac9d478 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c80881623a0_0 .net "select", 0 0, o0x785d4ac9d478;  0 drivers
L_0x5c8088177100 .functor MUXZ 3, o0x785d4ac9d418, o0x785d4ac9d3e8, o0x785d4ac9d478, C4<>;
S_0x5c808812bb10 .scope module, "Mux2in6bits" "Mux2in6bits" 14 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 6 "r";
o0x785d4ac9d568 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5c80881624e0_0 .net "a", 5 0, o0x785d4ac9d568;  0 drivers
o0x785d4ac9d598 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5c80881625e0_0 .net "b", 5 0, o0x785d4ac9d598;  0 drivers
v0x5c80881626c0_0 .net "r", 5 0, L_0x5c80881771a0;  1 drivers
o0x785d4ac9d5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c8088162780_0 .net "select", 0 0, o0x785d4ac9d5f8;  0 drivers
L_0x5c80881771a0 .functor MUXZ 6, o0x785d4ac9d598, o0x785d4ac9d568, o0x785d4ac9d5f8, C4<>;
S_0x5c808812f420 .scope module, "Mux8in16bits" "Mux8in16bits" 15 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 16 "c";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /INPUT 16 "e";
    .port_info 5 /INPUT 16 "f";
    .port_info 6 /INPUT 16 "g";
    .port_info 7 /INPUT 16 "h";
    .port_info 8 /INPUT 3 "select";
    .port_info 9 /OUTPUT 16 "r";
L_0x785d4a8ce2e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5c80881628c0_0 .net/2u *"_ivl_0", 2 0, L_0x785d4a8ce2e8;  1 drivers
v0x5c80881629c0_0 .net *"_ivl_10", 0 0, L_0x5c8088177540;  1 drivers
L_0x785d4a8ce3c0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5c8088162a80_0 .net/2u *"_ivl_12", 2 0, L_0x785d4a8ce3c0;  1 drivers
v0x5c8088162b40_0 .net *"_ivl_14", 0 0, L_0x5c8088177630;  1 drivers
L_0x785d4a8ce408 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5c8088162c00_0 .net/2u *"_ivl_16", 2 0, L_0x785d4a8ce408;  1 drivers
v0x5c8088162ce0_0 .net *"_ivl_18", 0 0, L_0x5c80881777c0;  1 drivers
v0x5c8088162da0_0 .net *"_ivl_2", 0 0, L_0x5c80881772d0;  1 drivers
L_0x785d4a8ce450 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5c8088162e60_0 .net/2u *"_ivl_20", 2 0, L_0x785d4a8ce450;  1 drivers
v0x5c8088162f40_0 .net *"_ivl_22", 0 0, L_0x5c80881778e0;  1 drivers
L_0x785d4a8ce498 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5c8088163090_0 .net/2u *"_ivl_24", 2 0, L_0x785d4a8ce498;  1 drivers
v0x5c8088163170_0 .net *"_ivl_26", 0 0, L_0x5c8088177b50;  1 drivers
v0x5c8088163230_0 .net *"_ivl_28", 15 0, L_0x5c8088177c40;  1 drivers
v0x5c8088163310_0 .net *"_ivl_30", 15 0, L_0x5c8088177db0;  1 drivers
v0x5c80881633f0_0 .net *"_ivl_32", 15 0, L_0x5c8088177f20;  1 drivers
v0x5c80881634d0_0 .net *"_ivl_34", 15 0, L_0x5c8088178070;  1 drivers
v0x5c80881635b0_0 .net *"_ivl_36", 15 0, L_0x5c80881781b0;  1 drivers
v0x5c8088163690_0 .net *"_ivl_38", 15 0, L_0x5c8088178360;  1 drivers
L_0x785d4a8ce330 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5c8088163880_0 .net/2u *"_ivl_4", 2 0, L_0x785d4a8ce330;  1 drivers
v0x5c8088163960_0 .net *"_ivl_6", 0 0, L_0x5c80881773d0;  1 drivers
L_0x785d4a8ce378 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5c8088163a20_0 .net/2u *"_ivl_8", 2 0, L_0x785d4a8ce378;  1 drivers
o0x785d4ac9daa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5c8088163b00_0 .net "a", 15 0, o0x785d4ac9daa8;  0 drivers
o0x785d4ac9dad8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5c8088163be0_0 .net "b", 15 0, o0x785d4ac9dad8;  0 drivers
o0x785d4ac9db08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5c8088163cc0_0 .net "c", 15 0, o0x785d4ac9db08;  0 drivers
o0x785d4ac9db38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5c8088163da0_0 .net "d", 15 0, o0x785d4ac9db38;  0 drivers
o0x785d4ac9db68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5c8088163e80_0 .net "e", 15 0, o0x785d4ac9db68;  0 drivers
o0x785d4ac9db98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5c8088163f60_0 .net "f", 15 0, o0x785d4ac9db98;  0 drivers
o0x785d4ac9dbc8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5c8088164040_0 .net "g", 15 0, o0x785d4ac9dbc8;  0 drivers
o0x785d4ac9dbf8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5c8088164120_0 .net "h", 15 0, o0x785d4ac9dbf8;  0 drivers
v0x5c8088164200_0 .net "r", 15 0, L_0x5c80881784a0;  1 drivers
o0x785d4ac9dc58 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5c80881642e0_0 .net "select", 2 0, o0x785d4ac9dc58;  0 drivers
L_0x5c80881772d0 .cmp/eq 3, o0x785d4ac9dc58, L_0x785d4a8ce2e8;
L_0x5c80881773d0 .cmp/eq 3, o0x785d4ac9dc58, L_0x785d4a8ce330;
L_0x5c8088177540 .cmp/eq 3, o0x785d4ac9dc58, L_0x785d4a8ce378;
L_0x5c8088177630 .cmp/eq 3, o0x785d4ac9dc58, L_0x785d4a8ce3c0;
L_0x5c80881777c0 .cmp/eq 3, o0x785d4ac9dc58, L_0x785d4a8ce408;
L_0x5c80881778e0 .cmp/eq 3, o0x785d4ac9dc58, L_0x785d4a8ce450;
L_0x5c8088177b50 .cmp/eq 3, o0x785d4ac9dc58, L_0x785d4a8ce498;
L_0x5c8088177c40 .functor MUXZ 16, o0x785d4ac9dbf8, o0x785d4ac9dbc8, L_0x5c8088177b50, C4<>;
L_0x5c8088177db0 .functor MUXZ 16, L_0x5c8088177c40, o0x785d4ac9db98, L_0x5c80881778e0, C4<>;
L_0x5c8088177f20 .functor MUXZ 16, L_0x5c8088177db0, o0x785d4ac9db68, L_0x5c80881777c0, C4<>;
L_0x5c8088178070 .functor MUXZ 16, L_0x5c8088177f20, o0x785d4ac9db38, L_0x5c8088177630, C4<>;
L_0x5c80881781b0 .functor MUXZ 16, L_0x5c8088178070, o0x785d4ac9db08, L_0x5c8088177540, C4<>;
L_0x5c8088178360 .functor MUXZ 16, L_0x5c80881781b0, o0x785d4ac9dad8, L_0x5c80881773d0, C4<>;
L_0x5c80881784a0 .functor MUXZ 16, L_0x5c8088178360, o0x785d4ac9daa8, L_0x5c80881772d0, C4<>;
    .scope S_0x5c808815bb50;
T_0 ;
    %wait E_0x5c80880f2dc0;
    %load/vec4 v0x5c808815c9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c808815c710_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c808815c2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5c808815c630_0;
    %assign/vec4 v0x5c808815c710_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c808815f990;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c808815ff00_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5c808815ff00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x5c808815ff00_0;
    %store/vec4a v0x5c80881600f0, 4, 0;
    %load/vec4 v0x5c808815ff00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c808815ff00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 11 17 "$readmemb", "program.mem", v0x5c80881600f0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5c808815ad60;
T_2 ;
    %wait E_0x5c80880f54a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c808815b870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c808815b3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c808815b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c808815b4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c808815b580_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c808815b070_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c808815b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c808815b180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c808815b930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c808815b2f0_0, 0, 1;
    %load/vec4 v0x5c808815b700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b930_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c808815b070_0, 0, 4;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b930_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5c808815b070_0, 0, 4;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b220_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5c808815b070_0, 0, 4;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b930_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5c808815b070_0, 0, 4;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b180_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5c808815b070_0, 0, 4;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b930_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5c808815b070_0, 0, 4;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b930_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5c808815b070_0, 0, 4;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b930_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5c808815b070_0, 0, 4;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b3b0_0, 0, 1;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c808815b2f0_0, 0, 1;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c808815e070;
T_3 ;
    %wait E_0x5c80880f2dc0;
    %load/vec4 v0x5c808815f5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c808815ef40_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5c808815ef40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5c808815ef40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c808815f540, 0, 4;
    %load/vec4 v0x5c808815ef40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c808815ef40_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c808815f4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x5c808815f740_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5c808815f680_0;
    %load/vec4 v0x5c808815f740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c808815f540, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c8088159da0;
T_4 ;
    %wait E_0x5c80880f5d70;
    %load/vec4 v0x5c808815a380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5c808815a2a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8088159ff0_0, 0, 1;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x5c808815a0d0_0;
    %pad/u 17;
    %load/vec4 v0x5c808815a1b0_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x5c808815a490_0, 0, 17;
    %load/vec4 v0x5c808815a490_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5c808815a2a0_0, 0, 16;
    %load/vec4 v0x5c808815a490_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x5c8088159ff0_0, 0, 1;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x5c808815a0d0_0;
    %pad/u 17;
    %load/vec4 v0x5c808815a1b0_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x5c808815a490_0, 0, 17;
    %load/vec4 v0x5c808815a490_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5c808815a2a0_0, 0, 16;
    %load/vec4 v0x5c808815a490_0;
    %parti/s 1, 16, 6;
    %inv;
    %store/vec4 v0x5c8088159ff0_0, 0, 1;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5c8088159b90;
T_5 ;
    %wait E_0x5c80880f0660;
    %load/vec4 v0x5c808815aa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5c808815a890_0, 0, 16;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x5c808815ab30_0;
    %store/vec4 v0x5c808815a890_0, 0, 16;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x5c808815ab30_0;
    %store/vec4 v0x5c808815a890_0, 0, 16;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x5c808815a790_0;
    %load/vec4 v0x5c808815a950_0;
    %and;
    %store/vec4 v0x5c808815a890_0, 0, 16;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5c808815a790_0;
    %load/vec4 v0x5c808815a950_0;
    %or;
    %store/vec4 v0x5c808815a890_0, 0, 16;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5c808815a790_0;
    %load/vec4 v0x5c808815a950_0;
    %and;
    %inv;
    %store/vec4 v0x5c808815a890_0, 0, 16;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5c808815a790_0;
    %load/vec4 v0x5c808815a950_0;
    %or;
    %inv;
    %store/vec4 v0x5c808815a890_0, 0, 16;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5c808815a790_0;
    %load/vec4 v0x5c808815a950_0;
    %xor;
    %store/vec4 v0x5c808815a890_0, 0, 16;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5c808815a610_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 1, 0, 16;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %store/vec4 v0x5c808815a890_0, 0, 16;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5c808815cc50;
T_6 ;
    %wait E_0x5c808815d150;
    %load/vec4 v0x5c808815d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5c808815de90_0;
    %load/vec4 v0x5c808815d1b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c808815d540, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5c808815cc50;
T_7 ;
    %wait E_0x5c808815ced0;
    %load/vec4 v0x5c808815d370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5c808815d1b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5c808815d540, 4;
    %store/vec4 v0x5c808815ddb0_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5c808815ddb0_0, 0, 16;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5c8088130ce0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8088161be0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5c8088161be0_0;
    %inv;
    %store/vec4 v0x5c8088161be0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x5c8088130ce0;
T_9 ;
    %vpi_call 2 23 "$display", "Iniciando simula\303\247\303\243o..." {0 0 0};
    %vpi_call 2 24 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c8088130ce0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8088161c80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8088161c80_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 36 "$display", "=================================" {0 0 0};
    %vpi_call 2 37 "$display", "Fibonacci(10) = %d", &A<v0x5c808815f540, 4> {0 0 0};
    %vpi_call 2 38 "$display", "=================================" {0 0 0};
    %vpi_call 2 39 "$display", "Finalizando simula\303\247\303\243o." {0 0 0};
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "sim/CpuTest.v";
    "rtl/Cpu.v";
    "rtl/aluControl.v";
    "rtl/Ula.v";
    "rtl/SomadorSubtrator.v";
    "rtl/control.v";
    "rtl/Pc.v";
    "rtl/Ram.v";
    "rtl/registradores.v";
    "rtl/Rom.v";
    "rtl/Mux2in16bits.v";
    "rtl/Mux2in3bits.v";
    "rtl/Mux2in6bits.v";
    "rtl/Mux8in16bits.v";
