// Seed: 1172182772
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2
);
  wire id_4;
  wire id_5, id_6;
  wire id_7 = id_5++;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri id_5,
    input tri id_6,
    output tri0 id_7,
    input wor id_8,
    output tri id_9,
    input wor id_10,
    input supply1 id_11,
    output supply0 id_12
    , id_18,
    input wor id_13,
    output tri0 id_14,
    input wand id_15,
    output wire id_16
);
  wire id_19;
  wire id_20;
  module_0(
      id_15, id_14, id_6
  );
endmodule
