===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 27.1398 seconds

  ----Wall Time----  ----Name----
    3.5078 ( 12.9%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    2.9566 ( 10.9%)    Parse modules
    0.5248 (  1.9%)    Verify circuit
   15.4582 ( 57.0%)  'firrtl.circuit' Pipeline
    0.5051 (  1.9%)    LowerFIRRTLAnnotations
    0.0558 (  0.2%)    LowerIntrinsics
    0.0558 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.8086 (  6.7%)    'firrtl.module' Pipeline
    0.5691 (  2.1%)      DropName
    1.2395 (  4.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0587 (  0.2%)    'firrtl.module' Pipeline
    0.0587 (  0.2%)      LowerCHIRRTLPass
    0.0980 (  0.4%)    InferWidths
    0.4903 (  1.8%)    MemToRegOfVec
    0.6857 (  2.5%)    InferResets
    0.0525 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0810 (  0.3%)    WireDFT
    0.4201 (  1.5%)    'firrtl.module' Pipeline
    0.4201 (  1.5%)      FlattenMemory
    0.6236 (  2.3%)    LowerFIRRTLTypes
    0.6589 (  2.4%)    'firrtl.module' Pipeline
    0.6311 (  2.3%)      ExpandWhens
    0.0278 (  0.1%)      SFCCompat
    0.6093 (  2.2%)    Inliner
    0.6649 (  2.4%)    'firrtl.module' Pipeline
    0.6649 (  2.4%)      RandomizeRegisterInit
    0.1893 (  0.7%)    CheckCombLoops
    0.0529 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.6503 ( 20.8%)    'firrtl.module' Pipeline
    5.3414 ( 19.7%)      Canonicalizer
    0.3089 (  1.1%)      InferReadWrite
    0.1265 (  0.5%)    PrefixModules
    0.0549 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8755 (  3.2%)    IMConstProp
    0.0509 (  0.2%)    AddSeqMemPorts
    0.0509 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3244 (  1.2%)    CreateSiFiveMetadata
    0.0259 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0000 (  0.0%)    BlackBoxReader
    0.2563 (  0.9%)    'firrtl.module' Pipeline
    0.2563 (  0.9%)      DropName
    0.4329 (  1.6%)    SymbolDCE
    0.3874 (  1.4%)  InnerSymbolDCE
    4.4293 ( 16.3%)  'firrtl.circuit' Pipeline
    3.7074 ( 13.7%)    'firrtl.module' Pipeline
    3.7074 ( 13.7%)      Canonicalizer
    0.4594 (  1.7%)    IMDeadCodeElim
    0.0498 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0297 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1442 (  0.5%)    LowerXMR
    0.0202 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4696 (  1.7%)  LowerFIRRTLToHW
    0.0168 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.7453 (  2.7%)  'hw.module' Pipeline
    0.1146 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1984 (  0.7%)    Canonicalizer
    0.0956 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3367 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.6363 (  2.3%)  'hw.module' Pipeline
    0.1846 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2278 (  0.8%)    Canonicalizer
    0.0980 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1259 (  0.5%)    HWCleanup
    0.1593 (  0.6%)  'hw.module' Pipeline
    0.0211 (  0.1%)    HWLegalizeModules
    0.1382 (  0.5%)    PrettifyVerilog
    0.1190 (  0.4%)  StripDebugInfoWithPred
    1.1708 (  4.3%)  ExportVerilog
    0.3031 (  1.1%)  'builtin.module' Pipeline
    0.2797 (  1.0%)    'hw.module' Pipeline
    0.2797 (  1.0%)      PrepareForEmission
   -0.3008 ( -1.1%)  Rest
   27.1398 (100.0%)  Total

{
  totalTime: 27.169,
  maxMemory: 616665088
}
