	component Lab6_qsys is
		port (
			clk_clk                               : in  std_logic                    := 'X';             -- clk
			reset_reset_n                         : in  std_logic                    := 'X';             -- reset_n
			new_number_external_connection_export : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			green_led_external_connection_export  : out std_logic_vector(7 downto 0);                    -- export
			red_led_external_connection_export    : out std_logic_vector(7 downto 0);                    -- export
			flag_external_connection_export       : in  std_logic                    := 'X'              -- export
		);
	end component Lab6_qsys;

