// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 15 bit val == const(7cfb) equality comparator.  Latency 2.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_eqc15h7cfbt2 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    input [14:0] din,
    output dout
);

wire [2:0] leaf;

alt_ehipc3_fm_eqc5h1bt1 cmp0 (
    .clk(clk),
    .din(din[4:0]),
    .dout(leaf[0])
);
defparam cmp0 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_eqc5h07t1 cmp1 (
    .clk(clk),
    .din(din[9:5]),
    .dout(leaf[1])
);
defparam cmp1 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_eqc5h1ft1 cmp2 (
    .clk(clk),
    .din(din[14:10]),
    .dout(leaf[2])
);
defparam cmp2 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_and3t1 c3 (
    .clk(clk),
    .din(leaf),
    .dout(dout)
);
defparam c3 .SIM_EMULATE = SIM_EMULATE;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7uz5+aIHPCPIDgfUiMtyRTPw0pbAIfHu4cR8WdRXj0xTzeeCuEL59J2AE/igB4AxwFyMGIXjceynlaAB6NuZbV/w0y4q1omIjijT8hUeKJbhSByMI2+LBGA5lZTfj3b0A9hrz5dl+UCF0w//bs7DBKx2lNTqyfHAbOIHlGGI4gny8X9hpmKCbEOBfmPa30lNTgRDEj5NGBqGK9YjlKph5t+khjnpEJBBXFMYWcs/Wf0JqM4oPAF+lYvDj1CESd+zU2eNpWHgzeZE8pHvHrINFOtVKyb0w8e5gV9KSUMeMoU5LHtblrz9sCBibxhTK6crasyAKgDPRvCio4OSvmqXQJATtVSDdLzDCKgevaGtITjbWY23Y9+l4slxzZd7kLrjJS8bH4KMF+yvoyNIvP5i1DQxi3LNW56+gmKSq9F5w3xs3D2PCyo1AhGTK9aQgHFuYgdDAwgc+5aGGDQI9lEP7cJBLfuNKHtI8EiyxAQX4gfFjzJHg3Ykz1a6t5WYrEVZCR3uxQjH8jBXfmdhmVj6PlfzJdnb6yF8cai1bqdGz2X7l7EDE0oRxA+Qd8QPtxnIsbmactUT4ffaulKhGXOzG58o7ESNKk2VF+Di+9rzfYwEmJ3W//TL/vwa8NAjRUaWBSVAdIxHN9/sjzw0d+1f69BOPbY7ddr36d8O6uMiEOu0YjiY/ZR8ks78TH3GYaWhH1We04cE/Jj6RlN8egPO2SfxVgSJPBaqdg9yWpaUw5BBmE6MLCUbJKOCmthyZrJjq2Mzefc1tBfQOnyKQN1LT11"
`endif