// Mem file initialization records.
//
// SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
// Vivado v2018.2 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Monday March 18, 2019 - 12:58:49 pm, from:
//
//     Map file     - /home/junhonglin/Xilinx/PYNQ_Car/Robot/Robot.srcs/sources_1/bd/system/system.bmm
//     Data file(s) - /home/junhonglin/Xilinx/PYNQ_Car/Robot/Robot.srcs/sources_1/bd/system/ip/system_mb_3/data/mb_bootloop_le.elf, /home/junhonglin/Xilinx/PYNQ_Car/Robot/Robot.srcs/sources_1/bd/system/ip/system_mb_2/data/mb_bootloop_le.elf, /home/junhonglin/Xilinx/PYNQ_Car/Robot/Robot.srcs/sources_1/bd/system/ip/system_mb_1/data/mb_bootloop_le.elf, /home/junhonglin/Xilinx/PYNQ_Car/Robot/Robot.srcs/sources_1/bd/system/ip/system_mb_0/data/mb_bootloop_le.elf
//
// Address space 'system_i_ps7_0.system_i_iop_pmoda_lmb_lmb_bram_64K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
