$date
	Sun Dec  8 10:44:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! o $end
$var reg 12 " calc1 [11:0] $end
$var reg 12 # calc2 [11:0] $end
$var reg 12 $ calc3 [11:0] $end
$var reg 12 % calc4 [11:0] $end
$var reg 12 & current_angle [11:0] $end
$var reg 12 ' decision [11:0] $end
$var reg 1 ( direction $end
$var reg 12 ) target_angle [11:0] $end
$scope module temp $end
$var wire 1 * clk $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
b10100 )
0(
b1010 '
b1010 &
b1010 %
b111111110110 $
b1010 #
b111111110110 "
0!
$end
#10
1(
b111111110110 %
b1010 $
b111111110110 #
b1010 "
b1010 )
b10100 &
#20
0(
b10100 '
b10100 %
b111111101100 $
b10100 #
b111111101100 "
b111111110110 &
#30
1(
b111111101100 %
b10100 $
b111111101100 #
b10100 "
b111111110110 )
b1010 &
#40
