L 0 0 0 -200 -1 0
L 0 -200 250 -200 -1 0
L 250 -200 250 0 -1 0
L 250 0 0 0 -1 0
L -150 -50 0 -50 -1 0
T 15 -50 0.000000 0.000000 30 0 0 0 0 2 0
IN
C -150 -50 "IN" -210 -50 0 0 30 0 L
X "Clock" "False" -150 -50 0 0.000000 30 0 0 0 0 0 0 0 0 
L -150 -150 0 -150 -1 0
T 15 -150 0.000000 0.000000 30 0 0 0 0 3 0
ADJ
C -150 -150 "ADJ" -240 -150 0 0 30 0 L
X "Clock" "False" -150 -150 0 0.000000 30 0 0 0 0 0 0 0 0 
L 400 -50 250 -50 -1 0
T 145 -50 0.000000 0.000000 30 0 0 0 0 3 0
OUT
C 400 -50 "OUT" 430 -50 0 0 30 0 L
X "Clock" "False" 400 -50 0 0.000000 30 0 0 0 0 0 0 0 0 
P "IMPLEMENTATION" "" 0 -270 0 0.000000 30 0 0 0 0 0 1 0 0 
P "PSPICETEMPLATE" "X^@REFDES %IN %ADJ %OUT @MODEL" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
P "VALUE" "" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
P "IMPLEMENTATION_PATH" "" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
P "IMPLEMENTATION_TYPE" "PSpice Model" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
T 5 -285 0.000000 0.000000 30 0 0 0 0 4 0
vreg
