/*
 * Copyright (C) 2013 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *      Addr-type register length (1,2 or 4 bytes)
 *      Address   absolute address of the register
 *      value     value to be stored in the register
 */

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *	Addr-type register length (1,2 or 4 bytes)
 *	Address	  absolute address of the register
 *	value	  value to be stored in the register
 */
 /* gpio1 io15 */
 DATA 4,0x020E02FC,0x00000005
 DATA 4,0x020E06E4,0x0001B0B0

 /* DDR IO TYPE: */
 DATA 4,0x020e0774,0x000C0000
 DATA 4,0x020e0754,0x00000000

 /* CLOCK: */
 DATA 4,0x020e04ac,0x00000030
 DATA 4,0x020e04b0,0x00000030

 /* ADDRESS: */
 DATA 4,0x020e0464,0x00000030
 DATA 4,0x020e0490,0x00000030
 DATA 4,0x020e074c,0x00000030

 /* Control: */
 DATA 4,0x020e0494,0x00000030
 DATA 4,0x020e04a0,0x00000000
 DATA 4,0x020e04b4,0x00000030
 DATA 4,0x020e04b8,0x00000030
 DATA 4,0x020e076c,0x00000030

 /* Data Strobes: */
 DATA 4,0x020e0750,0x00020000
 DATA 4,0x020e04bc,0x00000030
 DATA 4,0x020e04c0,0x00000030
 DATA 4,0x020e04c4,0x00000030
 DATA 4,0x020e04c8,0x00000030
 /* Data: */
 DATA 4,0x020e0760,0x00020000
 DATA 4,0x020e0764,0x00000030
 DATA 4,0x020e0770,0x00000030
 DATA 4,0x020e0778,0x00000030
 DATA 4,0x020e077c,0x00000030
 DATA 4,0x020e0470,0x00000030
 DATA 4,0x020e0474,0x00000030
 DATA 4,0x020e0478,0x00000030
 DATA 4,0x020e047c,0x00000030

/* =============================================================================
 *  DDR Controller Registers
 * =============================================================================
 *  Manufacturer:	Nanya
 *  Device Part Number:	NT5CB128M16FP-DII
 *  Clock Freq.: 	400MHz
 *  Density per CS in Gb: 	4
 *  Chip Selects used:	1
 *  Number of Banks:	8
 *  Row address:    	14
 *  Column address: 	10
 *  Data bus width	32
 * =============================================================================
 */
DATA 4,0x021b001c,0x00008000

/* =============================================================================
 *  Calibration setup.
 * =============================================================================
 */
DATA 4,0x021b0800,0xA1390003

/*  For target board, may need to run write leveling calibration to fine tune these settings. */
DATA 4,0x021b080c,0x002B002E
DATA 4,0x021b0810,0x001F0025

/* Read DQS Gating calibration */
DATA 4,0x021b083c,0x023C0240
DATA 4,0x021b0840,0x02280228

/* Read calibration */
DATA 4,0x021b0848,0x464C484A

/* Write calibration */
DATA 4,0x021b0850,0x302C2A2E

/* read data bit delay: (3 is the reccommended default value, although out of reset value is 0) */
DATA 4,0x021b081c,0x33333333
DATA 4,0x021b0820,0x33333333
DATA 4,0x021b0824,0x33333333
DATA 4,0x021b0828,0x33333333

/* For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented
 * DATA 4,0x021b08c0,24911492	 fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
 * DATA 4,0x021b48c0,24911492
 */

/*  Complete calibration by forced measurement: */
DATA 4,0x021b08b8,0x00000800

/* =============================================================================
 *  Calibration setup end
 * =============================================================================
 * MMDC init:
 */
DATA 4,0x021b0004,0x0002002D
DATA 4,0x021b0008,0x00333040
DATA 4,0x021b000c,0x3F4352F3
DATA 4,0x021b0010,0xB66D8B63
DATA 4,0x021b0014,0x01FF00DB
/* MDMISC: RALAT kept to the high level of 5.
 * MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits:
 * a. better operation at low frequency, for LPDDR2 freq < 100MHz, change RALAT to 3
 * b. Small performence improvment
 */
DATA 4,0x021b0018,0x00011740
DATA 4,0x021b001c,0x00008000
DATA 4,0x021b002c,0x000026D2
DATA 4,0x021b0030,0x00431023
DATA 4,0x021b0040,0x00000017
DATA 4,0x021b0000,0x83190000
/* Mode register writes */
DATA 4,0x021b001c,0x02008032
DATA 4,0x021b001c,0x00008033
DATA 4,0x021b001c,0x00448031
DATA 4,0x021b001c,0x15208030
DATA 4,0x021b001c,0x04008040
DATA 4,0x021b0020,0x00007800
DATA 4,0x021b0818,0x00033337
DATA 4,0x021b0004,0x0002556D
DATA 4,0x021b0404,0x00011006
DATA 4,0x021b001c,0x00000000

/* enable AXI cache for VDOA/VPU/IPU
DATA 4, 0x020e0010, 0xF00000CF
  set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7
DATA 4, 0x020e0018, 0x007F007F
DATA 4, 0x020e001c, 0x007F007F
*/
