# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Part1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/BasicSequentialLogic/Part1 {C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:41 on Nov 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1" C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v 
# -- Compiling module RSLatch
# -- Compiling module Part1
# 
# Top level modules:
# 	RSLatch
# 	Part1
# End time: 08:47:41 on Nov 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/BasicSequentialLogic/Part1 {C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/rslatch_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:41 on Nov 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1" C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/rslatch_testbench.v 
# -- Compiling module rslatch_testbench
# 
# Top level modules:
# 	rslatch_testbench
# End time: 08:47:41 on Nov 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  rslatch_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" rslatch_testbench 
# Start time: 08:47:41 on Nov 06,2018
# Loading work.rslatch_testbench
# Loading work.RSLatch
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0<< Starting Simulation <<
# Break key hit
# Simulation stop requested.
# End time: 08:48:39 on Nov 06,2018, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
