INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca2/project_1/project_1.srcs/sources_1/new/divider_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider_main
