cycle 0
cycle_counter 00000000
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000000
  fetch0_pc 00000000
    fetch1_active 00000000
    fetch1_pc 00000000
      dec0_active 00000000
      dec0_pc 00000000
      dec0_inst 00000000
      dec0_satc 00000000
        dec1_active 00000000
        dec1_pc 00000000
        dec1_inst 00000000
        dec1_opcode 00000000
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000000
          exec0_inst 00000000
          exec0_opcode 00000000
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000000
            exec1_inst 00000000
            exec1_opcode 00000000
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 1
cycle_counter 00000001
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000000
    fetch1_active 00000000
    fetch1_pc 00000000
      dec0_active 00000000
      dec0_pc 00000000
      dec0_inst 00000000
      dec0_satc 00000000
        dec1_active 00000000
        dec1_pc 00000000
        dec1_inst 00000000
        dec1_opcode 00000000
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000000
          exec0_inst 00000000
          exec0_opcode 00000000
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000000
            exec1_inst 00000000
            exec1_opcode 00000000
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 2
cycle_counter 00000002
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000001
    fetch1_active 00000001
    fetch1_pc 00000000
      dec0_active 00000000
      dec0_pc 00000000
      dec0_inst 00000000
      dec0_satc 00000000
        dec1_active 00000000
        dec1_pc 00000000
        dec1_inst 00000000
        dec1_opcode 00000000
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000000
          exec0_inst 00000000
          exec0_opcode 00000000
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000000
            exec1_inst 00000000
            exec1_opcode 00000000
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 3
cycle_counter 00000003
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000002
    fetch1_active 00000001
    fetch1_pc 00000001
      dec0_active 00000001
      dec0_pc 00000000
      dec0_inst 008800c8
      dec0_satc 00000000
        dec1_active 00000000
        dec1_pc 00000000
        dec1_inst 00000000
        dec1_opcode 00000000
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000000
          exec0_inst 00000000
          exec0_opcode 00000000
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000000
            exec1_inst 00000000
            exec1_opcode 00000000
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 4
cycle_counter 00000004
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000003
    fetch1_active 00000001
    fetch1_pc 00000002
      dec0_active 00000001
      dec0_pc 00000001
      dec0_inst 00c801f4
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000000
        dec1_inst 008800c8
        dec1_opcode 00000000
        dec1_src0 00000001
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 000000c8
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000000
          exec0_inst 00000000
          exec0_opcode 00000000
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000000
            exec1_inst 00000000
            exec1_opcode 00000000
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 5
cycle_counter 00000005
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000004
    fetch1_active 00000001
    fetch1_pc 00000003
      dec0_active 00000001
      dec0_pc 00000002
      dec0_inst 3cca0064
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000001
        dec1_inst 00c801f4
        dec1_opcode 00000000
        dec1_src0 00000001
        dec1_src1 00000000
        dec1_dst 00000003
        dec1_immediate 000001f4
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000000
          exec0_inst 008800c8
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 000000c8
          exec0_alu0 000000c8
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000000
            exec1_inst 00000000
            exec1_opcode 00000000
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 6
cycle_counter 00000006
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000005
    fetch1_active 00000001
    fetch1_pc 00000004
      dec0_active 00000001
      dec0_pc 00000003
      dec0_inst 0088001e
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000002
        dec1_inst 3cca0064
        dec1_opcode 0000001e
        dec1_src0 00000001
        dec1_src1 00000002
        dec1_dst 00000003
        dec1_immediate 00000064
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000001
          exec0_inst 00c801f4
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000003
          exec0_immediate 000001f4
          exec0_alu0 000001f4
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000000
            exec1_inst 008800c8
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 000000c8
            exec1_alu0 000000c8
            exec1_alu1 00000000
            exec1_aluout 000000c8
stall 00000002
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 7
cycle_counter 00000007
r2 000000c8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000005
    fetch1_active 00000002
    fetch1_pc 00000004
      dec0_active 00000002
      dec0_pc 00000003
      dec0_inst 0088001e
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000002
        dec1_inst 3cca0064
        dec1_opcode 0000001e
        dec1_src0 00000001
        dec1_src1 00000002
        dec1_dst 00000003
        dec1_immediate 00000064
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000001
          exec0_inst 00c801f4
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000003
          exec0_immediate 000001f4
          exec0_alu0 000001f4
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000001
            exec1_inst 00c801f4
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000003
            exec1_immediate 000001f4
            exec1_alu0 000001f4
            exec1_alu1 00000000
            exec1_aluout 000001f4
stall 00000001
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 8
cycle_counter 00000008
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000005
    fetch1_active 00000002
    fetch1_pc 00000004
      dec0_active 00000002
      dec0_pc 00000003
      dec0_inst 0088001e
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000002
        dec1_inst 3cca0064
        dec1_opcode 0000001e
        dec1_src0 00000001
        dec1_src1 00000002
        dec1_dst 00000003
        dec1_immediate 00000064
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000001
          exec0_inst 00c801f4
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000003
          exec0_immediate 000001f4
          exec0_alu0 000001f4
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000001
            exec1_inst 00c801f4
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000003
            exec1_immediate 000001f4
            exec1_alu0 000001f4
            exec1_alu1 00000000
            exec1_aluout 000001f4
stall 00000000
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 9
cycle_counter 00000009
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000006
    fetch1_active 00000001
    fetch1_pc 00000005
      dec0_active 00000001
      dec0_pc 00000004
      dec0_inst 00c80001
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000003
        dec1_inst 0088001e
        dec1_opcode 00000000
        dec1_src0 00000001
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 0000001e
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000002
          exec0_inst 3cca0064
          exec0_opcode 0000001e
          exec0_src0 00000001
          exec0_src1 00000002
          exec0_dst 00000003
          exec0_immediate 00000064
          exec0_alu0 000001f4
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000001
            exec1_inst 00c801f4
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000003
            exec1_immediate 000001f4
            exec1_alu0 000001f4
            exec1_alu1 00000000
            exec1_aluout 000001f4
stall 00000000
dma_state 00000000
dma_src 000000c8
dma_dst 000001f4
dma_counter 00000064
dma_reg 00000000

cycle 10
cycle_counter 0000000a
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000007
    fetch1_active 00000001
    fetch1_pc 00000006
      dec0_active 00000001
      dec0_pc 00000005
      dec0_inst 01080008
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000004
        dec1_inst 00c80001
        dec1_opcode 00000000
        dec1_src0 00000001
        dec1_src1 00000000
        dec1_dst 00000003
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000003
          exec0_inst 0088001e
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 0000001e
          exec0_alu0 0000001e
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000002
            exec1_inst 3cca0064
            exec1_opcode 0000001e
            exec1_src0 00000001
            exec1_src1 00000002
            exec1_dst 00000003
            exec1_immediate 00000064
            exec1_alu0 000001f4
            exec1_alu1 00000000
            exec1_aluout 000001f4
stall 00000000
dma_state 00000001
dma_src 000000c8
dma_dst 000001f4
dma_counter 00000064
dma_reg 00000000

cycle 11
cycle_counter 0000000b
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000008
    fetch1_active 00000001
    fetch1_pc 00000007
      dec0_active 00000001
      dec0_pc 00000006
      dec0_inst 241c000e
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000005
        dec1_inst 01080008
        dec1_opcode 00000000
        dec1_src0 00000001
        dec1_src1 00000000
        dec1_dst 00000004
        dec1_immediate 00000008
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000004
          exec0_inst 00c80001
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000003
          exec0_immediate 00000001
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000003
            exec1_inst 0088001e
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 0000001e
            exec1_alu0 0000001e
            exec1_alu1 00000000
            exec1_aluout 0000001e
stall 00000000
dma_state 00000002
dma_src 000000c8
dma_dst 000001f4
dma_counter 00000064
dma_reg 00000000

cycle 12
cycle_counter 0000000c
r2 0000001e
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000009
    fetch1_active 00000001
    fetch1_pc 00000008
      dec0_active 00000001
      dec0_pc 00000007
      dec0_inst 11420000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000006
        dec1_inst 241c000e
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000005
          exec0_inst 01080008
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000004
          exec0_immediate 00000008
          exec0_alu0 00000008
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000004
            exec1_inst 00c80001
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000003
            exec1_immediate 00000001
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000002
dma_state 00000003
dma_src 000000c8
dma_dst 000001f4
dma_counter 00000064
dma_reg 00000064

cycle 13
cycle_counter 0000000d
r2 0000001e
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000009
    fetch1_active 00000002
    fetch1_pc 00000008
      dec0_active 00000002
      dec0_pc 00000007
      dec0_inst 11420000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000006
        dec1_inst 241c000e
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000005
          exec0_inst 01080008
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000004
          exec0_immediate 00000008
          exec0_alu0 00000008
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000005
            exec1_inst 01080008
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000004
            exec1_immediate 00000008
            exec1_alu0 00000008
            exec1_alu1 00000000
            exec1_aluout 00000008
stall 00000001
dma_state 00000001
dma_src 000000c9
dma_dst 000001f5
dma_counter 00000063
dma_reg 00000064

cycle 14
cycle_counter 0000000e
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000009
    fetch1_active 00000002
    fetch1_pc 00000008
      dec0_active 00000002
      dec0_pc 00000007
      dec0_inst 11420000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000006
        dec1_inst 241c000e
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000005
          exec0_inst 01080008
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000004
          exec0_immediate 00000008
          exec0_alu0 00000008
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000005
            exec1_inst 01080008
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000004
            exec1_immediate 00000008
            exec1_alu0 00000008
            exec1_alu1 00000000
            exec1_aluout 00000008
stall 00000000
dma_state 00000002
dma_src 000000c9
dma_dst 000001f5
dma_counter 00000063
dma_reg 00000064

cycle 15
cycle_counter 0000000f
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000a
    fetch1_active 00000001
    fetch1_pc 00000009
      dec0_active 00000001
      dec0_pc 00000008
      dec0_inst 00910001
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000007
        dec1_inst 11420000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000005
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000006
          exec0_inst 241c000e
          exec0_opcode 00000012
          exec0_src0 00000003
          exec0_src1 00000004
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000008
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000005
            exec1_inst 01080008
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000004
            exec1_immediate 00000008
            exec1_alu0 00000008
            exec1_alu1 00000000
            exec1_aluout 00000008
stall 00000000
dma_state 00000003
dma_src 000000c9
dma_dst 000001f5
dma_counter 00000063
dma_reg 00000065

cycle 16
cycle_counter 00000010
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000b
    fetch1_active 00000001
    fetch1_pc 0000000a
      dec0_active 00000001
      dec0_pc 00000009
      dec0_inst 11820000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000008
        dec1_inst 00910001
        dec1_opcode 00000000
        dec1_src0 00000002
        dec1_src1 00000001
        dec1_dst 00000002
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000007
          exec0_inst 11420000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000005
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 0000001e
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000008
            exec1_aluout 00000000
stall 00000000
dma_state 00000001
dma_src 000000ca
dma_dst 000001f6
dma_counter 00000062
dma_reg 00000065

cycle 17
cycle_counter 00000011
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000001
    fetch1_pc 0000000b
      dec0_active 00000001
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 0000001e
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000007
            exec1_inst 11420000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000005
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 0000001e
            exec1_aluout 00000000
stall 00000002
dma_state 00000001
dma_src 000000ca
dma_dst 000001f6
dma_counter 00000062
dma_reg 00000065

cycle 18
cycle_counter 00000012
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 0000001e
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 0000001e
            exec1_alu1 00000001
            exec1_aluout 0000001f
stall 00000001
dma_state 00000002
dma_src 000000ca
dma_dst 000001f6
dma_counter 00000062
dma_reg 00000065

cycle 19
cycle_counter 00000013
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 0000001e
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 0000001e
            exec1_alu1 00000001
            exec1_aluout 0000001f
stall 00000000
dma_state 00000003
dma_src 000000ca
dma_dst 000001f6
dma_counter 00000062
dma_reg 00000066

cycle 20
cycle_counter 00000014
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000001
    fetch1_pc 0000000c
      dec0_active 00000001
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 0000001f
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 0000001e
            exec1_alu1 00000001
            exec1_aluout 0000001f
stall 00000002
dma_state 00000001
dma_src 000000cb
dma_dst 000001f7
dma_counter 00000061
dma_reg 00000066

cycle 21
cycle_counter 00000015
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 0000001f
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 0000001f
            exec1_aluout 0000001f
stall 00000001
dma_state 00000001
dma_src 000000cb
dma_dst 000001f7
dma_counter 00000061
dma_reg 00000066

cycle 22
cycle_counter 00000016
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 0000001f
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 0000001f
            exec1_aluout 0000001f
stall 00000000
dma_state 00000001
dma_src 000000cb
dma_dst 000001f7
dma_counter 00000061
dma_reg 00000066

cycle 23
cycle_counter 00000017
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000001
    fetch1_pc 0000000d
      dec0_active 00000001
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 0000001f
            exec1_aluout 0000001f
stall 00000002
dma_state 00000001
dma_src 000000cb
dma_dst 000001f7
dma_counter 00000061
dma_reg 00000066

cycle 24
cycle_counter 00000018
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000001
dma_state 00000002
dma_src 000000cb
dma_dst 000001f7
dma_counter 00000061
dma_reg 00000066

cycle 25
cycle_counter 00000019
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000cb
dma_dst 000001f7
dma_counter 00000061
dma_reg 00000067

cycle 26
cycle_counter 0000001a
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000001
      dec0_pc 0000000d
      dec0_inst 24000006
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000c
        dec1_inst 00d90001
        dec1_opcode 00000000
        dec1_src0 00000003
        dec1_src1 00000001
        dec1_dst 00000003
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000b
          exec0_inst 12320000
          exec0_opcode 00000009
          exec0_src0 00000006
          exec0_src1 00000002
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 00000001
          exec0_alu1 0000001f
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000cc
dma_dst 000001f8
dma_counter 00000060
dma_reg 00000067

cycle 27
cycle_counter 0000001b
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000d
        dec1_inst 24000006
        dec1_opcode 00000012
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000006
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000c
          exec0_inst 00d90001
          exec0_opcode 00000000
          exec0_src0 00000003
          exec0_src1 00000001
          exec0_dst 00000003
          exec0_immediate 00000001
          exec0_alu0 00000001
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000b
            exec1_inst 12320000
            exec1_opcode 00000009
            exec1_src0 00000006
            exec1_src1 00000002
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 00000001
            exec1_alu1 0000001f
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000cc
dma_dst 000001f8
dma_counter 00000060
dma_reg 00000067

cycle 28
cycle_counter 0000001c
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000d
          exec0_inst 24000006
          exec0_opcode 00000012
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000006
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000c
            exec1_inst 00d90001
            exec1_opcode 00000000
            exec1_src0 00000003
            exec1_src1 00000001
            exec1_dst 00000003
            exec1_immediate 00000001
            exec1_alu0 00000001
            exec1_alu1 00000001
            exec1_aluout 00000002
stall 00000000
dma_state 00000003
dma_src 000000cc
dma_dst 000001f8
dma_counter 00000060
dma_reg 00000068

cycle 29
cycle_counter 0000001d
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
  fetch0_active 00000001
  fetch0_pc 00000006
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000060
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000cd
dma_dst 000001f9
dma_counter 0000005f
dma_reg 00000068

cycle 30
cycle_counter 0000001e
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000007
    fetch1_active 00000001
    fetch1_pc 00000006
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000060
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000cd
dma_dst 000001f9
dma_counter 0000005f
dma_reg 00000068

cycle 31
cycle_counter 0000001f
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000008
    fetch1_active 00000001
    fetch1_pc 00000007
      dec0_active 00000001
      dec0_pc 00000006
      dec0_inst 241c000e
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000060
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000cd
dma_dst 000001f9
dma_counter 0000005f
dma_reg 00000069

cycle 32
cycle_counter 00000020
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000009
    fetch1_active 00000001
    fetch1_pc 00000008
      dec0_active 00000001
      dec0_pc 00000007
      dec0_inst 11420000
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000006
        dec1_inst 241c000e
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000060
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000ce
dma_dst 000001fa
dma_counter 0000005e
dma_reg 00000069

cycle 33
cycle_counter 00000021
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000a
    fetch1_active 00000001
    fetch1_pc 00000009
      dec0_active 00000001
      dec0_pc 00000008
      dec0_inst 00910001
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000007
        dec1_inst 11420000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000005
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000006
          exec0_inst 241c000e
          exec0_opcode 00000012
          exec0_src0 00000003
          exec0_src1 00000004
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000002
          exec0_alu1 00000008
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000ce
dma_dst 000001fa
dma_counter 0000005e
dma_reg 00000069

cycle 34
cycle_counter 00000022
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000b
    fetch1_active 00000001
    fetch1_pc 0000000a
      dec0_active 00000001
      dec0_pc 00000009
      dec0_inst 11820000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000008
        dec1_inst 00910001
        dec1_opcode 00000000
        dec1_src0 00000002
        dec1_src1 00000001
        dec1_dst 00000002
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000007
          exec0_inst 11420000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000005
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 0000001f
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000002
            exec1_alu1 00000008
            exec1_aluout 00000000
stall 00000000
dma_state 00000003
dma_src 000000ce
dma_dst 000001fa
dma_counter 0000005e
dma_reg 0000006a

cycle 35
cycle_counter 00000023
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000001
    fetch1_pc 0000000b
      dec0_active 00000001
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 0000001f
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000007
            exec1_inst 11420000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000005
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 0000001f
            exec1_aluout 00000000
stall 00000002
dma_state 00000003
dma_src 000000ce
dma_dst 000001fa
dma_counter 0000005e
dma_reg 0000006a

cycle 36
cycle_counter 00000024
r2 0000001f
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 0000001f
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 0000001f
            exec1_alu1 00000001
            exec1_aluout 00000020
stall 00000001
dma_state 00000001
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006a

cycle 37
cycle_counter 00000025
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 0000001f
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 0000001f
            exec1_alu1 00000001
            exec1_aluout 00000020
stall 00000000
dma_state 00000002
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006a

cycle 38
cycle_counter 00000026
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000001
    fetch1_pc 0000000c
      dec0_active 00000001
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000020
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 0000001f
            exec1_alu1 00000001
            exec1_aluout 00000020
stall 00000002
dma_state 00000003
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006b

cycle 39
cycle_counter 00000027
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000020
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000020
            exec1_aluout 00000020
stall 00000001
dma_state 00000003
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006b

cycle 40
cycle_counter 00000028
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000020
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000020
            exec1_aluout 00000020
stall 00000000
dma_state 00000003
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006b

cycle 41
cycle_counter 00000029
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000001
    fetch1_pc 0000000d
      dec0_active 00000001
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000002
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000020
            exec1_aluout 00000020
stall 00000002
dma_state 00000003
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006b

cycle 42
cycle_counter 0000002a
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000002
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000002
            exec1_alu1 00000001
            exec1_aluout 00000003
stall 00000001
dma_state 00000001
dma_src 000000d0
dma_dst 000001fc
dma_counter 0000005c
dma_reg 0000006b

cycle 43
cycle_counter 0000002b
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000002
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000002
            exec1_alu1 00000001
            exec1_aluout 00000003
stall 00000000
dma_state 00000002
dma_src 000000d0
dma_dst 000001fc
dma_counter 0000005c
dma_reg 0000006b

cycle 44
cycle_counter 0000002c
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000001
      dec0_pc 0000000d
      dec0_inst 24000006
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000c
        dec1_inst 00d90001
        dec1_opcode 00000000
        dec1_src0 00000003
        dec1_src1 00000001
        dec1_dst 00000003
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000b
          exec0_inst 12320000
          exec0_opcode 00000009
          exec0_src0 00000006
          exec0_src1 00000002
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 00000003
          exec0_alu1 00000020
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000002
            exec1_alu1 00000001
            exec1_aluout 00000003
stall 00000000
dma_state 00000003
dma_src 000000d0
dma_dst 000001fc
dma_counter 0000005c
dma_reg 0000006c

cycle 45
cycle_counter 0000002d
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000d
        dec1_inst 24000006
        dec1_opcode 00000012
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000006
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000c
          exec0_inst 00d90001
          exec0_opcode 00000000
          exec0_src0 00000003
          exec0_src1 00000001
          exec0_dst 00000003
          exec0_immediate 00000001
          exec0_alu0 00000002
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000b
            exec1_inst 12320000
            exec1_opcode 00000009
            exec1_src0 00000006
            exec1_src1 00000002
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 00000003
            exec1_alu1 00000020
            exec1_aluout 00000003
stall 00000000
dma_state 00000001
dma_src 000000d1
dma_dst 000001fd
dma_counter 0000005b
dma_reg 0000006c

cycle 46
cycle_counter 0000002e
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000d
          exec0_inst 24000006
          exec0_opcode 00000012
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000006
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000c
            exec1_inst 00d90001
            exec1_opcode 00000000
            exec1_src0 00000003
            exec1_src1 00000001
            exec1_dst 00000003
            exec1_immediate 00000001
            exec1_alu0 00000002
            exec1_alu1 00000001
            exec1_aluout 00000003
stall 00000000
dma_state 00000001
dma_src 000000d1
dma_dst 000001fd
dma_counter 0000005b
dma_reg 0000006c

cycle 47
cycle_counter 0000002f
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000006
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000005b
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000d1
dma_dst 000001fd
dma_counter 0000005b
dma_reg 0000006c

cycle 48
cycle_counter 00000030
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000007
    fetch1_active 00000001
    fetch1_pc 00000006
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000005b
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000d1
dma_dst 000001fd
dma_counter 0000005b
dma_reg 0000006d

cycle 49
cycle_counter 00000031
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000008
    fetch1_active 00000001
    fetch1_pc 00000007
      dec0_active 00000001
      dec0_pc 00000006
      dec0_inst 241c000e
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000005b
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000d2
dma_dst 000001fe
dma_counter 0000005a
dma_reg 0000006d

cycle 50
cycle_counter 00000032
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000009
    fetch1_active 00000001
    fetch1_pc 00000008
      dec0_active 00000001
      dec0_pc 00000007
      dec0_inst 11420000
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000006
        dec1_inst 241c000e
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000005b
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000d2
dma_dst 000001fe
dma_counter 0000005a
dma_reg 0000006d

cycle 51
cycle_counter 00000033
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000a
    fetch1_active 00000001
    fetch1_pc 00000009
      dec0_active 00000001
      dec0_pc 00000008
      dec0_inst 00910001
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000007
        dec1_inst 11420000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000005
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000006
          exec0_inst 241c000e
          exec0_opcode 00000012
          exec0_src0 00000003
          exec0_src1 00000004
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000003
          exec0_alu1 00000008
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000d2
dma_dst 000001fe
dma_counter 0000005a
dma_reg 0000006e

cycle 52
cycle_counter 00000034
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000b
    fetch1_active 00000001
    fetch1_pc 0000000a
      dec0_active 00000001
      dec0_pc 00000009
      dec0_inst 11820000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000008
        dec1_inst 00910001
        dec1_opcode 00000000
        dec1_src0 00000002
        dec1_src1 00000001
        dec1_dst 00000002
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000007
          exec0_inst 11420000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000005
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000020
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000003
            exec1_alu1 00000008
            exec1_aluout 00000000
stall 00000000
dma_state 00000001
dma_src 000000d3
dma_dst 000001ff
dma_counter 00000059
dma_reg 0000006e

cycle 53
cycle_counter 00000035
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000001
    fetch1_pc 0000000b
      dec0_active 00000001
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000020
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000007
            exec1_inst 11420000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000005
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000020
            exec1_aluout 00000000
stall 00000002
dma_state 00000001
dma_src 000000d3
dma_dst 000001ff
dma_counter 00000059
dma_reg 0000006e

cycle 54
cycle_counter 00000036
r2 00000020
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000020
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000020
            exec1_alu1 00000001
            exec1_aluout 00000021
stall 00000001
dma_state 00000002
dma_src 000000d3
dma_dst 000001ff
dma_counter 00000059
dma_reg 0000006e

cycle 55
cycle_counter 00000037
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000020
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000020
            exec1_alu1 00000001
            exec1_aluout 00000021
stall 00000000
dma_state 00000003
dma_src 000000d3
dma_dst 000001ff
dma_counter 00000059
dma_reg 0000006f

cycle 56
cycle_counter 00000038
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000001
    fetch1_pc 0000000c
      dec0_active 00000001
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000021
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000020
            exec1_alu1 00000001
            exec1_aluout 00000021
stall 00000002
dma_state 00000001
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 0000006f

cycle 57
cycle_counter 00000039
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000021
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000021
            exec1_aluout 00000021
stall 00000001
dma_state 00000001
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 0000006f

cycle 58
cycle_counter 0000003a
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000021
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000021
            exec1_aluout 00000021
stall 00000000
dma_state 00000001
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 0000006f

cycle 59
cycle_counter 0000003b
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000001
    fetch1_pc 0000000d
      dec0_active 00000001
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000003
          exec0_alu1 00000003
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000021
            exec1_aluout 00000021
stall 00000002
dma_state 00000001
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 0000006f

cycle 60
cycle_counter 0000003c
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000003
          exec0_alu1 00000003
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000003
            exec1_alu1 00000003
            exec1_aluout 00000006
stall 00000001
dma_state 00000002
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 0000006f

cycle 61
cycle_counter 0000003d
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000003
          exec0_alu1 00000003
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000003
            exec1_alu1 00000003
            exec1_aluout 00000006
stall 00000000
dma_state 00000003
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 00000070

cycle 62
cycle_counter 0000003e
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000001
      dec0_pc 0000000d
      dec0_inst 24000006
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000c
        dec1_inst 00d90001
        dec1_opcode 00000000
        dec1_src0 00000003
        dec1_src1 00000001
        dec1_dst 00000003
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000b
          exec0_inst 12320000
          exec0_opcode 00000009
          exec0_src0 00000006
          exec0_src1 00000002
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 00000006
          exec0_alu1 00000021
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000003
            exec1_alu1 00000003
            exec1_aluout 00000006
stall 00000000
dma_state 00000001
dma_src 000000d5
dma_dst 00000201
dma_counter 00000057
dma_reg 00000070

cycle 63
cycle_counter 0000003f
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000d
        dec1_inst 24000006
        dec1_opcode 00000012
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000006
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000c
          exec0_inst 00d90001
          exec0_opcode 00000000
          exec0_src0 00000003
          exec0_src1 00000001
          exec0_dst 00000003
          exec0_immediate 00000001
          exec0_alu0 00000003
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000b
            exec1_inst 12320000
            exec1_opcode 00000009
            exec1_src0 00000006
            exec1_src1 00000002
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 00000006
            exec1_alu1 00000021
            exec1_aluout 00000006
stall 00000000
dma_state 00000002
dma_src 000000d5
dma_dst 00000201
dma_counter 00000057
dma_reg 00000070

cycle 64
cycle_counter 00000040
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000d
          exec0_inst 24000006
          exec0_opcode 00000012
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000006
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000c
            exec1_inst 00d90001
            exec1_opcode 00000000
            exec1_src0 00000003
            exec1_src1 00000001
            exec1_dst 00000003
            exec1_immediate 00000001
            exec1_alu0 00000003
            exec1_alu1 00000001
            exec1_aluout 00000004
stall 00000000
dma_state 00000003
dma_src 000000d5
dma_dst 00000201
dma_counter 00000057
dma_reg 00000071

cycle 65
cycle_counter 00000041
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000006
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000057
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000d6
dma_dst 00000202
dma_counter 00000056
dma_reg 00000071

cycle 66
cycle_counter 00000042
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000007
    fetch1_active 00000001
    fetch1_pc 00000006
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000057
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000d6
dma_dst 00000202
dma_counter 00000056
dma_reg 00000071

cycle 67
cycle_counter 00000043
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000008
    fetch1_active 00000001
    fetch1_pc 00000007
      dec0_active 00000001
      dec0_pc 00000006
      dec0_inst 241c000e
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000057
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000d6
dma_dst 00000202
dma_counter 00000056
dma_reg 00000072

cycle 68
cycle_counter 00000044
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000009
    fetch1_active 00000001
    fetch1_pc 00000008
      dec0_active 00000001
      dec0_pc 00000007
      dec0_inst 11420000
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000006
        dec1_inst 241c000e
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000057
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000d7
dma_dst 00000203
dma_counter 00000055
dma_reg 00000072

cycle 69
cycle_counter 00000045
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000a
    fetch1_active 00000001
    fetch1_pc 00000009
      dec0_active 00000001
      dec0_pc 00000008
      dec0_inst 00910001
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000007
        dec1_inst 11420000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000005
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000006
          exec0_inst 241c000e
          exec0_opcode 00000012
          exec0_src0 00000003
          exec0_src1 00000004
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000004
          exec0_alu1 00000008
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000d7
dma_dst 00000203
dma_counter 00000055
dma_reg 00000072

cycle 70
cycle_counter 00000046
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000b
    fetch1_active 00000001
    fetch1_pc 0000000a
      dec0_active 00000001
      dec0_pc 00000009
      dec0_inst 11820000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000008
        dec1_inst 00910001
        dec1_opcode 00000000
        dec1_src0 00000002
        dec1_src1 00000001
        dec1_dst 00000002
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000007
          exec0_inst 11420000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000005
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000021
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000004
            exec1_alu1 00000008
            exec1_aluout 00000000
stall 00000000
dma_state 00000003
dma_src 000000d7
dma_dst 00000203
dma_counter 00000055
dma_reg 00000073

cycle 71
cycle_counter 00000047
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000001
    fetch1_pc 0000000b
      dec0_active 00000001
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000021
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000007
            exec1_inst 11420000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000005
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000021
            exec1_aluout 00000000
stall 00000002
dma_state 00000003
dma_src 000000d7
dma_dst 00000203
dma_counter 00000055
dma_reg 00000073

cycle 72
cycle_counter 00000048
r2 00000021
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000021
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000021
            exec1_alu1 00000001
            exec1_aluout 00000022
stall 00000001
dma_state 00000001
dma_src 000000d8
dma_dst 00000204
dma_counter 00000054
dma_reg 00000073

cycle 73
cycle_counter 00000049
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000021
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000021
            exec1_alu1 00000001
            exec1_aluout 00000022
stall 00000000
dma_state 00000002
dma_src 000000d8
dma_dst 00000204
dma_counter 00000054
dma_reg 00000073

cycle 74
cycle_counter 0000004a
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000001
    fetch1_pc 0000000c
      dec0_active 00000001
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000022
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000021
            exec1_alu1 00000001
            exec1_aluout 00000022
stall 00000002
dma_state 00000003
dma_src 000000d8
dma_dst 00000204
dma_counter 00000054
dma_reg 00000074

cycle 75
cycle_counter 0000004b
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000022
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000022
            exec1_aluout 00000022
stall 00000001
dma_state 00000003
dma_src 000000d8
dma_dst 00000204
dma_counter 00000054
dma_reg 00000074

cycle 76
cycle_counter 0000004c
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000022
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000022
            exec1_aluout 00000022
stall 00000000
dma_state 00000003
dma_src 000000d8
dma_dst 00000204
dma_counter 00000054
dma_reg 00000074

cycle 77
cycle_counter 0000004d
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000001
    fetch1_pc 0000000d
      dec0_active 00000001
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000004
          exec0_alu1 00000006
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000022
            exec1_aluout 00000022
stall 00000002
dma_state 00000003
dma_src 000000d8
dma_dst 00000204
dma_counter 00000054
dma_reg 00000074

cycle 78
cycle_counter 0000004e
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000004
          exec0_alu1 00000006
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000004
            exec1_alu1 00000006
            exec1_aluout 0000000a
stall 00000001
dma_state 00000001
dma_src 000000d9
dma_dst 00000205
dma_counter 00000053
dma_reg 00000074

cycle 79
cycle_counter 0000004f
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000004
          exec0_alu1 00000006
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000004
            exec1_alu1 00000006
            exec1_aluout 0000000a
stall 00000000
dma_state 00000002
dma_src 000000d9
dma_dst 00000205
dma_counter 00000053
dma_reg 00000074

cycle 80
cycle_counter 00000050
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000001
      dec0_pc 0000000d
      dec0_inst 24000006
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000c
        dec1_inst 00d90001
        dec1_opcode 00000000
        dec1_src0 00000003
        dec1_src1 00000001
        dec1_dst 00000003
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000b
          exec0_inst 12320000
          exec0_opcode 00000009
          exec0_src0 00000006
          exec0_src1 00000002
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 0000000a
          exec0_alu1 00000022
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000004
            exec1_alu1 00000006
            exec1_aluout 0000000a
stall 00000000
dma_state 00000003
dma_src 000000d9
dma_dst 00000205
dma_counter 00000053
dma_reg 00000075

cycle 81
cycle_counter 00000051
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000d
        dec1_inst 24000006
        dec1_opcode 00000012
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000006
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000c
          exec0_inst 00d90001
          exec0_opcode 00000000
          exec0_src0 00000003
          exec0_src1 00000001
          exec0_dst 00000003
          exec0_immediate 00000001
          exec0_alu0 00000004
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000b
            exec1_inst 12320000
            exec1_opcode 00000009
            exec1_src0 00000006
            exec1_src1 00000002
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 0000000a
            exec1_alu1 00000022
            exec1_aluout 0000000a
stall 00000000
dma_state 00000001
dma_src 000000da
dma_dst 00000206
dma_counter 00000052
dma_reg 00000075

cycle 82
cycle_counter 00000052
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000d
          exec0_inst 24000006
          exec0_opcode 00000012
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000006
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000c
            exec1_inst 00d90001
            exec1_opcode 00000000
            exec1_src0 00000003
            exec1_src1 00000001
            exec1_dst 00000003
            exec1_immediate 00000001
            exec1_alu0 00000004
            exec1_alu1 00000001
            exec1_aluout 00000005
stall 00000000
dma_state 00000001
dma_src 000000da
dma_dst 00000206
dma_counter 00000052
dma_reg 00000075

cycle 83
cycle_counter 00000053
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000006
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000052
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000da
dma_dst 00000206
dma_counter 00000052
dma_reg 00000075

cycle 84
cycle_counter 00000054
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000007
    fetch1_active 00000001
    fetch1_pc 00000006
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000052
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000da
dma_dst 00000206
dma_counter 00000052
dma_reg 00000076

cycle 85
cycle_counter 00000055
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000008
    fetch1_active 00000001
    fetch1_pc 00000007
      dec0_active 00000001
      dec0_pc 00000006
      dec0_inst 241c000e
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000052
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000db
dma_dst 00000207
dma_counter 00000051
dma_reg 00000076

cycle 86
cycle_counter 00000056
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000009
    fetch1_active 00000001
    fetch1_pc 00000008
      dec0_active 00000001
      dec0_pc 00000007
      dec0_inst 11420000
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000006
        dec1_inst 241c000e
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000052
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000db
dma_dst 00000207
dma_counter 00000051
dma_reg 00000076

cycle 87
cycle_counter 00000057
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000a
    fetch1_active 00000001
    fetch1_pc 00000009
      dec0_active 00000001
      dec0_pc 00000008
      dec0_inst 00910001
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000007
        dec1_inst 11420000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000005
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000006
          exec0_inst 241c000e
          exec0_opcode 00000012
          exec0_src0 00000003
          exec0_src1 00000004
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000005
          exec0_alu1 00000008
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000db
dma_dst 00000207
dma_counter 00000051
dma_reg 00000077

cycle 88
cycle_counter 00000058
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000b
    fetch1_active 00000001
    fetch1_pc 0000000a
      dec0_active 00000001
      dec0_pc 00000009
      dec0_inst 11820000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000008
        dec1_inst 00910001
        dec1_opcode 00000000
        dec1_src0 00000002
        dec1_src1 00000001
        dec1_dst 00000002
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000007
          exec0_inst 11420000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000005
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000022
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000005
            exec1_alu1 00000008
            exec1_aluout 00000000
stall 00000000
dma_state 00000001
dma_src 000000dc
dma_dst 00000208
dma_counter 00000050
dma_reg 00000077

cycle 89
cycle_counter 00000059
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000001
    fetch1_pc 0000000b
      dec0_active 00000001
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000022
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000007
            exec1_inst 11420000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000005
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000022
            exec1_aluout 00000000
stall 00000002
dma_state 00000001
dma_src 000000dc
dma_dst 00000208
dma_counter 00000050
dma_reg 00000077

cycle 90
cycle_counter 0000005a
r2 00000022
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000022
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000022
            exec1_alu1 00000001
            exec1_aluout 00000023
stall 00000001
dma_state 00000002
dma_src 000000dc
dma_dst 00000208
dma_counter 00000050
dma_reg 00000077

cycle 91
cycle_counter 0000005b
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000022
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000022
            exec1_alu1 00000001
            exec1_aluout 00000023
stall 00000000
dma_state 00000003
dma_src 000000dc
dma_dst 00000208
dma_counter 00000050
dma_reg 00000078

cycle 92
cycle_counter 0000005c
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000001
    fetch1_pc 0000000c
      dec0_active 00000001
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000023
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000022
            exec1_alu1 00000001
            exec1_aluout 00000023
stall 00000002
dma_state 00000001
dma_src 000000dd
dma_dst 00000209
dma_counter 0000004f
dma_reg 00000078

cycle 93
cycle_counter 0000005d
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000023
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000023
            exec1_aluout 00000023
stall 00000001
dma_state 00000001
dma_src 000000dd
dma_dst 00000209
dma_counter 0000004f
dma_reg 00000078

cycle 94
cycle_counter 0000005e
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000023
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000023
            exec1_aluout 00000023
stall 00000000
dma_state 00000001
dma_src 000000dd
dma_dst 00000209
dma_counter 0000004f
dma_reg 00000078

cycle 95
cycle_counter 0000005f
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000001
    fetch1_pc 0000000d
      dec0_active 00000001
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000005
          exec0_alu1 0000000a
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000023
            exec1_aluout 00000023
stall 00000002
dma_state 00000001
dma_src 000000dd
dma_dst 00000209
dma_counter 0000004f
dma_reg 00000078

cycle 96
cycle_counter 00000060
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000005
          exec0_alu1 0000000a
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000005
            exec1_alu1 0000000a
            exec1_aluout 0000000f
stall 00000001
dma_state 00000002
dma_src 000000dd
dma_dst 00000209
dma_counter 0000004f
dma_reg 00000078

cycle 97
cycle_counter 00000061
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000005
          exec0_alu1 0000000a
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000005
            exec1_alu1 0000000a
            exec1_aluout 0000000f
stall 00000000
dma_state 00000003
dma_src 000000dd
dma_dst 00000209
dma_counter 0000004f
dma_reg 00000079

cycle 98
cycle_counter 00000062
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000001
      dec0_pc 0000000d
      dec0_inst 24000006
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000c
        dec1_inst 00d90001
        dec1_opcode 00000000
        dec1_src0 00000003
        dec1_src1 00000001
        dec1_dst 00000003
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000b
          exec0_inst 12320000
          exec0_opcode 00000009
          exec0_src0 00000006
          exec0_src1 00000002
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 0000000f
          exec0_alu1 00000023
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000005
            exec1_alu1 0000000a
            exec1_aluout 0000000f
stall 00000000
dma_state 00000001
dma_src 000000de
dma_dst 0000020a
dma_counter 0000004e
dma_reg 00000079

cycle 99
cycle_counter 00000063
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000d
        dec1_inst 24000006
        dec1_opcode 00000012
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000006
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000c
          exec0_inst 00d90001
          exec0_opcode 00000000
          exec0_src0 00000003
          exec0_src1 00000001
          exec0_dst 00000003
          exec0_immediate 00000001
          exec0_alu0 00000005
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000b
            exec1_inst 12320000
            exec1_opcode 00000009
            exec1_src0 00000006
            exec1_src1 00000002
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 0000000f
            exec1_alu1 00000023
            exec1_aluout 0000000f
stall 00000000
dma_state 00000002
dma_src 000000de
dma_dst 0000020a
dma_counter 0000004e
dma_reg 00000079

cycle 100
cycle_counter 00000064
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000d
          exec0_inst 24000006
          exec0_opcode 00000012
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000006
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000c
            exec1_inst 00d90001
            exec1_opcode 00000000
            exec1_src0 00000003
            exec1_src1 00000001
            exec1_dst 00000003
            exec1_immediate 00000001
            exec1_alu0 00000005
            exec1_alu1 00000001
            exec1_aluout 00000006
stall 00000000
dma_state 00000003
dma_src 000000de
dma_dst 0000020a
dma_counter 0000004e
dma_reg 0000007a

cycle 101
cycle_counter 00000065
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000006
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000004e
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000df
dma_dst 0000020b
dma_counter 0000004d
dma_reg 0000007a

cycle 102
cycle_counter 00000066
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000007
    fetch1_active 00000001
    fetch1_pc 00000006
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000004e
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000df
dma_dst 0000020b
dma_counter 0000004d
dma_reg 0000007a

cycle 103
cycle_counter 00000067
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000008
    fetch1_active 00000001
    fetch1_pc 00000007
      dec0_active 00000001
      dec0_pc 00000006
      dec0_inst 241c000e
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000004e
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000df
dma_dst 0000020b
dma_counter 0000004d
dma_reg 0000007b

cycle 104
cycle_counter 00000068
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000009
    fetch1_active 00000001
    fetch1_pc 00000008
      dec0_active 00000001
      dec0_pc 00000007
      dec0_inst 11420000
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000006
        dec1_inst 241c000e
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000004e
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000e0
dma_dst 0000020c
dma_counter 0000004c
dma_reg 0000007b

cycle 105
cycle_counter 00000069
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000a
    fetch1_active 00000001
    fetch1_pc 00000009
      dec0_active 00000001
      dec0_pc 00000008
      dec0_inst 00910001
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000007
        dec1_inst 11420000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000005
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000006
          exec0_inst 241c000e
          exec0_opcode 00000012
          exec0_src0 00000003
          exec0_src1 00000004
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000006
          exec0_alu1 00000008
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000e0
dma_dst 0000020c
dma_counter 0000004c
dma_reg 0000007b

cycle 106
cycle_counter 0000006a
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000b
    fetch1_active 00000001
    fetch1_pc 0000000a
      dec0_active 00000001
      dec0_pc 00000009
      dec0_inst 11820000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000008
        dec1_inst 00910001
        dec1_opcode 00000000
        dec1_src0 00000002
        dec1_src1 00000001
        dec1_dst 00000002
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000007
          exec0_inst 11420000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000005
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000023
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000006
            exec1_alu1 00000008
            exec1_aluout 00000000
stall 00000000
dma_state 00000003
dma_src 000000e0
dma_dst 0000020c
dma_counter 0000004c
dma_reg 0000007c

cycle 107
cycle_counter 0000006b
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000001
    fetch1_pc 0000000b
      dec0_active 00000001
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000023
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000007
            exec1_inst 11420000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000005
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000023
            exec1_aluout 00000000
stall 00000002
dma_state 00000003
dma_src 000000e0
dma_dst 0000020c
dma_counter 0000004c
dma_reg 0000007c

cycle 108
cycle_counter 0000006c
r2 00000023
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000023
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000023
            exec1_alu1 00000001
            exec1_aluout 00000024
stall 00000001
dma_state 00000001
dma_src 000000e1
dma_dst 0000020d
dma_counter 0000004b
dma_reg 0000007c

cycle 109
cycle_counter 0000006d
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000023
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000023
            exec1_alu1 00000001
            exec1_aluout 00000024
stall 00000000
dma_state 00000002
dma_src 000000e1
dma_dst 0000020d
dma_counter 0000004b
dma_reg 0000007c

cycle 110
cycle_counter 0000006e
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000001
    fetch1_pc 0000000c
      dec0_active 00000001
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000024
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000023
            exec1_alu1 00000001
            exec1_aluout 00000024
stall 00000002
dma_state 00000003
dma_src 000000e1
dma_dst 0000020d
dma_counter 0000004b
dma_reg 0000007d

cycle 111
cycle_counter 0000006f
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000024
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000024
            exec1_aluout 00000024
stall 00000001
dma_state 00000003
dma_src 000000e1
dma_dst 0000020d
dma_counter 0000004b
dma_reg 0000007d

cycle 112
cycle_counter 00000070
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000024
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000024
            exec1_aluout 00000024
stall 00000000
dma_state 00000003
dma_src 000000e1
dma_dst 0000020d
dma_counter 0000004b
dma_reg 0000007d

cycle 113
cycle_counter 00000071
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000001
    fetch1_pc 0000000d
      dec0_active 00000001
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000006
          exec0_alu1 0000000f
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000024
            exec1_aluout 00000024
stall 00000002
dma_state 00000003
dma_src 000000e1
dma_dst 0000020d
dma_counter 0000004b
dma_reg 0000007d

cycle 114
cycle_counter 00000072
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000006
          exec0_alu1 0000000f
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000006
            exec1_alu1 0000000f
            exec1_aluout 00000015
stall 00000001
dma_state 00000001
dma_src 000000e2
dma_dst 0000020e
dma_counter 0000004a
dma_reg 0000007d

cycle 115
cycle_counter 00000073
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000006
          exec0_alu1 0000000f
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000006
            exec1_alu1 0000000f
            exec1_aluout 00000015
stall 00000000
dma_state 00000002
dma_src 000000e2
dma_dst 0000020e
dma_counter 0000004a
dma_reg 0000007d

cycle 116
cycle_counter 00000074
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000001
      dec0_pc 0000000d
      dec0_inst 24000006
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000c
        dec1_inst 00d90001
        dec1_opcode 00000000
        dec1_src0 00000003
        dec1_src1 00000001
        dec1_dst 00000003
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000b
          exec0_inst 12320000
          exec0_opcode 00000009
          exec0_src0 00000006
          exec0_src1 00000002
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 00000015
          exec0_alu1 00000024
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000006
            exec1_alu1 0000000f
            exec1_aluout 00000015
stall 00000000
dma_state 00000003
dma_src 000000e2
dma_dst 0000020e
dma_counter 0000004a
dma_reg 0000007e

cycle 117
cycle_counter 00000075
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000d
        dec1_inst 24000006
        dec1_opcode 00000012
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000006
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000c
          exec0_inst 00d90001
          exec0_opcode 00000000
          exec0_src0 00000003
          exec0_src1 00000001
          exec0_dst 00000003
          exec0_immediate 00000001
          exec0_alu0 00000006
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000b
            exec1_inst 12320000
            exec1_opcode 00000009
            exec1_src0 00000006
            exec1_src1 00000002
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 00000015
            exec1_alu1 00000024
            exec1_aluout 00000015
stall 00000000
dma_state 00000001
dma_src 000000e3
dma_dst 0000020f
dma_counter 00000049
dma_reg 0000007e

cycle 118
cycle_counter 00000076
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000d
          exec0_inst 24000006
          exec0_opcode 00000012
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000006
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000c
            exec1_inst 00d90001
            exec1_opcode 00000000
            exec1_src0 00000003
            exec1_src1 00000001
            exec1_dst 00000003
            exec1_immediate 00000001
            exec1_alu0 00000006
            exec1_alu1 00000001
            exec1_aluout 00000007
stall 00000000
dma_state 00000001
dma_src 000000e3
dma_dst 0000020f
dma_counter 00000049
dma_reg 0000007e

cycle 119
cycle_counter 00000077
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000006
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000049
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000e3
dma_dst 0000020f
dma_counter 00000049
dma_reg 0000007e

cycle 120
cycle_counter 00000078
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000007
    fetch1_active 00000001
    fetch1_pc 00000006
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000049
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000e3
dma_dst 0000020f
dma_counter 00000049
dma_reg 0000007f

cycle 121
cycle_counter 00000079
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000008
    fetch1_active 00000001
    fetch1_pc 00000007
      dec0_active 00000001
      dec0_pc 00000006
      dec0_inst 241c000e
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000049
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000e4
dma_dst 00000210
dma_counter 00000048
dma_reg 0000007f

cycle 122
cycle_counter 0000007a
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000009
    fetch1_active 00000001
    fetch1_pc 00000008
      dec0_active 00000001
      dec0_pc 00000007
      dec0_inst 11420000
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000006
        dec1_inst 241c000e
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000049
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000e4
dma_dst 00000210
dma_counter 00000048
dma_reg 0000007f

cycle 123
cycle_counter 0000007b
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000a
    fetch1_active 00000001
    fetch1_pc 00000009
      dec0_active 00000001
      dec0_pc 00000008
      dec0_inst 00910001
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000007
        dec1_inst 11420000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000005
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000006
          exec0_inst 241c000e
          exec0_opcode 00000012
          exec0_src0 00000003
          exec0_src1 00000004
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000007
          exec0_alu1 00000008
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000e4
dma_dst 00000210
dma_counter 00000048
dma_reg 00000080

cycle 124
cycle_counter 0000007c
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000b
    fetch1_active 00000001
    fetch1_pc 0000000a
      dec0_active 00000001
      dec0_pc 00000009
      dec0_inst 11820000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000008
        dec1_inst 00910001
        dec1_opcode 00000000
        dec1_src0 00000002
        dec1_src1 00000001
        dec1_dst 00000002
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000007
          exec0_inst 11420000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000005
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000024
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000007
            exec1_alu1 00000008
            exec1_aluout 00000000
stall 00000000
dma_state 00000001
dma_src 000000e5
dma_dst 00000211
dma_counter 00000047
dma_reg 00000080

cycle 125
cycle_counter 0000007d
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000001
    fetch1_pc 0000000b
      dec0_active 00000001
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000024
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000007
            exec1_inst 11420000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000005
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000024
            exec1_aluout 00000000
stall 00000002
dma_state 00000001
dma_src 000000e5
dma_dst 00000211
dma_counter 00000047
dma_reg 00000080

cycle 126
cycle_counter 0000007e
r2 00000024
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000024
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000024
            exec1_alu1 00000001
            exec1_aluout 00000025
stall 00000001
dma_state 00000002
dma_src 000000e5
dma_dst 00000211
dma_counter 00000047
dma_reg 00000080

cycle 127
cycle_counter 0000007f
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000c
    fetch1_active 00000002
    fetch1_pc 0000000b
      dec0_active 00000002
      dec0_pc 0000000a
      dec0_inst 01b50000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 00000009
        dec1_inst 11820000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000008
          exec0_inst 00910001
          exec0_opcode 00000000
          exec0_src0 00000002
          exec0_src1 00000001
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000024
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000024
            exec1_alu1 00000001
            exec1_aluout 00000025
stall 00000000
dma_state 00000003
dma_src 000000e5
dma_dst 00000211
dma_counter 00000047
dma_reg 00000081

cycle 128
cycle_counter 00000080
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000001
    fetch1_pc 0000000c
      dec0_active 00000001
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000025
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000008
            exec1_inst 00910001
            exec1_opcode 00000000
            exec1_src0 00000002
            exec1_src1 00000001
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000024
            exec1_alu1 00000001
            exec1_aluout 00000025
stall 00000002
dma_state 00000001
dma_src 000000e6
dma_dst 00000212
dma_counter 00000046
dma_reg 00000081

cycle 129
cycle_counter 00000081
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000025
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000025
            exec1_aluout 00000025
stall 00000001
dma_state 00000001
dma_src 000000e6
dma_dst 00000212
dma_counter 00000046
dma_reg 00000081

cycle 130
cycle_counter 00000082
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000d
    fetch1_active 00000002
    fetch1_pc 0000000c
      dec0_active 00000002
      dec0_pc 0000000b
      dec0_inst 12320000
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000a
        dec1_inst 01b50000
        dec1_opcode 00000000
        dec1_src0 00000006
        dec1_src1 00000005
        dec1_dst 00000006
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000009
          exec0_inst 11820000
          exec0_opcode 00000008
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000025
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000025
            exec1_aluout 00000025
stall 00000000
dma_state 00000001
dma_src 000000e6
dma_dst 00000212
dma_counter 00000046
dma_reg 00000081

cycle 131
cycle_counter 00000083
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000001
    fetch1_pc 0000000d
      dec0_active 00000001
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000007
          exec0_alu1 00000015
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000009
            exec1_inst 11820000
            exec1_opcode 00000008
            exec1_src0 00000000
            exec1_src1 00000002
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000025
            exec1_aluout 00000025
stall 00000002
dma_state 00000001
dma_src 000000e6
dma_dst 00000212
dma_counter 00000046
dma_reg 00000081

cycle 132
cycle_counter 00000084
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000007
          exec0_alu1 00000015
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000007
            exec1_alu1 00000015
            exec1_aluout 0000001c
stall 00000001
dma_state 00000002
dma_src 000000e6
dma_dst 00000212
dma_counter 00000046
dma_reg 00000081

cycle 133
cycle_counter 00000085
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000002
    fetch1_pc 0000000d
      dec0_active 00000002
      dec0_pc 0000000c
      dec0_inst 00d90001
      dec0_satc 00000000
        dec1_active 00000002
        dec1_pc 0000000b
        dec1_inst 12320000
        dec1_opcode 00000009
        dec1_src0 00000006
        dec1_src1 00000002
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000a
          exec0_inst 01b50000
          exec0_opcode 00000000
          exec0_src0 00000006
          exec0_src1 00000005
          exec0_dst 00000006
          exec0_immediate 00000000
          exec0_alu0 00000007
          exec0_alu1 00000015
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000007
            exec1_alu1 00000015
            exec1_aluout 0000001c
stall 00000000
dma_state 00000003
dma_src 000000e6
dma_dst 00000212
dma_counter 00000046
dma_reg 00000082

cycle 134
cycle_counter 00000086
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000001
      dec0_pc 0000000d
      dec0_inst 24000006
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000c
        dec1_inst 00d90001
        dec1_opcode 00000000
        dec1_src0 00000003
        dec1_src1 00000001
        dec1_dst 00000003
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000b
          exec0_inst 12320000
          exec0_opcode 00000009
          exec0_src0 00000006
          exec0_src1 00000002
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 0000001c
          exec0_alu1 00000025
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000a
            exec1_inst 01b50000
            exec1_opcode 00000000
            exec1_src0 00000006
            exec1_src1 00000005
            exec1_dst 00000006
            exec1_immediate 00000000
            exec1_alu0 00000007
            exec1_alu1 00000015
            exec1_aluout 0000001c
stall 00000000
dma_state 00000001
dma_src 000000e7
dma_dst 00000213
dma_counter 00000045
dma_reg 00000082

cycle 135
cycle_counter 00000087
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000d
        dec1_inst 24000006
        dec1_opcode 00000012
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000006
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000c
          exec0_inst 00d90001
          exec0_opcode 00000000
          exec0_src0 00000003
          exec0_src1 00000001
          exec0_dst 00000003
          exec0_immediate 00000001
          exec0_alu0 00000007
          exec0_alu1 00000001
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000b
            exec1_inst 12320000
            exec1_opcode 00000009
            exec1_src0 00000006
            exec1_src1 00000002
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 0000001c
            exec1_alu1 00000025
            exec1_aluout 0000001c
stall 00000000
dma_state 00000002
dma_src 000000e7
dma_dst 00000213
dma_counter 00000045
dma_reg 00000082

cycle 136
cycle_counter 00000088
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000000
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 0000000d
          exec0_inst 24000006
          exec0_opcode 00000012
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000006
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000c
            exec1_inst 00d90001
            exec1_opcode 00000000
            exec1_src0 00000003
            exec1_src1 00000001
            exec1_dst 00000003
            exec1_immediate 00000001
            exec1_alu0 00000007
            exec1_alu1 00000001
            exec1_aluout 00000008
stall 00000000
dma_state 00000003
dma_src 000000e7
dma_dst 00000213
dma_counter 00000045
dma_reg 00000083

cycle 137
cycle_counter 00000089
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000006
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000045
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000e8
dma_dst 00000214
dma_counter 00000044
dma_reg 00000083

cycle 138
cycle_counter 0000008a
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000007
    fetch1_active 00000001
    fetch1_pc 00000006
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000045
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000e8
dma_dst 00000214
dma_counter 00000044
dma_reg 00000083

cycle 139
cycle_counter 0000008b
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000008
    fetch1_active 00000001
    fetch1_pc 00000007
      dec0_active 00000001
      dec0_pc 00000006
      dec0_inst 241c000e
      dec0_satc 00000001
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000045
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000e8
dma_dst 00000214
dma_counter 00000044
dma_reg 00000084

cycle 140
cycle_counter 0000008c
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 00000009
    fetch1_active 00000001
    fetch1_pc 00000008
      dec0_active 00000001
      dec0_pc 00000007
      dec0_inst 11420000
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000006
        dec1_inst 241c000e
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000045
          exec0_alu1 00000000
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000e9
dma_dst 00000215
dma_counter 00000043
dma_reg 00000084

cycle 141
cycle_counter 0000008d
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000a
    fetch1_active 00000001
    fetch1_pc 00000009
      dec0_active 00000001
      dec0_pc 00000008
      dec0_inst 00910001
      dec0_satc 00000001
        dec1_active 00000001
        dec1_pc 00000007
        dec1_inst 11420000
        dec1_opcode 00000008
        dec1_src0 00000000
        dec1_src1 00000002
        dec1_dst 00000005
        dec1_immediate 00000000
        dec1_pred 00000000
          exec0_active 00000001
          exec0_pc 00000006
          exec0_inst 241c000e
          exec0_opcode 00000012
          exec0_src0 00000003
          exec0_src1 00000004
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000008
          exec0_alu1 00000008
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 0000000d
            exec1_inst 24000006
            exec1_opcode 00000012
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000006
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000e9
dma_dst 00000215
dma_counter 00000043
dma_reg 00000084

cycle 142
cycle_counter 0000008e
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 0000000a
      dec0_active 00000000
      dec0_pc 00000009
      dec0_inst 11820000
      dec0_satc 00000002
        dec1_active 00000000
        dec1_pc 00000008
        dec1_inst 00910001
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000001
        dec1_dst 00000002
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000007
          exec0_inst 11420000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000005
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000025
          exec0_pred 00000000
            exec1_active 00000001
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000008
            exec1_alu1 00000008
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000e9
dma_dst 00000215
dma_counter 00000043
dma_reg 00000085

cycle 143
cycle_counter 0000008f
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000009
      dec0_inst 11820000
      dec0_satc 00000002
        dec1_active 00000000
        dec1_pc 00000008
        dec1_inst 00910001
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000001
        dec1_dst 00000002
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000007
          exec0_inst 11420000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000005
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000025
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000008
            exec1_alu1 00000008
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000ea
dma_dst 00000216
dma_counter 00000042
dma_reg 00000085

cycle 144
cycle_counter 00000090
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000002
        dec1_active 00000000
        dec1_pc 00000008
        dec1_inst 00910001
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000001
        dec1_dst 00000002
        dec1_immediate 00000001
        dec1_pred 00000000
          exec0_active 00000000
          exec0_pc 00000007
          exec0_inst 11420000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000005
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000025
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000008
            exec1_alu1 00000008
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000ea
dma_dst 00000216
dma_counter 00000042
dma_reg 00000085

cycle 145
cycle_counter 00000091
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000002
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 00000007
          exec0_inst 11420000
          exec0_opcode 00000019
          exec0_src0 00000000
          exec0_src1 00000002
          exec0_dst 00000005
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000025
          exec0_pred 00000000
            exec1_active 00000000
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000008
            exec1_alu1 00000008
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000ea
dma_dst 00000216
dma_counter 00000042
dma_reg 00000086

cycle 146
cycle_counter 00000092
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000002
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000042
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 00000006
            exec1_inst 241c000e
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000008
            exec1_alu1 00000008
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000eb
dma_dst 00000217
dma_counter 00000041
dma_reg 00000086

cycle 147
cycle_counter 00000093
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000002
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000025
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000042
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000eb
dma_dst 00000217
dma_counter 00000041
dma_reg 00000086

cycle 148
cycle_counter 00000094
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000025
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000025
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000eb
dma_dst 00000217
dma_counter 00000041
dma_reg 00000087

cycle 149
cycle_counter 00000095
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000025
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000025
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000ec
dma_dst 00000218
dma_counter 00000040
dma_reg 00000087

cycle 150
cycle_counter 00000096
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000040
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000025
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000ec
dma_dst 00000218
dma_counter 00000040
dma_reg 00000087

cycle 151
cycle_counter 00000097
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000040
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000ec
dma_dst 00000218
dma_counter 00000040
dma_reg 00000088

cycle 152
cycle_counter 00000098
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000ed
dma_dst 00000219
dma_counter 0000003f
dma_reg 00000088

cycle 153
cycle_counter 00000099
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000ed
dma_dst 00000219
dma_counter 0000003f
dma_reg 00000088

cycle 154
cycle_counter 0000009a
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000003f
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000ed
dma_dst 00000219
dma_counter 0000003f
dma_reg 00000089

cycle 155
cycle_counter 0000009b
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000003f
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000ee
dma_dst 0000021a
dma_counter 0000003e
dma_reg 00000089

cycle 156
cycle_counter 0000009c
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000ee
dma_dst 0000021a
dma_counter 0000003e
dma_reg 00000089

cycle 157
cycle_counter 0000009d
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000ee
dma_dst 0000021a
dma_counter 0000003e
dma_reg 0000008a

cycle 158
cycle_counter 0000009e
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000003e
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000ef
dma_dst 0000021b
dma_counter 0000003d
dma_reg 0000008a

cycle 159
cycle_counter 0000009f
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000003e
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000ef
dma_dst 0000021b
dma_counter 0000003d
dma_reg 0000008a

cycle 160
cycle_counter 000000a0
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000ef
dma_dst 0000021b
dma_counter 0000003d
dma_reg 0000008b

cycle 161
cycle_counter 000000a1
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000f0
dma_dst 0000021c
dma_counter 0000003c
dma_reg 0000008b

cycle 162
cycle_counter 000000a2
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000003c
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000f0
dma_dst 0000021c
dma_counter 0000003c
dma_reg 0000008b

cycle 163
cycle_counter 000000a3
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000003c
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000f0
dma_dst 0000021c
dma_counter 0000003c
dma_reg 0000008c

cycle 164
cycle_counter 000000a4
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000f1
dma_dst 0000021d
dma_counter 0000003b
dma_reg 0000008c

cycle 165
cycle_counter 000000a5
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000f1
dma_dst 0000021d
dma_counter 0000003b
dma_reg 0000008c

cycle 166
cycle_counter 000000a6
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000003b
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000f1
dma_dst 0000021d
dma_counter 0000003b
dma_reg 0000008d

cycle 167
cycle_counter 000000a7
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000003b
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000f2
dma_dst 0000021e
dma_counter 0000003a
dma_reg 0000008d

cycle 168
cycle_counter 000000a8
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000f2
dma_dst 0000021e
dma_counter 0000003a
dma_reg 0000008d

cycle 169
cycle_counter 000000a9
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000f2
dma_dst 0000021e
dma_counter 0000003a
dma_reg 0000008e

cycle 170
cycle_counter 000000aa
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000003a
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000f3
dma_dst 0000021f
dma_counter 00000039
dma_reg 0000008e

cycle 171
cycle_counter 000000ab
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000003a
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000f3
dma_dst 0000021f
dma_counter 00000039
dma_reg 0000008e

cycle 172
cycle_counter 000000ac
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000f3
dma_dst 0000021f
dma_counter 00000039
dma_reg 0000008f

cycle 173
cycle_counter 000000ad
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000f4
dma_dst 00000220
dma_counter 00000038
dma_reg 0000008f

cycle 174
cycle_counter 000000ae
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000038
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000f4
dma_dst 00000220
dma_counter 00000038
dma_reg 0000008f

cycle 175
cycle_counter 000000af
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000038
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000f4
dma_dst 00000220
dma_counter 00000038
dma_reg 00000090

cycle 176
cycle_counter 000000b0
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000f5
dma_dst 00000221
dma_counter 00000037
dma_reg 00000090

cycle 177
cycle_counter 000000b1
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000f5
dma_dst 00000221
dma_counter 00000037
dma_reg 00000090

cycle 178
cycle_counter 000000b2
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000037
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000f5
dma_dst 00000221
dma_counter 00000037
dma_reg 00000091

cycle 179
cycle_counter 000000b3
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000037
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000f6
dma_dst 00000222
dma_counter 00000036
dma_reg 00000091

cycle 180
cycle_counter 000000b4
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000f6
dma_dst 00000222
dma_counter 00000036
dma_reg 00000091

cycle 181
cycle_counter 000000b5
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000f6
dma_dst 00000222
dma_counter 00000036
dma_reg 00000092

cycle 182
cycle_counter 000000b6
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000036
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000f7
dma_dst 00000223
dma_counter 00000035
dma_reg 00000092

cycle 183
cycle_counter 000000b7
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000036
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000f7
dma_dst 00000223
dma_counter 00000035
dma_reg 00000092

cycle 184
cycle_counter 000000b8
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000f7
dma_dst 00000223
dma_counter 00000035
dma_reg 00000093

cycle 185
cycle_counter 000000b9
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000f8
dma_dst 00000224
dma_counter 00000034
dma_reg 00000093

cycle 186
cycle_counter 000000ba
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000034
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000f8
dma_dst 00000224
dma_counter 00000034
dma_reg 00000093

cycle 187
cycle_counter 000000bb
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000034
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000f8
dma_dst 00000224
dma_counter 00000034
dma_reg 00000094

cycle 188
cycle_counter 000000bc
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000f9
dma_dst 00000225
dma_counter 00000033
dma_reg 00000094

cycle 189
cycle_counter 000000bd
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000f9
dma_dst 00000225
dma_counter 00000033
dma_reg 00000094

cycle 190
cycle_counter 000000be
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000033
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000f9
dma_dst 00000225
dma_counter 00000033
dma_reg 00000095

cycle 191
cycle_counter 000000bf
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000033
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000fa
dma_dst 00000226
dma_counter 00000032
dma_reg 00000095

cycle 192
cycle_counter 000000c0
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000fa
dma_dst 00000226
dma_counter 00000032
dma_reg 00000095

cycle 193
cycle_counter 000000c1
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000fa
dma_dst 00000226
dma_counter 00000032
dma_reg 00000096

cycle 194
cycle_counter 000000c2
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000032
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000fb
dma_dst 00000227
dma_counter 00000031
dma_reg 00000096

cycle 195
cycle_counter 000000c3
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000032
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000fb
dma_dst 00000227
dma_counter 00000031
dma_reg 00000096

cycle 196
cycle_counter 000000c4
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000fb
dma_dst 00000227
dma_counter 00000031
dma_reg 00000097

cycle 197
cycle_counter 000000c5
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000fc
dma_dst 00000228
dma_counter 00000030
dma_reg 00000097

cycle 198
cycle_counter 000000c6
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000030
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000fc
dma_dst 00000228
dma_counter 00000030
dma_reg 00000097

cycle 199
cycle_counter 000000c7
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000030
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000fc
dma_dst 00000228
dma_counter 00000030
dma_reg 00000098

cycle 200
cycle_counter 000000c8
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000fd
dma_dst 00000229
dma_counter 0000002f
dma_reg 00000098

cycle 201
cycle_counter 000000c9
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000fd
dma_dst 00000229
dma_counter 0000002f
dma_reg 00000098

cycle 202
cycle_counter 000000ca
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000002f
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000fd
dma_dst 00000229
dma_counter 0000002f
dma_reg 00000099

cycle 203
cycle_counter 000000cb
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000002f
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000fe
dma_dst 0000022a
dma_counter 0000002e
dma_reg 00000099

cycle 204
cycle_counter 000000cc
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000fe
dma_dst 0000022a
dma_counter 0000002e
dma_reg 00000099

cycle 205
cycle_counter 000000cd
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000fe
dma_dst 0000022a
dma_counter 0000002e
dma_reg 0000009a

cycle 206
cycle_counter 000000ce
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000002e
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 000000ff
dma_dst 0000022b
dma_counter 0000002d
dma_reg 0000009a

cycle 207
cycle_counter 000000cf
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000002e
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 000000ff
dma_dst 0000022b
dma_counter 0000002d
dma_reg 0000009a

cycle 208
cycle_counter 000000d0
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 000000ff
dma_dst 0000022b
dma_counter 0000002d
dma_reg 0000009b

cycle 209
cycle_counter 000000d1
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000100
dma_dst 0000022c
dma_counter 0000002c
dma_reg 0000009b

cycle 210
cycle_counter 000000d2
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000002c
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000100
dma_dst 0000022c
dma_counter 0000002c
dma_reg 0000009b

cycle 211
cycle_counter 000000d3
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000002c
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000100
dma_dst 0000022c
dma_counter 0000002c
dma_reg 0000009c

cycle 212
cycle_counter 000000d4
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000101
dma_dst 0000022d
dma_counter 0000002b
dma_reg 0000009c

cycle 213
cycle_counter 000000d5
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000101
dma_dst 0000022d
dma_counter 0000002b
dma_reg 0000009c

cycle 214
cycle_counter 000000d6
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000002b
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000101
dma_dst 0000022d
dma_counter 0000002b
dma_reg 0000009d

cycle 215
cycle_counter 000000d7
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000002b
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000102
dma_dst 0000022e
dma_counter 0000002a
dma_reg 0000009d

cycle 216
cycle_counter 000000d8
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000102
dma_dst 0000022e
dma_counter 0000002a
dma_reg 0000009d

cycle 217
cycle_counter 000000d9
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000102
dma_dst 0000022e
dma_counter 0000002a
dma_reg 0000009e

cycle 218
cycle_counter 000000da
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000002a
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000103
dma_dst 0000022f
dma_counter 00000029
dma_reg 0000009e

cycle 219
cycle_counter 000000db
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000002a
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000103
dma_dst 0000022f
dma_counter 00000029
dma_reg 0000009e

cycle 220
cycle_counter 000000dc
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000103
dma_dst 0000022f
dma_counter 00000029
dma_reg 0000009f

cycle 221
cycle_counter 000000dd
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000104
dma_dst 00000230
dma_counter 00000028
dma_reg 0000009f

cycle 222
cycle_counter 000000de
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000028
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000104
dma_dst 00000230
dma_counter 00000028
dma_reg 0000009f

cycle 223
cycle_counter 000000df
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000028
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000104
dma_dst 00000230
dma_counter 00000028
dma_reg 000000a0

cycle 224
cycle_counter 000000e0
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000105
dma_dst 00000231
dma_counter 00000027
dma_reg 000000a0

cycle 225
cycle_counter 000000e1
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000105
dma_dst 00000231
dma_counter 00000027
dma_reg 000000a0

cycle 226
cycle_counter 000000e2
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000027
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000105
dma_dst 00000231
dma_counter 00000027
dma_reg 000000a1

cycle 227
cycle_counter 000000e3
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000027
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000106
dma_dst 00000232
dma_counter 00000026
dma_reg 000000a1

cycle 228
cycle_counter 000000e4
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000106
dma_dst 00000232
dma_counter 00000026
dma_reg 000000a1

cycle 229
cycle_counter 000000e5
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000106
dma_dst 00000232
dma_counter 00000026
dma_reg 000000a2

cycle 230
cycle_counter 000000e6
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000026
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000107
dma_dst 00000233
dma_counter 00000025
dma_reg 000000a2

cycle 231
cycle_counter 000000e7
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000026
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000107
dma_dst 00000233
dma_counter 00000025
dma_reg 000000a2

cycle 232
cycle_counter 000000e8
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000107
dma_dst 00000233
dma_counter 00000025
dma_reg 000000a3

cycle 233
cycle_counter 000000e9
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000108
dma_dst 00000234
dma_counter 00000024
dma_reg 000000a3

cycle 234
cycle_counter 000000ea
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000024
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000108
dma_dst 00000234
dma_counter 00000024
dma_reg 000000a3

cycle 235
cycle_counter 000000eb
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000024
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000108
dma_dst 00000234
dma_counter 00000024
dma_reg 000000a4

cycle 236
cycle_counter 000000ec
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000109
dma_dst 00000235
dma_counter 00000023
dma_reg 000000a4

cycle 237
cycle_counter 000000ed
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000109
dma_dst 00000235
dma_counter 00000023
dma_reg 000000a4

cycle 238
cycle_counter 000000ee
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000023
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000109
dma_dst 00000235
dma_counter 00000023
dma_reg 000000a5

cycle 239
cycle_counter 000000ef
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000023
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000010a
dma_dst 00000236
dma_counter 00000022
dma_reg 000000a5

cycle 240
cycle_counter 000000f0
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000010a
dma_dst 00000236
dma_counter 00000022
dma_reg 000000a5

cycle 241
cycle_counter 000000f1
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000010a
dma_dst 00000236
dma_counter 00000022
dma_reg 000000a6

cycle 242
cycle_counter 000000f2
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000022
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000010b
dma_dst 00000237
dma_counter 00000021
dma_reg 000000a6

cycle 243
cycle_counter 000000f3
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000022
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000010b
dma_dst 00000237
dma_counter 00000021
dma_reg 000000a6

cycle 244
cycle_counter 000000f4
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000010b
dma_dst 00000237
dma_counter 00000021
dma_reg 000000a7

cycle 245
cycle_counter 000000f5
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000010c
dma_dst 00000238
dma_counter 00000020
dma_reg 000000a7

cycle 246
cycle_counter 000000f6
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000020
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000010c
dma_dst 00000238
dma_counter 00000020
dma_reg 000000a7

cycle 247
cycle_counter 000000f7
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000020
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000010c
dma_dst 00000238
dma_counter 00000020
dma_reg 000000a8

cycle 248
cycle_counter 000000f8
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000010d
dma_dst 00000239
dma_counter 0000001f
dma_reg 000000a8

cycle 249
cycle_counter 000000f9
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000010d
dma_dst 00000239
dma_counter 0000001f
dma_reg 000000a8

cycle 250
cycle_counter 000000fa
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000001f
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000010d
dma_dst 00000239
dma_counter 0000001f
dma_reg 000000a9

cycle 251
cycle_counter 000000fb
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000001f
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000010e
dma_dst 0000023a
dma_counter 0000001e
dma_reg 000000a9

cycle 252
cycle_counter 000000fc
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000010e
dma_dst 0000023a
dma_counter 0000001e
dma_reg 000000a9

cycle 253
cycle_counter 000000fd
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000010e
dma_dst 0000023a
dma_counter 0000001e
dma_reg 000000aa

cycle 254
cycle_counter 000000fe
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000001e
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000010f
dma_dst 0000023b
dma_counter 0000001d
dma_reg 000000aa

cycle 255
cycle_counter 000000ff
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000001e
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000010f
dma_dst 0000023b
dma_counter 0000001d
dma_reg 000000aa

cycle 256
cycle_counter 00000100
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000010f
dma_dst 0000023b
dma_counter 0000001d
dma_reg 000000ab

cycle 257
cycle_counter 00000101
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000110
dma_dst 0000023c
dma_counter 0000001c
dma_reg 000000ab

cycle 258
cycle_counter 00000102
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000001c
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000110
dma_dst 0000023c
dma_counter 0000001c
dma_reg 000000ab

cycle 259
cycle_counter 00000103
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000001c
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000110
dma_dst 0000023c
dma_counter 0000001c
dma_reg 000000ac

cycle 260
cycle_counter 00000104
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000111
dma_dst 0000023d
dma_counter 0000001b
dma_reg 000000ac

cycle 261
cycle_counter 00000105
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000111
dma_dst 0000023d
dma_counter 0000001b
dma_reg 000000ac

cycle 262
cycle_counter 00000106
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000001b
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000111
dma_dst 0000023d
dma_counter 0000001b
dma_reg 000000ad

cycle 263
cycle_counter 00000107
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000001b
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000112
dma_dst 0000023e
dma_counter 0000001a
dma_reg 000000ad

cycle 264
cycle_counter 00000108
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000112
dma_dst 0000023e
dma_counter 0000001a
dma_reg 000000ad

cycle 265
cycle_counter 00000109
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000112
dma_dst 0000023e
dma_counter 0000001a
dma_reg 000000ae

cycle 266
cycle_counter 0000010a
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000001a
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000113
dma_dst 0000023f
dma_counter 00000019
dma_reg 000000ae

cycle 267
cycle_counter 0000010b
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000001a
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000113
dma_dst 0000023f
dma_counter 00000019
dma_reg 000000ae

cycle 268
cycle_counter 0000010c
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000113
dma_dst 0000023f
dma_counter 00000019
dma_reg 000000af

cycle 269
cycle_counter 0000010d
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000114
dma_dst 00000240
dma_counter 00000018
dma_reg 000000af

cycle 270
cycle_counter 0000010e
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000018
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000114
dma_dst 00000240
dma_counter 00000018
dma_reg 000000af

cycle 271
cycle_counter 0000010f
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000018
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000114
dma_dst 00000240
dma_counter 00000018
dma_reg 000000b0

cycle 272
cycle_counter 00000110
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000115
dma_dst 00000241
dma_counter 00000017
dma_reg 000000b0

cycle 273
cycle_counter 00000111
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000115
dma_dst 00000241
dma_counter 00000017
dma_reg 000000b0

cycle 274
cycle_counter 00000112
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000017
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000115
dma_dst 00000241
dma_counter 00000017
dma_reg 000000b1

cycle 275
cycle_counter 00000113
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000017
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000116
dma_dst 00000242
dma_counter 00000016
dma_reg 000000b1

cycle 276
cycle_counter 00000114
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000116
dma_dst 00000242
dma_counter 00000016
dma_reg 000000b1

cycle 277
cycle_counter 00000115
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000116
dma_dst 00000242
dma_counter 00000016
dma_reg 000000b2

cycle 278
cycle_counter 00000116
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000016
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000117
dma_dst 00000243
dma_counter 00000015
dma_reg 000000b2

cycle 279
cycle_counter 00000117
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000016
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000117
dma_dst 00000243
dma_counter 00000015
dma_reg 000000b2

cycle 280
cycle_counter 00000118
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000117
dma_dst 00000243
dma_counter 00000015
dma_reg 000000b3

cycle 281
cycle_counter 00000119
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000118
dma_dst 00000244
dma_counter 00000014
dma_reg 000000b3

cycle 282
cycle_counter 0000011a
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000014
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000118
dma_dst 00000244
dma_counter 00000014
dma_reg 000000b3

cycle 283
cycle_counter 0000011b
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000014
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000118
dma_dst 00000244
dma_counter 00000014
dma_reg 000000b4

cycle 284
cycle_counter 0000011c
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000119
dma_dst 00000245
dma_counter 00000013
dma_reg 000000b4

cycle 285
cycle_counter 0000011d
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000119
dma_dst 00000245
dma_counter 00000013
dma_reg 000000b4

cycle 286
cycle_counter 0000011e
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000013
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000119
dma_dst 00000245
dma_counter 00000013
dma_reg 000000b5

cycle 287
cycle_counter 0000011f
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000013
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000011a
dma_dst 00000246
dma_counter 00000012
dma_reg 000000b5

cycle 288
cycle_counter 00000120
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000011a
dma_dst 00000246
dma_counter 00000012
dma_reg 000000b5

cycle 289
cycle_counter 00000121
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000011a
dma_dst 00000246
dma_counter 00000012
dma_reg 000000b6

cycle 290
cycle_counter 00000122
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000012
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000011b
dma_dst 00000247
dma_counter 00000011
dma_reg 000000b6

cycle 291
cycle_counter 00000123
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000012
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000011b
dma_dst 00000247
dma_counter 00000011
dma_reg 000000b6

cycle 292
cycle_counter 00000124
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000011b
dma_dst 00000247
dma_counter 00000011
dma_reg 000000b7

cycle 293
cycle_counter 00000125
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000011c
dma_dst 00000248
dma_counter 00000010
dma_reg 000000b7

cycle 294
cycle_counter 00000126
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000010
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000011c
dma_dst 00000248
dma_counter 00000010
dma_reg 000000b7

cycle 295
cycle_counter 00000127
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000010
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000011c
dma_dst 00000248
dma_counter 00000010
dma_reg 000000b8

cycle 296
cycle_counter 00000128
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000011d
dma_dst 00000249
dma_counter 0000000f
dma_reg 000000b8

cycle 297
cycle_counter 00000129
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000011d
dma_dst 00000249
dma_counter 0000000f
dma_reg 000000b8

cycle 298
cycle_counter 0000012a
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000000f
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000011d
dma_dst 00000249
dma_counter 0000000f
dma_reg 000000b9

cycle 299
cycle_counter 0000012b
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000000f
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000011e
dma_dst 0000024a
dma_counter 0000000e
dma_reg 000000b9

cycle 300
cycle_counter 0000012c
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000011e
dma_dst 0000024a
dma_counter 0000000e
dma_reg 000000b9

cycle 301
cycle_counter 0000012d
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000011e
dma_dst 0000024a
dma_counter 0000000e
dma_reg 000000ba

cycle 302
cycle_counter 0000012e
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000000e
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000011f
dma_dst 0000024b
dma_counter 0000000d
dma_reg 000000ba

cycle 303
cycle_counter 0000012f
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000000e
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000011f
dma_dst 0000024b
dma_counter 0000000d
dma_reg 000000ba

cycle 304
cycle_counter 00000130
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000011f
dma_dst 0000024b
dma_counter 0000000d
dma_reg 000000bb

cycle 305
cycle_counter 00000131
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000120
dma_dst 0000024c
dma_counter 0000000c
dma_reg 000000bb

cycle 306
cycle_counter 00000132
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000000c
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000120
dma_dst 0000024c
dma_counter 0000000c
dma_reg 000000bb

cycle 307
cycle_counter 00000133
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000000c
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000120
dma_dst 0000024c
dma_counter 0000000c
dma_reg 000000bc

cycle 308
cycle_counter 00000134
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000121
dma_dst 0000024d
dma_counter 0000000b
dma_reg 000000bc

cycle 309
cycle_counter 00000135
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000121
dma_dst 0000024d
dma_counter 0000000b
dma_reg 000000bc

cycle 310
cycle_counter 00000136
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000000b
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000121
dma_dst 0000024d
dma_counter 0000000b
dma_reg 000000bd

cycle 311
cycle_counter 00000137
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000000b
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000122
dma_dst 0000024e
dma_counter 0000000a
dma_reg 000000bd

cycle 312
cycle_counter 00000138
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000122
dma_dst 0000024e
dma_counter 0000000a
dma_reg 000000bd

cycle 313
cycle_counter 00000139
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000122
dma_dst 0000024e
dma_counter 0000000a
dma_reg 000000be

cycle 314
cycle_counter 0000013a
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 0000000a
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000123
dma_dst 0000024f
dma_counter 00000009
dma_reg 000000be

cycle 315
cycle_counter 0000013b
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 0000000a
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000123
dma_dst 0000024f
dma_counter 00000009
dma_reg 000000be

cycle 316
cycle_counter 0000013c
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000123
dma_dst 0000024f
dma_counter 00000009
dma_reg 000000bf

cycle 317
cycle_counter 0000013d
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000124
dma_dst 00000250
dma_counter 00000008
dma_reg 000000bf

cycle 318
cycle_counter 0000013e
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000008
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000124
dma_dst 00000250
dma_counter 00000008
dma_reg 000000bf

cycle 319
cycle_counter 0000013f
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000008
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000124
dma_dst 00000250
dma_counter 00000008
dma_reg 000000c0

cycle 320
cycle_counter 00000140
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000125
dma_dst 00000251
dma_counter 00000007
dma_reg 000000c0

cycle 321
cycle_counter 00000141
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000125
dma_dst 00000251
dma_counter 00000007
dma_reg 000000c0

cycle 322
cycle_counter 00000142
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000007
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000125
dma_dst 00000251
dma_counter 00000007
dma_reg 000000c1

cycle 323
cycle_counter 00000143
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000007
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000126
dma_dst 00000252
dma_counter 00000006
dma_reg 000000c1

cycle 324
cycle_counter 00000144
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000126
dma_dst 00000252
dma_counter 00000006
dma_reg 000000c1

cycle 325
cycle_counter 00000145
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000126
dma_dst 00000252
dma_counter 00000006
dma_reg 000000c2

cycle 326
cycle_counter 00000146
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000006
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000127
dma_dst 00000253
dma_counter 00000005
dma_reg 000000c2

cycle 327
cycle_counter 00000147
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000006
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000127
dma_dst 00000253
dma_counter 00000005
dma_reg 000000c2

cycle 328
cycle_counter 00000148
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000127
dma_dst 00000253
dma_counter 00000005
dma_reg 000000c3

cycle 329
cycle_counter 00000149
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000128
dma_dst 00000254
dma_counter 00000004
dma_reg 000000c3

cycle 330
cycle_counter 0000014a
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000004
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000128
dma_dst 00000254
dma_counter 00000004
dma_reg 000000c3

cycle 331
cycle_counter 0000014b
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000004
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000128
dma_dst 00000254
dma_counter 00000004
dma_reg 000000c4

cycle 332
cycle_counter 0000014c
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 00000129
dma_dst 00000255
dma_counter 00000003
dma_reg 000000c4

cycle 333
cycle_counter 0000014d
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 00000129
dma_dst 00000255
dma_counter 00000003
dma_reg 000000c4

cycle 334
cycle_counter 0000014e
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000003
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 00000129
dma_dst 00000255
dma_counter 00000003
dma_reg 000000c5

cycle 335
cycle_counter 0000014f
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000003
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000012a
dma_dst 00000256
dma_counter 00000002
dma_reg 000000c5

cycle 336
cycle_counter 00000150
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000012a
dma_dst 00000256
dma_counter 00000002
dma_reg 000000c5

cycle 337
cycle_counter 00000151
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000012a
dma_dst 00000256
dma_counter 00000002
dma_reg 000000c6

cycle 338
cycle_counter 00000152
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000002
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000001
dma_src 0000012b
dma_dst 00000257
dma_counter 00000001
dma_reg 000000c6

cycle 339
cycle_counter 00000153
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000002
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000002
dma_src 0000012b
dma_dst 00000257
dma_counter 00000001
dma_reg 000000c6

cycle 340
cycle_counter 00000154
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000003
dma_src 0000012b
dma_dst 00000257
dma_counter 00000001
dma_reg 000000c7

cycle 341
cycle_counter 00000155
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 342
cycle_counter 00000156
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 343
cycle_counter 00000157
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 344
cycle_counter 00000158
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000001
    fetch1_pc 0000000f
      dec0_active 00000001
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 345
cycle_counter 00000159
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000001
      dec0_pc 0000000f
      dec0_inst 2610000e
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000e
        dec1_inst 3e800000
        dec1_opcode 0000001f
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 346
cycle_counter 0000015a
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000e
    fetch1_active 00000000
    fetch1_pc 00000011
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000e
          exec0_inst 3e800000
          exec0_opcode 0000001f
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 347
cycle_counter 0000015b
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000000f
    fetch1_active 00000001
    fetch1_pc 0000000e
      dec0_active 00000000
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000013
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000013
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000e
            exec1_inst 3e800000
            exec1_opcode 0000001f
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 348
cycle_counter 0000015c
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000010
    fetch1_active 00000000
    fetch1_pc 0000000f
      dec0_active 00000000
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000002
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000019
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 349
cycle_counter 0000015d
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000011
    fetch1_active 00000001
    fetch1_pc 00000010
      dec0_active 00000000
      dec0_pc 0000000e
      dec0_inst 3e800000
      dec0_satc 00000002
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000019
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 350
cycle_counter 0000015e
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000012
    fetch1_active 00000001
    fetch1_pc 00000011
      dec0_active 00000001
      dec0_pc 00000010
      dec0_inst 008800c8
      dec0_satc 00000002
        dec1_active 00000000
        dec1_pc 0000000f
        dec1_inst 2610000e
        dec1_opcode 00000019
        dec1_src0 00000002
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 0000000e
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000019
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 351
cycle_counter 0000015f
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000013
    fetch1_active 00000001
    fetch1_pc 00000012
      dec0_active 00000001
      dec0_pc 00000011
      dec0_inst 00c801f4
      dec0_satc 00000002
        dec1_active 00000001
        dec1_pc 00000010
        dec1_inst 008800c8
        dec1_opcode 00000000
        dec1_src0 00000001
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 000000c8
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 0000000f
          exec0_inst 2610000e
          exec0_opcode 00000019
          exec0_src0 00000002
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 0000000e
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 352
cycle_counter 00000160
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000014
    fetch1_active 00000001
    fetch1_pc 00000013
      dec0_active 00000001
      dec0_pc 00000012
      dec0_inst 01080258
      dec0_satc 00000002
        dec1_active 00000001
        dec1_pc 00000011
        dec1_inst 00c801f4
        dec1_opcode 00000000
        dec1_src0 00000001
        dec1_src1 00000000
        dec1_dst 00000003
        dec1_immediate 000001f4
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 00000010
          exec0_inst 008800c8
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 000000c8
          exec0_alu0 000000c8
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 0000000f
            exec1_inst 2610000e
            exec1_opcode 00000013
            exec1_src0 00000002
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 0000000e
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000000
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 353
cycle_counter 00000161
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 00000015
    fetch1_active 00000001
    fetch1_pc 00000014
      dec0_active 00000001
      dec0_pc 00000013
      dec0_inst 241c001b
      dec0_satc 00000002
        dec1_active 00000001
        dec1_pc 00000012
        dec1_inst 01080258
        dec1_opcode 00000000
        dec1_src0 00000001
        dec1_src1 00000000
        dec1_dst 00000004
        dec1_immediate 00000258
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 00000011
          exec0_inst 00c801f4
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000003
          exec0_immediate 000001f4
          exec0_alu0 000001f4
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 00000010
            exec1_inst 008800c8
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 000000c8
            exec1_alu0 000000c8
            exec1_alu1 00000000
            exec1_aluout 000000c8
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 354
cycle_counter 00000162
r2 000000c8
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000001b
    fetch1_active 00000000
    fetch1_pc 00000015
      dec0_active 00000000
      dec0_pc 00000014
      dec0_inst 11420000
      dec0_satc 00000002
        dec1_active 00000001
        dec1_pc 00000013
        dec1_inst 241c001b
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000001b
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 00000012
          exec0_inst 01080258
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000004
          exec0_immediate 00000258
          exec0_alu0 00000258
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 00000011
            exec1_inst 00c801f4
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000003
            exec1_immediate 000001f4
            exec1_alu0 000001f4
            exec1_alu1 00000000
            exec1_aluout 000001f4
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 355
cycle_counter 00000163
r2 000000c8
r3 000001f4
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000001c
    fetch1_active 00000001
    fetch1_pc 0000001b
      dec0_active 00000000
      dec0_pc 00000014
      dec0_inst 11420000
      dec0_satc 00000002
        dec1_active 00000000
        dec1_pc 00000013
        dec1_inst 241c001b
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000001b
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 00000013
          exec0_inst 241c001b
          exec0_opcode 00000012
          exec0_src0 00000003
          exec0_src1 00000004
          exec0_dst 00000000
          exec0_immediate 0000001b
          exec0_alu0 00000008
          exec0_alu1 00000008
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 00000012
            exec1_inst 01080258
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000004
            exec1_immediate 00000258
            exec1_alu0 00000258
            exec1_alu1 00000000
            exec1_aluout 00000258
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 356
cycle_counter 00000164
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
  fetch0_active 00000001
  fetch0_pc 0000001d
    fetch1_active 00000001
    fetch1_pc 0000001c
      dec0_active 00000001
      dec0_pc 0000001b
      dec0_inst 00880001
      dec0_satc 00000003
        dec1_active 00000000
        dec1_pc 00000013
        dec1_inst 241c001b
        dec1_opcode 00000012
        dec1_src0 00000003
        dec1_src1 00000004
        dec1_dst 00000000
        dec1_immediate 0000001b
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 00000013
          exec0_inst 241c001b
          exec0_opcode 00000012
          exec0_src0 00000003
          exec0_src1 00000004
          exec0_dst 00000000
          exec0_immediate 0000001b
          exec0_alu0 00000008
          exec0_alu1 00000008
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 00000013
            exec1_inst 241c001b
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000001b
            exec1_alu0 00000008
            exec1_alu1 00000008
            exec1_aluout 00000001
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 357
cycle_counter 00000165
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 00000013
  fetch0_active 00000001
  fetch0_pc 0000001e
    fetch1_active 00000001
    fetch1_pc 0000001d
      dec0_active 00000001
      dec0_pc 0000001c
      dec0_inst 30000000
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000001b
        dec1_inst 00880001
        dec1_opcode 00000000
        dec1_src0 00000001
        dec1_src1 00000000
        dec1_dst 00000002
        dec1_immediate 00000001
        dec1_pred 00000001
          exec0_active 00000000
          exec0_pc 00000013
          exec0_inst 241c001b
          exec0_opcode 00000012
          exec0_src0 00000003
          exec0_src1 00000004
          exec0_dst 00000000
          exec0_immediate 0000001b
          exec0_alu0 00000008
          exec0_alu1 00000008
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 00000013
            exec1_inst 241c001b
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000001b
            exec1_alu0 00000008
            exec1_alu1 00000008
            exec1_aluout 00000001
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 358
cycle_counter 00000166
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 00000013
  fetch0_active 00000001
  fetch0_pc 0000001f
    fetch1_active 00000001
    fetch1_pc 0000001e
      dec0_active 00000001
      dec0_pc 0000001d
      dec0_inst 00000000
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000001c
        dec1_inst 30000000
        dec1_opcode 00000018
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000001b
          exec0_inst 00880001
          exec0_opcode 00000000
          exec0_src0 00000001
          exec0_src1 00000000
          exec0_dst 00000002
          exec0_immediate 00000001
          exec0_alu0 00000001
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000000
            exec1_pc 00000013
            exec1_inst 241c001b
            exec1_opcode 00000012
            exec1_src0 00000003
            exec1_src1 00000004
            exec1_dst 00000000
            exec1_immediate 0000001b
            exec1_alu0 00000008
            exec1_alu1 00000008
            exec1_aluout 00000001
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 359
cycle_counter 00000167
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 00000013
  fetch0_active 00000001
  fetch0_pc 00000020
    fetch1_active 00000001
    fetch1_pc 0000001f
      dec0_active 00000001
      dec0_pc 0000001e
      dec0_inst 00000000
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000001d
        dec1_inst 00000000
        dec1_opcode 00000000
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000001c
          exec0_inst 30000000
          exec0_opcode 00000018
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000001b
            exec1_inst 00880001
            exec1_opcode 00000000
            exec1_src0 00000001
            exec1_src1 00000000
            exec1_dst 00000002
            exec1_immediate 00000001
            exec1_alu0 00000001
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000000
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 360
cycle_counter 00000168
r2 00000001
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 00000013
  fetch0_active 00000001
  fetch0_pc 00000021
    fetch1_active 00000001
    fetch1_pc 00000020
      dec0_active 00000001
      dec0_pc 0000001f
      dec0_inst 00000001
      dec0_satc 00000003
        dec1_active 00000001
        dec1_pc 0000001e
        dec1_inst 00000000
        dec1_opcode 00000000
        dec1_src0 00000000
        dec1_src1 00000000
        dec1_dst 00000000
        dec1_immediate 00000000
        dec1_pred 00000001
          exec0_active 00000001
          exec0_pc 0000001d
          exec0_inst 00000000
          exec0_opcode 00000000
          exec0_src0 00000000
          exec0_src1 00000000
          exec0_dst 00000000
          exec0_immediate 00000000
          exec0_alu0 00000000
          exec0_alu1 00000000
          exec0_pred 00000001
            exec1_active 00000001
            exec1_pc 0000001c
            exec1_inst 30000000
            exec1_opcode 00000018
            exec1_src0 00000000
            exec1_src1 00000000
            exec1_dst 00000000
            exec1_immediate 00000000
            exec1_alu0 00000000
            exec1_alu1 00000000
            exec1_aluout 00000001
stall 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

