{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685741343221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685741343221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 18:29:03 2023 " "Processing started: Fri Jun 02 18:29:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685741343221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685741343221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685741343221 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1685741343603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project-comportamento " "Found design unit 1: project-comportamento" {  } { { "project.vhd" "" { Text "C:/altera/13.0sp1/VHDL03/project.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685741344274 ""} { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.vhd" "" { Text "C:/altera/13.0sp1/VHDL03/project.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685741344274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685741344274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685741344305 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var project.vhd(21) " "VHDL Process Statement warning at project.vhd(21): signal \"var\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "project.vhd" "" { Text "C:/altera/13.0sp1/VHDL03/project.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685741344321 "|project"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "varbuf\[0\] varbuf\[0\]~_emulated varbuf\[0\]~1 " "Register \"varbuf\[0\]\" is converted into an equivalent circuit using register \"varbuf\[0\]~_emulated\" and latch \"varbuf\[0\]~1\"" {  } { { "project.vhd" "" { Text "C:/altera/13.0sp1/VHDL03/project.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685741344852 "|project|varbuf[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "varbuf\[1\] varbuf\[1\]~_emulated varbuf\[1\]~5 " "Register \"varbuf\[1\]\" is converted into an equivalent circuit using register \"varbuf\[1\]~_emulated\" and latch \"varbuf\[1\]~5\"" {  } { { "project.vhd" "" { Text "C:/altera/13.0sp1/VHDL03/project.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685741344852 "|project|varbuf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "varbuf\[2\] varbuf\[2\]~_emulated varbuf\[2\]~9 " "Register \"varbuf\[2\]\" is converted into an equivalent circuit using register \"varbuf\[2\]~_emulated\" and latch \"varbuf\[2\]~9\"" {  } { { "project.vhd" "" { Text "C:/altera/13.0sp1/VHDL03/project.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685741344852 "|project|varbuf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "varbuf\[3\] varbuf\[3\]~_emulated varbuf\[3\]~13 " "Register \"varbuf\[3\]\" is converted into an equivalent circuit using register \"varbuf\[3\]~_emulated\" and latch \"varbuf\[3\]~13\"" {  } { { "project.vhd" "" { Text "C:/altera/13.0sp1/VHDL03/project.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685741344852 "|project|varbuf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "varbuf\[4\] varbuf\[4\]~_emulated varbuf\[4\]~17 " "Register \"varbuf\[4\]\" is converted into an equivalent circuit using register \"varbuf\[4\]~_emulated\" and latch \"varbuf\[4\]~17\"" {  } { { "project.vhd" "" { Text "C:/altera/13.0sp1/VHDL03/project.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685741344852 "|project|varbuf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "varbuf\[5\] varbuf\[5\]~_emulated varbuf\[5\]~21 " "Register \"varbuf\[5\]\" is converted into an equivalent circuit using register \"varbuf\[5\]~_emulated\" and latch \"varbuf\[5\]~21\"" {  } { { "project.vhd" "" { Text "C:/altera/13.0sp1/VHDL03/project.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685741344852 "|project|varbuf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "varbuf\[6\] varbuf\[6\]~_emulated varbuf\[6\]~25 " "Register \"varbuf\[6\]\" is converted into an equivalent circuit using register \"varbuf\[6\]~_emulated\" and latch \"varbuf\[6\]~25\"" {  } { { "project.vhd" "" { Text "C:/altera/13.0sp1/VHDL03/project.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685741344852 "|project|varbuf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "varbuf\[7\] varbuf\[7\]~_emulated varbuf\[7\]~29 " "Register \"varbuf\[7\]\" is converted into an equivalent circuit using register \"varbuf\[7\]~_emulated\" and latch \"varbuf\[7\]~29\"" {  } { { "project.vhd" "" { Text "C:/altera/13.0sp1/VHDL03/project.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685741344852 "|project|varbuf[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1685741344852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685741345133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685741345133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685741345164 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685741345164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685741345164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685741345164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685741345180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 18:29:05 2023 " "Processing ended: Fri Jun 02 18:29:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685741345180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685741345180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685741345180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685741345180 ""}
