<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='217' ll='220' type='bool llvm::MachineRegisterInfo::shouldTrackSubRegLiveness(unsigned int VReg) const'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='198' u='c' c='_ZN4llvm13LiveIntervals22computeVirtRegIntervalERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='513' u='c' c='_ZN4llvm13LiveIntervals17computeDeadValuesERNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2436' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1698' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3722' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='527' u='c' c='_ZN12_GLOBAL__N_115VirtRegRewriter7rewriteEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='953' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets9predicateERN4llvm12MachineInstrEbRSt3setIjSt4lessIjESaIjEE'/>
