*$
* TPS628438
*****************************************************************************
* (C) Copyright 2022 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS628438
* Date: 21SEP2022
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 17.4-2019 S024
* EVM Order Number: TPS628438EVM-167
* EVM Users Guide: SLUUCG5 – NOVEMBER 2021
* Datasheet: SLVSFU8 – JANUARY 2022
* Topologies Supported: Buck
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* A. Features have been modelled
*   1. Switching Characteristics and variation with VIN
*   2. RON and variation with VIN
*   3. Peak, Valley current limit
*   4. Selectable Power Save / Forced PWM Mode
*   5. 100% duty cycle operation
*   6. Output discharge functionality
*   7. Output voltage programmability.
*
* B. Features have not been modelled     
*   1. Temperature effects are not modeled. 
*   2. Ground pins have been tied to 0V internally. 
*       Therefore, this model cannot be used for inverting topologies.
*       
* C. Application Notes    
*   1. The parameter SS_1 has been used to reach the steady state faster. 
*      Keep SS_1= 0 to observe startup behaviour. 
*      Keep SS_1= 1 and appropriate IC on Inductor and capacitor to observe for faster Steady state.
*
******************************************************************************
.SUBCKT TPS628438_TRANS EN GND SW VIN VOS VSET PARAMS: SS_1=0
V_V2         N338541 0 7.4
R_U7_R143         U7_N16795300 U7_N16794435  2  
X_U7_U2         HS_ON U7_N16794435 DRVH_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U7_ABM171         U7_N16795527 0 VALUE { {IF(V(HS_ON) > 0.5,0,1)}    }
V_U7_V3         U7_N16805546 SW 320m
C_U7_C77         U7_N16794435 0  1.443n  
X_U7_U5         U7_N16794599 U7_N16805546 d_d1special PARAMS:
X_U7_S3    DRVH_PRE 0 U7_N16794426 SW Driver_U7_S3 
R_U7_R144         U7_N16795527 U7_N16795500  2  
C_U7_C78         U7_N16795500 0  1.443n  
E_U7_E1         U7_ON_RES1 0 U7_N16798549 0 1
X_U7_H2    U7_N16794599 0 0 ISENSE_LS Driver_U7_H2 
X_U7_U10         DRVL_PRE LSFET_ON U7_N16807596 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U6         U7_N16794428 U7_N16798735 d_d1special PARAMS:
V_U7_V2         SW U7_N16794428 320m
X_U7_U8         U7_N16798735 U7_N16794426 U7_ON_RES1 0 RVAR PARAMS:  RREF=1
X_U7_S4    U7_N16807596 0 SW U7_N16794599 Driver_U7_S4 
X_U7_U9         U7_RST_INT SDWN LSFET_ON N16807506 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U7_ABM170         U7_N16795300 0 VALUE { {IF(V(LS_ON) > 0.5,0,1)}    }
X_U7_U1         PWM U7_COUNT_FE U7_COUNT_RE 0 LSFET_ON U7_RST_INT COUNTER
+  PARAMS: MIN_PW=10N COUNT_RST=100
X_U7_U7         LS_ON U7_N16795500 DRVL_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_H1    VIN U7_N16798735 ISENSE_HS 0 Driver_U7_H1 
E_U7_ABM6         U7_N16798549 0 VALUE {
+  0.0041*(V(VIN)**4)-0.0709*(V(VIN)**3)+0.4518*(V(VIN)**2)-1.2759*V(VIN)+1.4723 
+    }
X_U93         EN_INT EN_INT_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U91_U10         U91_VSEL_MODE1 U91_N16173712 U91_N16173676 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U31         U91_N16174086 SDWN U91_V_3P1 N16174144 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U35         U91_N16174942 SDWN U91_V_2P7 N16174992 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U91_V12         U91_N16174714 0 0.520
X_U91_U48         U91_N16174446 U91_N16188878 U91_VSEL_DIS AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U91_V5         U91_N16175638 0 0.1135
X_U91_U42         U91_N16175866 SDWN U91_V_2 N16175916 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U21         U91_VSEL_MODE1 U91_N16175110 U91_N16175074 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U43         U91_N16175998 SDWN U91_V_1P9 N16176052 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U91_ABM2         U91_N16174440 0 VALUE { if( V(SDWN)>0.5,1,0)    }
X_U91_U50         U91_N16251886 SDWN U91_V_3P4 N16252167 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U18         U91_VSEL_MODE1 U91_N16174714 U91_N16174670 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U91_V7         U91_N16175374 0 0.1775
R_U91_R9         U91_N16174446 U91_N16174440  1  
X_U91_U30         U91_N16173888 SDWN U91_V_3P2 N16173950 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U39         U91_N16175470 SDWN U91_V_2P3 N16175520 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U91_V10         U91_N16174978 0 0.3355
X_U91_U4         U91_N16173676 SDWN U91_V_3P3 N16173726 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U20         U91_VSEL_MODE1 U91_N16174978 U91_N16174942 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U91_V15         U91_N16173932 0 1.020
V_U91_V13         U91_N16174398 0 0.660
X_U91_U40         U91_N16175602 SDWN U91_V_2P2 N16175652 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U26         U91_VSEL_MODE1 U91_N16175770 U91_N16175734 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_S3    U91_VSEL_DIS 0 U91_VSEL_MODE1 VSET VSEL/MODE_U91_S3 
X_U91_U36         U91_N16175074 SDWN U91_V_2P6 N16175124 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U24         U91_VSEL_MODE1 U91_N16175506 U91_N16175470 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U91_ABM1         VSEL 0 VALUE { if( V(U91_V_3P6)>0.5,11.718K,
+  IF(V(U91_V_3P4)>0.5,12.5K,IF(V(U91_V_3P3)>0.5,12.931K, if(
+  V(U91_V_3P2)>0.5,13.392K,if( V(U91_V_3P1)>0.5,13.888K, if(
+  V(U91_V_3)>0.5,14.423K,  
+ if( V(U91_V_2P9)>0.5,15K, if( V(U91_V_2P8)>0.5,15.625K, if(
+  V(U91_V_2P7)>0.5,16.304K,if( V(U91_V_2P6)>0.5,17.045K,  
+ if( V(U91_V_2P5)>0.5,17.857K, if( V(U91_V_2P4)>0.5,18.75K, if(
+  V(U91_V_2P3)>0.5,19.736K, if( V(U91_V_2P2)>0.5,20.833K,  
+ if( V(U91_V_2P1)>0.5,22.058K,if( V(U91_V_2)>0.5,23.437K, if(
+  V(U91_V_1P9)>0.5,25K, if( V(U91_V_1P8)>0.5,26.785K,26.785k)))))))))))))))))) }
X_U91_U28         U91_VSEL_MODE1 U91_N16176012 U91_N16175998 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U91_ABM4         U91_N16258522 0 VALUE { if(V(U91_VSEL_MODE1)<0.0001,1,0)    
+  }
X_U91_U47         U91_N16174446 U91_N16174440 d_d1 PARAMS:
X_U91_U22         U91_VSEL_MODE1 U91_N16175242 U91_N16175206 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U91_V8         U91_N16175242 0 0.216
V_U91_V9         U91_N16175110 0 0.276
V_U91_V17         U91_N16173744 0 100
X_U91_U13         U91_VSEL_MODE1 U91_N16174398 U91_N16174316 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_S2    U91_VSEL_DIS 0 U91_VSEL_MODE1 0 VSEL/MODE_U91_S2 
V_U91_V11         U91_N16174846 0 0.428
G_U91_ABMII4         U91_N16173744 VSET VALUE { IF(V(EN_INT)>0.5,
+  (IF(V(U91_VSEL_DIS) < 0.5 ,5u,0)), 0)    }
X_U91_U34         U91_N16174810 SDWN U91_V_2P8 N16174860 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U44         U91_N16176130 SDWN U91_V_1P8 N16176186 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U37         U91_N16175206 SDWN U91_V_2P5 N16175256 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U91_V3         U91_N16175902 0 0.071
X_U91_U52         U91_N16258522 SDWN U91_V_3P6 N16258203 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U11         U91_VSEL_MODE1 U91_N16173932 U91_N16173888 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U14         VSET U91_N16173744 d_d1 PARAMS:
X_U91_U29         U91_VSEL_MODE1 U91_N16176144 U91_N16176130 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U32         U91_N16174316 SDWN U91_V_3 N16174436 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U38         U91_N16175338 SDWN U91_V_2P4 N16175388 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U91_V1         U91_N16176144 0 0.045
V_U91_V4         U91_N16175770 0 0.0885
V_U91_V6         U91_N16175506 0 0.1385
X_U91_U12         U91_VSEL_MODE1 U91_N16174130 U91_N16174086 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U23         U91_VSEL_MODE1 U91_N16175374 U91_N16175338 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U19         U91_VSEL_MODE1 U91_N16174846 U91_N16174810 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U41         U91_N16175734 SDWN U91_V_2P1 N16175784 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U91_U33         U91_N16174670 SDWN U91_V_2P9 N16174728 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U91_V18         U91_N16188878 0  
+PULSE 0 0 30n 1n 1n 1000 2000
V_U91_V19         U91_N16251720 0 1.795
X_U91_U25         U91_VSEL_MODE1 U91_N16175638 U91_N16175602 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U91_V2         U91_N16176012 0 0.0555
X_U91_U49         U91_VSEL_MODE1 U91_N16251720 U91_N16251886 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U91_V14         U91_N16174130 0 0.805
V_U91_V16         U91_N16173712 0 1.2414
C_U91_C1         U91_N16174446 0  1.443u IC=0 
X_U91_U27         U91_VSEL_MODE1 U91_N16175902 U91_N16175866 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_S3    N348016 0 VOS 0 TPS628438_TRANS_S3 
X_U48         EN_INT_BAR UVLO_OUT N348016 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U5_V6         U5_N16883448 0 1.75
X_U5_U16         U5_N16860343 CLIMIT_HS BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U5_V7         U5_N16883470 0 0.1
C_U5_C13         0 U5_N16873622  1.443n  
R_U5_R13         DRVL_PRE U5_N16873622  40  
E_U5_ABM4         U5_N16874512 0 VALUE { IF( V(U5_N16873622) > 0.5,
+  V(ISENSE_LS), 10)    }
X_U5_U17         VIN U5_N16883448 U5_N16883470 UVLO_OUT COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U5_V18         U5_N16886239 0  
+PULSE 0 1 10n 1n 1n 1000 2000
X_U5_U19         U5_N16873622 DRVL_PRE d_d1 PARAMS:
C_U5_C9         0 U5_N16860343  1.443n  
X_U5_U1         U5_N16874512 U5_N16875366 U5_N16875383 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U5_R9         U5_N16860337 U5_N16860343  40  
X_U5_U631         LSD_ON_TOFF U5_N16876505 CLIMIT_LS N16877122
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U3         ISENSE_HS U5_N16802246 U5_N16860337 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U5_V2         U5_N16802246 0 1.1
X_U5_U14         U5_N16860343 U5_N16860337 d_d1 PARAMS:
X_U5_U632         U5_N16875383 U5_N16876505 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U633         UVLO_OUT EN_LOGIC U5_N16886239 SDWN_N AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V3         U5_N16875366 0 1
G_U2_ABMII1         U2_N146398 U2_N145419 VALUE { V(VIN)/800k    }
X_U2_U11         U2_N145419 U2_N145483 TON COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U2_ABM1         U2_N145491 0 VALUE { V(VOS)/8    }
R_U2_R2         U2_N145491 U2_N145483  1  
X_U2_S1    U2_N145603 0 U2_N145419 0 Minton_U2_S1 
V_U2_V6         U2_N146398 0 3
C_U2_C3         0 U2_N145483  1n  
C_U2_C2         0 U2_N145419  4.5p  
X_U2_U12         HS_ON_TON U2_N145603 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U6_ABM2         U6_N23765 0 VALUE { IF(V(MODE_LOGIC) > 0.5, -0.6V,1.5m)    }
C_U6_C2         U6_N16745730 0  1.443n  
X_U6_U12         U6_N23765 ISENSE_LS U6_N14289 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_D1         U6_N16739292 U6_N16745730 d_d1 PARAMS: 
X_U6_U14         U6_N16743470 DRVH_PRE U6_N16739292 N20512 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U17         DRVL_PRE LSFET_ON U6_N14289 U6_N16743470 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R14         U6_N16739292 U6_N16745730  30  
X_U6_U16         U6_N16739292 U6_N16745730 PAUSE OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U799         PAUSE SDWN 0 HS_ON_TON U8_LS_RST OR4_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U19         CLIMIT_LS U8_N17003494 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U39         U8_N17003976 U8_LS_RST U8_LS_ON_AFTER_TOFF
+  U8_LS_ON_AFTER_TOFF_N srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U17         U8_N17003466 U8_N17003445 U8_HSD_ON_AFTERTON
+  U8_HSD_ON_AFTERTON_N srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U18         U8_TON_EXPIRED U8_N17003506 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U808         U8_HSD_ON_AFTERTON HS_ON_TON HS_ON OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U9         HS_ON_TON TON U8_TON_EXPIRED N17003943 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U825         LSD_ON_TOFF U8_N17003818 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5n
V_U8_V1         U8_SET1 0 1
X_U8_U830         LSD_ON_TOFF U8_HSD_ON_AFTERTON SDWN U8_N17003850
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U828         U8_N17003805 SDWN_N U8_N170037102 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U816         SDWN LSD_ON_TOFF U8_N17003445 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U812         U8_N17003816 U8_N17003494 U8_N17003976 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U806         U8_N17003454 CLIMIT_HS U8_N17003805 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U827         U8_HSD_ON_AFTERTON U8_N17003496 U8_N17003454 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U829         PAUSE U8_LS_ON_AFTER_TOFF SDWN U8_N17003478 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U13         U8_N17003902 U8_N17003850 HS_ON_TON N17003906
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U15         PWM U8_N17003496 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U831         U8_N17003879 U8_N17003506 SDWN_N U8_N17003466 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U817         SDWN_N U8_N17003818 U8_N17003816 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U824         LSD_ON_TOFF U8_LS_ON_AFTER_TOFF LS_ON OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U38         U8_N170037102 U8_N17003478 LSD_ON_TOFF N17003929
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U826         HS_ON_TON U8_N17003879 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5n
X_U8_U818         PWM SDWN_N U8_N17003902 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U92         SDWN_N SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R7         0 GND  1m  
R_R4         0 EN  160MEG  
X_U20         VOS N338541 d_d1 PARAMS:
X_U11_U9         SDWN_N U11_N16778269 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U8         U11_N16778125 U11_N16778061 d_d1 PARAMS:
X_U11_S1    U11_N16778269 0 U11_N16778125 0 SoftStart_U11_S1 
C_U11_C4         0 U11_N16778120  1n  
C_U11_C7         0 U11_N16778125  26.4n  
V_U11_V1         U11_N16778061 0 4.8
E_U11_ABM2         INT_VREF 0 VALUE { {(LIMIT(V(U11_N16778125), 0, 0.4)  
+ )}   }
E_U11_ABM1         U11_N16778117 0 VALUE { IF(V(SDWN_N) < 0.5,0,1)    }
G_U11_ABMII1         U11_N16778061 U11_N16778125 VALUE { V(U11_N16778120)*13.2u
+     }
R_U11_R9         U11_N16778120 U11_N16778117  1  
C_U1_C3         U1_N16883186 U1_INNER_REF  5p  
G_U1_ABM3I1         0 U1_INNER_REF VALUE { IF((V(SDWN_N) < 0.5) |  
+ (V(CLIMIT_HS) > 0.5),0,  
+ V(U1_N148405))  }
V_U1_V9         U1_N16923678 0 0.52
X_U1_U635         U1_N16895502 U1_N16895496 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U1_ABMII1         FB 0 VALUE { (V(FB,0))/V(VSEL)     }
X_U1_U6         U1_INNER_REF U1_INNER_REF_CLAMP d_d1 PARAMS:
X_U1_U631         U1_N16895603 U1_N16895632 U1_N16895608 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U1_R22         VIN U1_N16883243  2Meg  
X_U1_U623         0 FB d_d1 PARAMS:
X_U1_U19         U1_N16890768 U1_N16890763 d_d1 PARAMS:
X_U1_U2         U1_INNER_REF U1_INNER_FB U1_N335722 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U1_R7         U1_INNER_REF U1_N16894977  2500k  
E_U1_ABM11         U1_N16905215 0 VALUE {
+  (V(INT_VREF)*(93.75k+V(VSEL)))/V(VSEL)    }
R_U1_R24         U1_INNER_FB U1_N16923678  5Meg  
R_U1_R23         U1_N16883186 0  6k  
X_U1_U627         U1_N16896221 U1_N16895535 U1_HARD_CLAMP OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U1_R12         U1_INNER_REF U1_N16894985  240k  
X_U1_U633         U1_N16895608 U1_N16895660 U1_SOFT_CLAMP OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U1_ABM10         U1_INNER_REF_CLAMP 0 VALUE { MIN(V(VIN),5)    }
C_U1_C10         U1_N16883097 U1_INNER_FB  4p  
X_U1_U26         U1_N16890768 P100 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_U636         P100 CLIMIT_HS U1_N16895444 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_GAIN2         U1_N16890763 0 VALUE {1 * V(HS_ON)}
X_U1_U638         SDWN_N U1_N16895632 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_R21         U1_1.8V_DC U1_N16883243  2Meg  
C_U1_C11         VOS U1_N16883097  3p  
R_U1_R14         U1_N16890763 U1_N16890768  16  
X_U1_U628         SDWN_N U1_N16895535 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_R25         U1_N16883097 SW  2800k  
X_U1_S4    U1_SOFT_CLAMP 0 U1_INNER_FB U1_N16894977 ErrorAmp_U1_S4 
C_U1_C7         0 U1_N148405  1n  
X_U1_U632         P100 CLIMIT_HS U1_N16895660 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_S7    HS_ON 0 U1_N16883186 U1_N16883243 ErrorAmp_U1_S7 
X_U1_U9         0 U1_INNER_REF d_d1 PARAMS:
R_U1_R13         U1_N148405 U1_N273241  1  
X_U1_U625         U1_N16895444 U1_N16895496 U1_N16896221 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U629         PAUSE U1_N16895572 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_S6    U1_HARD_CLAMP 0 U1_INNER_FB U1_N16894985 ErrorAmp_U1_S6 
R_U1_R9         FB VOS  93.75k  
G_U1_ABMII3         U1_INNER_REF 0 VALUE { IF(V(P100) > 0.5,0,0)    }
X_U1_U634         VOS U1_N16905215 U1_N16895502 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U1_C9         0 U1_N16890768  1.443u  
V_U1_V8         U1_1.8V_DC 0 1.8
E_U1_ABM4         U1_N273241 0 VALUE { LIMIT(((V(INT_VREF) -V(FB))*1u),  
+ 120n,-120n)   }
X_U1_U637         U1_N335722 PWM BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15ns
X_U1_U630         U1_N16895572 MODE_LOGIC U1_N16895603 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V3         U4_N96587 0 0.7
X_U4_U13         U4_N96825 U4_N97003 U4_N96971 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U699         EN U4_N96587 U4_N964813 EN_INT COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U1         EN_LOGIC U4_N96735 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U8         EN_LOGIC EN_INT d_d1 PARAMS:
X_U4_U698         VSET U4_N96835 U4_N96865 U4_N96825 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U4_ABM3         U4_N97003 0 VALUE { IF(V(INT_VREF) > 0.399,1,0)    }
C_U4_C1         0 EN_LOGIC  1n  
C_U4_C3         0 MODE_LOGIC  1n  
X_U4_S1    U4_N96735 0 EN 0 LogicTrans_U4_S1 
R_U4_R6         U4_N96971 MODE_LOGIC  1  
V_U4_V4         U4_N964813 0 0.2
R_U4_R5         EN_INT EN_LOGIC  360.75k  
V_U4_V2         U4_N96865 0 0.4
V_U4_V1         U4_N96835 0 4
.IC         V(U11_N16778125 )={SS_1*0.4}
.ENDS TPS628438_TRANS
*$
.subckt Driver_U7_S3 1 2 3 4  
S_U7_S3         3 4 1 2 _U7_S3
RS_U7_S3         1 2 1G
.MODEL         _U7_S3 VSWITCH Roff=10e6 Ron=170m Voff=0.2 Von=0.8
.ends Driver_U7_S3
*$
.subckt Driver_U7_H2 1 2 3 4  
H_U7_H2         3 4 VH_U7_H2 1
VH_U7_H2         1 2 0V
.ends Driver_U7_H2
*$
.subckt Driver_U7_S4 1 2 3 4  
S_U7_S4         3 4 1 2 _U7_S4
RS_U7_S4         1 2 1G
.MODEL         _U7_S4 VSWITCH Roff=10e6 Ron=70m Voff=0.2 Von=0.8
.ends Driver_U7_S4
*$
.subckt Driver_U7_H1 1 2 3 4  
H_U7_H1         3 4 VH_U7_H1 1
VH_U7_H1         1 2 0V
.ends Driver_U7_H1
*$
.subckt VSEL/MODE_U91_S3 1 2 3 4  
S_U91_S3         3 4 1 2 _U91_S3
RS_U91_S3         1 2 1G
.MODEL         _U91_S3 VSWITCH Roff=1m Ron=100MEG Voff=0.2V Von=0.8V
.ends VSEL/MODE_U91_S3
*$
.subckt VSEL/MODE_U91_S2 1 2 3 4  
S_U91_S2         3 4 1 2 _U91_S2
RS_U91_S2         1 2 1G
.MODEL         _U91_S2 VSWITCH Roff=100MEG Ron=1m Voff=0.2V Von=0.8V
.ends VSEL/MODE_U91_S2
*$
.subckt TPS628438_TRANS_S3 1 2 3 4  
S_S3         3 4 1 2 _S3
RS_S3         1 2 1G
.MODEL         _S3 VSWITCH Roff=100e6 Ron=7 Voff=0.2 Von=0.8
.ends TPS628438_TRANS_S3
*$
.subckt Minton_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends Minton_U2_S1
*$
.subckt SoftStart_U11_S1 1 2 3 4  
S_U11_S1         3 4 1 2 _U11_S1
RS_U11_S1         1 2 1G
.MODEL         _U11_S1 VSWITCH Roff=1e9 Ron=100 Voff=0.2 Von=0.8
.ends SoftStart_U11_S1
*$
.subckt ErrorAmp_U1_S4 1 2 3 4  
S_U1_S4         3 4 1 2 _U1_S4
RS_U1_S4         1 2 1G
.MODEL         _U1_S4 VSWITCH Roff=100e6 Ron=1 Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S4
*$
.subckt ErrorAmp_U1_S7 1 2 3 4  
S_U1_S7         3 4 1 2 _U1_S7
RS_U1_S7         1 2 1G
.MODEL         _U1_S7 VSWITCH Roff=10e6 Ron=1m Voff=0.2V Von=0.8V
.ends ErrorAmp_U1_S7
*$
.subckt ErrorAmp_U1_S6 1 2 3 4  
S_U1_S6         3 4 1 2 _U1_S6
RS_U1_S6         1 2 1G
.MODEL         _U1_S6 VSWITCH Roff=100e6 Ron=1 Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S6
*$
.subckt LogicTrans_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=100e6 Ron=500k Voff=0.2 Von=0.8
.ends LogicTrans_U4_S1
*$
.subckt d_d1special 1 2
d1 1 2 dd1spec
.model dd1spec d
+ is=1e-15
+ tt=1e-11
+ rs=0.8
+ n=0.1
.ends d_d1special
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.model d_d1 d
+ is=1e-15
+ tt=1e-11
+ rs=0.05
+ n=0.1
.ends srlatchrhp_basic_gen
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-15
+ tt=1e-11
+ rs=0.05
+ n=0.01
.ends d_d1
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT LDCR 1 2 PARAMS: L=1u DCR=20m
L1 1 INT1 {L}
R1 INT1 2 {DCR}
.ENDS LDCR
*$
.SUBCKT CESR 1 2 PARAMS: C=10u ESR=2m ESL=1n IC=0
C1 1 INT1 {C} IC={IC}
R1 INT1 INT2 {ESR}
L1 INT2 2 {ESL}
.ENDS CESR
*$
.subckt rvar 101 102 201 202 Params: Rref=1
rin 201 202 1G
r 301 0 {rref}
fcopy 0 301 vsense 1
eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1
vsense 106 102 0
.ends
*$
.SUBCKT Counter CLK COUNT_FE COUNT_RE GND RESET RST_INT PARAMS: min_pw=10n count_rst=128 
R_R4         N16838390 N16838391  {MIN_PW/2}  
R_R5         N16842332 CLKRE  1  
C_C5         GND CLKRE  1n  
R_R3         RST_INT N16832011  1  
E_ABM4         N16813271 0 VALUE { IF(V(RESET)>0.5 |
+  V(RST_INT)>0.5,0,IF(V(CLKRE)>0.55,V(COUNT_FE)+1,V(COUNT_RE)))    }
R_R6         N168433471 CLKI  1  
E_ABM6         N16832011 0 VALUE { if(v(COUNT_RE) < 10m,0,if(v(COUNT_FE)>
+ {COUNT_RST}-0.1,1, V(RST_INT)))    }
C_C1         GND COUNT_RE_INT  1n IC=0 
C_C6         GND CLKI  1n  
C_C3         GND RST_INT  1n IC=0 
E_ABM10         N168433471 0 VALUE { IF(V(CLK)<0.5,1,0)    }
R_R1         COUNT_FE_INT N33733  1  
E_ABM8         N16840706 0 VALUE { IF(V(RST_INT)<0.5,1,0)    }
C_C4         GND N16838391  1.443n  
E_E4         COUNT_RE GND COUNT_RE_INT GND 1
R_R2         COUNT_RE_INT N16813271  1  
E_ABM2         N33733 0 VALUE { IF(V(RESET)>0.5 |
+  V(RST_INT)>0.5,0,IF(V(CLKI)>0.55,V(COUNT_RE_INT),V(COUNT_FE)))    }
E_E3         COUNT_FE GND COUNT_FE_INT GND 1
C_C2         GND COUNT_FE_INT  1n IC=0 
E_ABM7         N16838390 0 VALUE { IF(V(CLK)<0.5,1,0)    }
E_ABM9         N16842332 0 VALUE { IF(V(N16838391)>0.5,0,IF(V(CLK)>0.5 &
+  V(N16840706)>0.5,1,0))    }
.ENDS Counter
*$
