# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../cs1170347_cs1170350_lab6.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v"
verilog xil_defaultlib  "../../../cs1170347_cs1170350_lab6.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
