Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov  9 11:53:02 2024
| Host         : AMP-HP10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    159         
TIMING-16  Warning           Large setup violation          65          
TIMING-18  Warning           Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (159)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (175)
5. checking no_input_delay (20)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (159)
--------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: clk_div_display_mux/clk_out_reg/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: clk_div_display_scroll/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (175)
--------------------------------------------------
 There are 175 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -71.737    -4650.294                     65                 1310        0.182        0.000                      0                 1310        4.500        0.000                       0                   663  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk              -71.737    -4650.294                     65                 1310        0.182        0.000                      0                 1310        4.500        0.000                       0                   663  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        gclk                        
(none)                      gclk          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           65  Failing Endpoints,  Worst Slack      -71.737ns,  Total Violation    -4650.294ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -71.737ns  (required time - arrival time)
  Source:                 bpm_reg_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        81.048ns  (logic 37.158ns (45.847%)  route 43.890ns (54.153%))
  Logic Levels:           180  (CARRY4=140 LUT2=1 LUT3=1 LUT5=1 LUT6=37)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.568     5.094    clk_100MHz_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  bpm_reg_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  bpm_reg_reg[11]_replica/Q
                         net (fo=3, routed)           1.012     6.562    bpm_reg_reg_n_0_[11]_repN
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.686 r  shift_counter[0]_i_225/O
                         net (fo=36, routed)          0.548     7.234    shift_counter[0]_i_225_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.358 r  shift_counter[0]_i_227/O
                         net (fo=38, routed)          0.200     7.558    shift_counter[0]_i_227_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.682 r  shift_counter[0]_i_228/O
                         net (fo=38, routed)          0.335     8.017    shift_counter[0]_i_228_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  shift_counter[0]_i_235/O
                         net (fo=40, routed)          0.515     8.657    shift_counter[0]_i_235_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.781 r  shift_counter[0]_i_234/O
                         net (fo=43, routed)          0.397     9.178    shift_counter[0]_i_234_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  shift_counter[0]_i_231/O
                         net (fo=42, routed)          0.584     9.885    shift_counter[0]_i_231_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  shift_counter[0]_i_230/O
                         net (fo=42, routed)          0.638    10.647    shift_counter[0]_i_230_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  shift_counter[0]_i_137/O
                         net (fo=56, routed)          0.730    11.501    shift_counter[0]_i_137_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.625 f  shift_counter[0]_i_139/O
                         net (fo=20, routed)          0.682    12.307    shift_counter[0]_i_139_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  shift_counter[0]_i_129/O
                         net (fo=1, routed)           0.615    13.046    shift_counter[0]_i_129_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.450 r  shift_counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.450    shift_counter_reg[0]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.679 r  shift_counter_reg[0]_i_44/CO[2]
                         net (fo=19, routed)          0.756    14.434    shift_interval[32]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.310    14.744 r  shift_counter[0]_i_346/O
                         net (fo=1, routed)           0.190    14.934    shift_counter[0]_i_346_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.441 r  shift_counter_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.441    shift_counter_reg[0]_i_236_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  shift_counter_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.555    shift_counter_reg[0]_i_142_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.669 r  shift_counter_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.669    shift_counter_reg[0]_i_75_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  shift_counter_reg[0]_i_45/CO[3]
                         net (fo=20, routed)          1.204    16.987    shift_interval[31]
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.111 r  shift_counter[0]_i_247/O
                         net (fo=1, routed)           0.000    17.111    shift_counter[0]_i_247_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.644 r  shift_counter_reg[0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    17.644    shift_counter_reg[0]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.761 r  shift_counter_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.761    shift_counter_reg[0]_i_79_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  shift_counter_reg[0]_i_46/CO[3]
                         net (fo=21, routed)          0.822    18.701    shift_interval[30]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  shift_counter[0]_i_356/O
                         net (fo=1, routed)           0.000    18.825    shift_counter[0]_i_356_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.375 r  shift_counter_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.375    shift_counter_reg[0]_i_249_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  shift_counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    19.489    shift_counter_reg[0]_i_153_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  shift_counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.603    shift_counter_reg[0]_i_84_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  shift_counter_reg[0]_i_47/CO[3]
                         net (fo=20, routed)          1.011    20.728    shift_interval[29]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.323 r  shift_counter_reg[0]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.323    shift_counter_reg[0]_i_312_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  shift_counter_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    21.440    shift_counter_reg[0]_i_196_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.557 r  shift_counter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.557    shift_counter_reg[0]_i_107_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  shift_counter_reg[0]_i_62/CO[3]
                         net (fo=20, routed)          0.876    22.549    shift_interval[28]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.673 r  shift_counter[0]_i_440/O
                         net (fo=1, routed)           0.000    22.673    shift_counter[0]_i_440_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.223 r  shift_counter_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    23.223    shift_counter_reg[0]_i_317_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  shift_counter_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    23.337    shift_counter_reg[0]_i_201_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  shift_counter_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    23.451    shift_counter_reg[0]_i_112_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  shift_counter_reg[0]_i_63/CO[3]
                         net (fo=21, routed)          0.853    24.418    shift_interval[27]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.542 r  shift_counter[0]_i_441/O
                         net (fo=1, routed)           0.190    24.732    shift_counter[0]_i_441_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.239 r  shift_counter_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    25.239    shift_counter_reg[0]_i_322_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.353 r  shift_counter_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000    25.353    shift_counter_reg[0]_i_206_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  shift_counter_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.467    shift_counter_reg[0]_i_117_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  shift_counter_reg[0]_i_64/CO[3]
                         net (fo=21, routed)          0.867    26.448    shift_interval[26]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.572 r  shift_counter[0]_i_445/O
                         net (fo=1, routed)           0.330    26.902    shift_counter[0]_i_445_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.422 r  shift_counter_reg[0]_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.422    shift_counter_reg[0]_i_327_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  shift_counter_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.539    shift_counter_reg[0]_i_211_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  shift_counter_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    27.656    shift_counter_reg[0]_i_122_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  shift_counter_reg[0]_i_65/CO[3]
                         net (fo=20, routed)          0.916    28.689    shift_interval[25]
    SLICE_X50Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.284 r  shift_counter_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    29.284    shift_counter_reg[0]_i_415_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.401 r  shift_counter_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.009    29.410    shift_counter_reg[0]_i_292_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.527 r  shift_counter_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    29.527    shift_counter_reg[0]_i_176_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.644 r  shift_counter_reg[0]_i_99/CO[3]
                         net (fo=21, routed)          0.743    30.387    shift_interval[24]
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    30.511 r  shift_counter[0]_i_547/O
                         net (fo=1, routed)           0.190    30.701    shift_counter[0]_i_547_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.208 r  shift_counter_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.208    shift_counter_reg[0]_i_420_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  shift_counter_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    31.322    shift_counter_reg[0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  shift_counter_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    31.436    shift_counter_reg[0]_i_181_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  shift_counter_reg[0]_i_100/CO[3]
                         net (fo=20, routed)          0.954    32.505    shift_interval[23]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    32.629 r  shift_counter[0]_i_553/O
                         net (fo=1, routed)           0.000    32.629    shift_counter[0]_i_553_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.179 r  shift_counter_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    33.179    shift_counter_reg[0]_i_425_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.293 r  shift_counter_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    33.293    shift_counter_reg[0]_i_302_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.407 r  shift_counter_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    33.407    shift_counter_reg[0]_i_186_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.521 r  shift_counter_reg[0]_i_101/CO[3]
                         net (fo=20, routed)          1.089    34.609    shift_interval[22]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.204 r  shift_counter_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    35.204    shift_counter_reg[0]_i_430_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.321 r  shift_counter_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    35.321    shift_counter_reg[0]_i_307_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.438 r  shift_counter_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    35.438    shift_counter_reg[0]_i_191_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.555 r  shift_counter_reg[0]_i_102/CO[3]
                         net (fo=21, routed)          0.728    36.283    shift_interval[21]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    36.407 r  shift_counter[0]_i_642/O
                         net (fo=1, routed)           0.332    36.739    shift_counter[0]_i_642_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.246 r  shift_counter_reg[0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    37.246    shift_counter_reg[0]_i_524_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  shift_counter_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    37.360    shift_counter_reg[0]_i_395_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  shift_counter_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.474    shift_counter_reg[0]_i_272_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  shift_counter_reg[0]_i_168/CO[3]
                         net (fo=20, routed)          0.993    38.581    shift_interval[20]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.705 r  shift_counter[0]_i_648/O
                         net (fo=1, routed)           0.000    38.705    shift_counter[0]_i_648_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.255 r  shift_counter_reg[0]_i_529/CO[3]
                         net (fo=1, routed)           0.000    39.255    shift_counter_reg[0]_i_529_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  shift_counter_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    39.369    shift_counter_reg[0]_i_400_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  shift_counter_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.483    shift_counter_reg[0]_i_277_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  shift_counter_reg[0]_i_169/CO[3]
                         net (fo=21, routed)          0.670    40.267    shift_interval[19]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.391 r  shift_counter[0]_i_649/O
                         net (fo=1, routed)           0.338    40.730    shift_counter[0]_i_649_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.250 r  shift_counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    41.250    shift_counter_reg[0]_i_534_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.367 r  shift_counter_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    41.367    shift_counter_reg[0]_i_405_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.484 r  shift_counter_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    41.484    shift_counter_reg[0]_i_282_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  shift_counter_reg[0]_i_170/CO[3]
                         net (fo=21, routed)          0.778    42.379    shift_interval[18]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    42.503 r  shift_counter[0]_i_653/O
                         net (fo=1, routed)           0.331    42.834    shift_counter[0]_i_653_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.354 r  shift_counter_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    43.354    shift_counter_reg[0]_i_539_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.471 r  shift_counter_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    43.471    shift_counter_reg[0]_i_410_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.588 r  shift_counter_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    43.588    shift_counter_reg[0]_i_287_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.705 r  shift_counter_reg[0]_i_171/CO[3]
                         net (fo=21, routed)          0.667    44.372    shift_interval[17]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    44.496 r  shift_counter[0]_i_722/O
                         net (fo=1, routed)           0.478    44.974    shift_counter[0]_i_722_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.481 r  shift_counter_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    45.481    shift_counter_reg[0]_i_622_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.595 r  shift_counter_reg[0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    45.595    shift_counter_reg[0]_i_504_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.709 r  shift_counter_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.709    shift_counter_reg[0]_i_375_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.823 r  shift_counter_reg[0]_i_264/CO[3]
                         net (fo=21, routed)          1.090    46.913    shift_interval[16]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    47.037 r  shift_counter[0]_i_726/O
                         net (fo=1, routed)           0.190    47.227    shift_counter[0]_i_726_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.734 r  shift_counter_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    47.734    shift_counter_reg[0]_i_627_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.848 r  shift_counter_reg[0]_i_509/CO[3]
                         net (fo=1, routed)           0.000    47.848    shift_counter_reg[0]_i_509_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.962 r  shift_counter_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    47.962    shift_counter_reg[0]_i_380_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.076 r  shift_counter_reg[0]_i_265/CO[3]
                         net (fo=21, routed)          0.710    48.786    shift_interval[15]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    48.910 r  shift_counter[0]_i_730/O
                         net (fo=1, routed)           0.530    49.439    shift_counter[0]_i_730_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.946 r  shift_counter_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    49.946    shift_counter_reg[0]_i_632_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.060 r  shift_counter_reg[0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    50.060    shift_counter_reg[0]_i_514_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.174 r  shift_counter_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.174    shift_counter_reg[0]_i_385_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.288 r  shift_counter_reg[0]_i_266/CO[3]
                         net (fo=20, routed)          0.903    51.191    shift_interval[14]
    SLICE_X49Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.771 r  shift_counter_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    51.771    shift_counter_reg[0]_i_637_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  shift_counter_reg[0]_i_519/CO[3]
                         net (fo=1, routed)           0.000    51.885    shift_counter_reg[0]_i_519_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.999 r  shift_counter_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    51.999    shift_counter_reg[0]_i_390_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.113 r  shift_counter_reg[0]_i_267/CO[3]
                         net (fo=21, routed)          0.825    52.938    shift_interval[13]
    SLICE_X52Y38         LUT6 (Prop_lut6_I5_O)        0.124    53.062 r  shift_counter[0]_i_762/O
                         net (fo=1, routed)           0.332    53.394    shift_counter[0]_i_762_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.914 r  shift_counter_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    53.914    shift_counter_reg[0]_i_682_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.031 r  shift_counter_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    54.031    shift_counter_reg[0]_i_582_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.148 r  shift_counter_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.148    shift_counter_reg[0]_i_464_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.265 r  shift_counter_reg[0]_i_359/CO[3]
                         net (fo=20, routed)          1.023    55.288    shift_interval[12]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    55.412 r  shift_counter[0]_i_590/O
                         net (fo=1, routed)           0.000    55.412    shift_counter[0]_i_590_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.962 r  shift_counter_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.962    shift_counter_reg[0]_i_469_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  shift_counter_reg[0]_i_360/CO[3]
                         net (fo=20, routed)          0.876    56.952    shift_interval[11]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    57.076 r  shift_counter[0]_i_771/O
                         net (fo=1, routed)           0.000    57.076    shift_counter[0]_i_771_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.626 r  shift_counter_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    57.626    shift_counter_reg[0]_i_692_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.740 r  shift_counter_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    57.740    shift_counter_reg[0]_i_592_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.854 r  shift_counter_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.854    shift_counter_reg[0]_i_474_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.968 r  shift_counter_reg[0]_i_361/CO[3]
                         net (fo=20, routed)          0.950    58.918    shift_interval[10]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    59.042 r  shift_counter[0]_i_774/O
                         net (fo=1, routed)           0.000    59.042    shift_counter[0]_i_774_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.592 r  shift_counter_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    59.592    shift_counter_reg[0]_i_697_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  shift_counter_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    59.706    shift_counter_reg[0]_i_597_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  shift_counter_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.820    shift_counter_reg[0]_i_479_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  shift_counter_reg[0]_i_362/CO[3]
                         net (fo=20, routed)          1.024    60.957    shift_interval[9]
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    61.081 r  shift_counter[0]_i_777/O
                         net (fo=1, routed)           0.000    61.081    shift_counter[0]_i_777_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.631 r  shift_counter_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    61.631    shift_counter_reg[0]_i_702_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.745 r  shift_counter_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    61.745    shift_counter_reg[0]_i_602_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.859 r  shift_counter_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    61.859    shift_counter_reg[0]_i_484_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.973 r  shift_counter_reg[0]_i_367/CO[3]
                         net (fo=21, routed)          0.982    62.955    shift_interval[8]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    63.079 r  shift_counter[0]_i_778/O
                         net (fo=1, routed)           0.351    63.430    shift_counter[0]_i_778_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    63.950 r  shift_counter_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    63.950    shift_counter_reg[0]_i_707_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.067 r  shift_counter_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    64.067    shift_counter_reg[0]_i_607_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.184 r  shift_counter_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    64.184    shift_counter_reg[0]_i_489_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.301 r  shift_counter_reg[0]_i_368/CO[3]
                         net (fo=21, routed)          0.889    65.191    shift_interval[7]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  shift_counter[0]_i_782/O
                         net (fo=1, routed)           0.332    65.647    shift_counter[0]_i_782_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.154 r  shift_counter_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    66.154    shift_counter_reg[0]_i_712_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  shift_counter_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    66.268    shift_counter_reg[0]_i_612_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  shift_counter_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    66.382    shift_counter_reg[0]_i_494_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  shift_counter_reg[0]_i_369/CO[3]
                         net (fo=21, routed)          0.684    67.179    shift_interval[6]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    67.303 r  shift_counter[0]_i_786/O
                         net (fo=1, routed)           0.563    67.866    shift_counter[0]_i_786_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    68.386 r  shift_counter_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    68.386    shift_counter_reg[0]_i_717_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.503 r  shift_counter_reg[0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    68.503    shift_counter_reg[0]_i_617_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.620 r  shift_counter_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    68.620    shift_counter_reg[0]_i_499_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.737 r  shift_counter_reg[0]_i_370/CO[3]
                         net (fo=21, routed)          0.904    69.641    shift_interval[5]
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.124    69.765 r  shift_counter[0]_i_790/O
                         net (fo=1, routed)           0.190    69.954    shift_counter[0]_i_790_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.461 r  shift_counter_reg[0]_i_737/CO[3]
                         net (fo=1, routed)           0.000    70.461    shift_counter_reg[0]_i_737_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.575 r  shift_counter_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000    70.575    shift_counter_reg[0]_i_657_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.689 r  shift_counter_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    70.689    shift_counter_reg[0]_i_557_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.803 r  shift_counter_reg[0]_i_452/CO[3]
                         net (fo=21, routed)          0.916    71.719    shift_interval[4]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    71.843 r  shift_counter[0]_i_794/O
                         net (fo=1, routed)           0.332    72.175    shift_counter[0]_i_794_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.695 r  shift_counter_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    72.695    shift_counter_reg[0]_i_742_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.812 r  shift_counter_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    72.812    shift_counter_reg[0]_i_662_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.929 r  shift_counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    72.929    shift_counter_reg[0]_i_562_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.046 r  shift_counter_reg[0]_i_453/CO[3]
                         net (fo=21, routed)          1.003    74.049    shift_interval[3]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    74.173 r  shift_counter[0]_i_798/O
                         net (fo=1, routed)           0.190    74.363    shift_counter[0]_i_798_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    74.870 r  shift_counter_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    74.870    shift_counter_reg[0]_i_747_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  shift_counter_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    74.984    shift_counter_reg[0]_i_667_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.098 r  shift_counter_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    75.098    shift_counter_reg[0]_i_567_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.212 r  shift_counter_reg[0]_i_454/CO[3]
                         net (fo=21, routed)          1.113    76.325    shift_interval[2]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    76.449 r  shift_counter[0]_i_802/O
                         net (fo=1, routed)           0.356    76.805    shift_counter[0]_i_802_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.312 r  shift_counter_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    77.312    shift_counter_reg[0]_i_752_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  shift_counter_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    77.426    shift_counter_reg[0]_i_672_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  shift_counter_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    77.540    shift_counter_reg[0]_i_572_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  shift_counter_reg[0]_i_455/CO[3]
                         net (fo=21, routed)          0.872    78.525    shift_interval[1]
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    78.649 r  shift_counter[0]_i_757/O
                         net (fo=1, routed)           0.593    79.242    shift_counter[0]_i_757_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    79.863 r  shift_counter_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    79.863    shift_counter_reg[0]_i_677_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.980 r  shift_counter_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.980    shift_counter_reg[0]_i_577_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.097 r  shift_counter_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.097    shift_counter_reg[0]_i_460_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.326 r  shift_counter_reg[0]_i_358/CO[2]
                         net (fo=3, routed)           0.649    80.975    shift_interval[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    81.741 r  shift_counter_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    81.741    shift_counter_reg[0]_i_357_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  shift_counter_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    81.855    shift_counter_reg[0]_i_263_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  shift_counter_reg[0]_i_262/CO[3]
                         net (fo=1, routed)           0.001    81.970    shift_counter_reg[0]_i_262_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  shift_counter_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.084    shift_counter_reg[0]_i_167_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  shift_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.198    shift_counter_reg[0]_i_98_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  shift_counter_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.312    shift_counter_reg[0]_i_61_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  shift_counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    82.426    shift_counter_reg[0]_i_43_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.540 r  shift_counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    82.540    shift_counter_reg[0]_i_33_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.811 r  shift_counter_reg[0]_i_23/CO[0]
                         net (fo=32, routed)          0.772    83.583    shift_counter_reg[0]_i_23_n_3
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.373    83.956 r  shift_counter[0]_i_41/O
                         net (fo=1, routed)           0.000    83.956    shift_counter[0]_i_41_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.489 r  shift_counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.489    shift_counter_reg[0]_i_24_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.606 r  shift_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.606    shift_counter_reg[0]_i_14_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.723 r  shift_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.723    shift_counter_reg[0]_i_5_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.840 r  shift_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.617    85.456    shift_counter_reg[0]_i_3_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I0_O)        0.124    85.580 r  shift_counter[0]_i_1/O
                         net (fo=11, routed)          0.562    86.142    shift_counter[0]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  shift_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.439    14.786    clk_100MHz_IBUF_BUFG
    SLICE_X52Y56         FDRE                                         r  shift_counter_reg[13]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X52Y56         FDRE (Setup_fdre_C_R)       -0.524    14.405    shift_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -86.142    
  -------------------------------------------------------------------
                         slack                                -71.737    

Slack (VIOLATED) :        -71.737ns  (required time - arrival time)
  Source:                 bpm_reg_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        81.048ns  (logic 37.158ns (45.847%)  route 43.890ns (54.153%))
  Logic Levels:           180  (CARRY4=140 LUT2=1 LUT3=1 LUT5=1 LUT6=37)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.568     5.094    clk_100MHz_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  bpm_reg_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  bpm_reg_reg[11]_replica/Q
                         net (fo=3, routed)           1.012     6.562    bpm_reg_reg_n_0_[11]_repN
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.686 r  shift_counter[0]_i_225/O
                         net (fo=36, routed)          0.548     7.234    shift_counter[0]_i_225_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.358 r  shift_counter[0]_i_227/O
                         net (fo=38, routed)          0.200     7.558    shift_counter[0]_i_227_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.682 r  shift_counter[0]_i_228/O
                         net (fo=38, routed)          0.335     8.017    shift_counter[0]_i_228_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  shift_counter[0]_i_235/O
                         net (fo=40, routed)          0.515     8.657    shift_counter[0]_i_235_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.781 r  shift_counter[0]_i_234/O
                         net (fo=43, routed)          0.397     9.178    shift_counter[0]_i_234_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  shift_counter[0]_i_231/O
                         net (fo=42, routed)          0.584     9.885    shift_counter[0]_i_231_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  shift_counter[0]_i_230/O
                         net (fo=42, routed)          0.638    10.647    shift_counter[0]_i_230_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  shift_counter[0]_i_137/O
                         net (fo=56, routed)          0.730    11.501    shift_counter[0]_i_137_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.625 f  shift_counter[0]_i_139/O
                         net (fo=20, routed)          0.682    12.307    shift_counter[0]_i_139_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  shift_counter[0]_i_129/O
                         net (fo=1, routed)           0.615    13.046    shift_counter[0]_i_129_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.450 r  shift_counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.450    shift_counter_reg[0]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.679 r  shift_counter_reg[0]_i_44/CO[2]
                         net (fo=19, routed)          0.756    14.434    shift_interval[32]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.310    14.744 r  shift_counter[0]_i_346/O
                         net (fo=1, routed)           0.190    14.934    shift_counter[0]_i_346_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.441 r  shift_counter_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.441    shift_counter_reg[0]_i_236_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  shift_counter_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.555    shift_counter_reg[0]_i_142_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.669 r  shift_counter_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.669    shift_counter_reg[0]_i_75_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  shift_counter_reg[0]_i_45/CO[3]
                         net (fo=20, routed)          1.204    16.987    shift_interval[31]
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.111 r  shift_counter[0]_i_247/O
                         net (fo=1, routed)           0.000    17.111    shift_counter[0]_i_247_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.644 r  shift_counter_reg[0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    17.644    shift_counter_reg[0]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.761 r  shift_counter_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.761    shift_counter_reg[0]_i_79_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  shift_counter_reg[0]_i_46/CO[3]
                         net (fo=21, routed)          0.822    18.701    shift_interval[30]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  shift_counter[0]_i_356/O
                         net (fo=1, routed)           0.000    18.825    shift_counter[0]_i_356_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.375 r  shift_counter_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.375    shift_counter_reg[0]_i_249_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  shift_counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    19.489    shift_counter_reg[0]_i_153_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  shift_counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.603    shift_counter_reg[0]_i_84_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  shift_counter_reg[0]_i_47/CO[3]
                         net (fo=20, routed)          1.011    20.728    shift_interval[29]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.323 r  shift_counter_reg[0]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.323    shift_counter_reg[0]_i_312_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  shift_counter_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    21.440    shift_counter_reg[0]_i_196_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.557 r  shift_counter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.557    shift_counter_reg[0]_i_107_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  shift_counter_reg[0]_i_62/CO[3]
                         net (fo=20, routed)          0.876    22.549    shift_interval[28]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.673 r  shift_counter[0]_i_440/O
                         net (fo=1, routed)           0.000    22.673    shift_counter[0]_i_440_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.223 r  shift_counter_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    23.223    shift_counter_reg[0]_i_317_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  shift_counter_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    23.337    shift_counter_reg[0]_i_201_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  shift_counter_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    23.451    shift_counter_reg[0]_i_112_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  shift_counter_reg[0]_i_63/CO[3]
                         net (fo=21, routed)          0.853    24.418    shift_interval[27]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.542 r  shift_counter[0]_i_441/O
                         net (fo=1, routed)           0.190    24.732    shift_counter[0]_i_441_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.239 r  shift_counter_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    25.239    shift_counter_reg[0]_i_322_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.353 r  shift_counter_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000    25.353    shift_counter_reg[0]_i_206_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  shift_counter_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.467    shift_counter_reg[0]_i_117_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  shift_counter_reg[0]_i_64/CO[3]
                         net (fo=21, routed)          0.867    26.448    shift_interval[26]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.572 r  shift_counter[0]_i_445/O
                         net (fo=1, routed)           0.330    26.902    shift_counter[0]_i_445_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.422 r  shift_counter_reg[0]_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.422    shift_counter_reg[0]_i_327_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  shift_counter_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.539    shift_counter_reg[0]_i_211_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  shift_counter_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    27.656    shift_counter_reg[0]_i_122_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  shift_counter_reg[0]_i_65/CO[3]
                         net (fo=20, routed)          0.916    28.689    shift_interval[25]
    SLICE_X50Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.284 r  shift_counter_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    29.284    shift_counter_reg[0]_i_415_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.401 r  shift_counter_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.009    29.410    shift_counter_reg[0]_i_292_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.527 r  shift_counter_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    29.527    shift_counter_reg[0]_i_176_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.644 r  shift_counter_reg[0]_i_99/CO[3]
                         net (fo=21, routed)          0.743    30.387    shift_interval[24]
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    30.511 r  shift_counter[0]_i_547/O
                         net (fo=1, routed)           0.190    30.701    shift_counter[0]_i_547_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.208 r  shift_counter_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.208    shift_counter_reg[0]_i_420_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  shift_counter_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    31.322    shift_counter_reg[0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  shift_counter_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    31.436    shift_counter_reg[0]_i_181_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  shift_counter_reg[0]_i_100/CO[3]
                         net (fo=20, routed)          0.954    32.505    shift_interval[23]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    32.629 r  shift_counter[0]_i_553/O
                         net (fo=1, routed)           0.000    32.629    shift_counter[0]_i_553_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.179 r  shift_counter_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    33.179    shift_counter_reg[0]_i_425_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.293 r  shift_counter_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    33.293    shift_counter_reg[0]_i_302_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.407 r  shift_counter_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    33.407    shift_counter_reg[0]_i_186_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.521 r  shift_counter_reg[0]_i_101/CO[3]
                         net (fo=20, routed)          1.089    34.609    shift_interval[22]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.204 r  shift_counter_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    35.204    shift_counter_reg[0]_i_430_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.321 r  shift_counter_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    35.321    shift_counter_reg[0]_i_307_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.438 r  shift_counter_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    35.438    shift_counter_reg[0]_i_191_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.555 r  shift_counter_reg[0]_i_102/CO[3]
                         net (fo=21, routed)          0.728    36.283    shift_interval[21]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    36.407 r  shift_counter[0]_i_642/O
                         net (fo=1, routed)           0.332    36.739    shift_counter[0]_i_642_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.246 r  shift_counter_reg[0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    37.246    shift_counter_reg[0]_i_524_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  shift_counter_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    37.360    shift_counter_reg[0]_i_395_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  shift_counter_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.474    shift_counter_reg[0]_i_272_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  shift_counter_reg[0]_i_168/CO[3]
                         net (fo=20, routed)          0.993    38.581    shift_interval[20]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.705 r  shift_counter[0]_i_648/O
                         net (fo=1, routed)           0.000    38.705    shift_counter[0]_i_648_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.255 r  shift_counter_reg[0]_i_529/CO[3]
                         net (fo=1, routed)           0.000    39.255    shift_counter_reg[0]_i_529_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  shift_counter_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    39.369    shift_counter_reg[0]_i_400_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  shift_counter_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.483    shift_counter_reg[0]_i_277_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  shift_counter_reg[0]_i_169/CO[3]
                         net (fo=21, routed)          0.670    40.267    shift_interval[19]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.391 r  shift_counter[0]_i_649/O
                         net (fo=1, routed)           0.338    40.730    shift_counter[0]_i_649_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.250 r  shift_counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    41.250    shift_counter_reg[0]_i_534_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.367 r  shift_counter_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    41.367    shift_counter_reg[0]_i_405_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.484 r  shift_counter_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    41.484    shift_counter_reg[0]_i_282_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  shift_counter_reg[0]_i_170/CO[3]
                         net (fo=21, routed)          0.778    42.379    shift_interval[18]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    42.503 r  shift_counter[0]_i_653/O
                         net (fo=1, routed)           0.331    42.834    shift_counter[0]_i_653_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.354 r  shift_counter_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    43.354    shift_counter_reg[0]_i_539_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.471 r  shift_counter_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    43.471    shift_counter_reg[0]_i_410_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.588 r  shift_counter_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    43.588    shift_counter_reg[0]_i_287_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.705 r  shift_counter_reg[0]_i_171/CO[3]
                         net (fo=21, routed)          0.667    44.372    shift_interval[17]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    44.496 r  shift_counter[0]_i_722/O
                         net (fo=1, routed)           0.478    44.974    shift_counter[0]_i_722_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.481 r  shift_counter_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    45.481    shift_counter_reg[0]_i_622_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.595 r  shift_counter_reg[0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    45.595    shift_counter_reg[0]_i_504_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.709 r  shift_counter_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.709    shift_counter_reg[0]_i_375_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.823 r  shift_counter_reg[0]_i_264/CO[3]
                         net (fo=21, routed)          1.090    46.913    shift_interval[16]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    47.037 r  shift_counter[0]_i_726/O
                         net (fo=1, routed)           0.190    47.227    shift_counter[0]_i_726_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.734 r  shift_counter_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    47.734    shift_counter_reg[0]_i_627_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.848 r  shift_counter_reg[0]_i_509/CO[3]
                         net (fo=1, routed)           0.000    47.848    shift_counter_reg[0]_i_509_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.962 r  shift_counter_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    47.962    shift_counter_reg[0]_i_380_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.076 r  shift_counter_reg[0]_i_265/CO[3]
                         net (fo=21, routed)          0.710    48.786    shift_interval[15]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    48.910 r  shift_counter[0]_i_730/O
                         net (fo=1, routed)           0.530    49.439    shift_counter[0]_i_730_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.946 r  shift_counter_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    49.946    shift_counter_reg[0]_i_632_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.060 r  shift_counter_reg[0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    50.060    shift_counter_reg[0]_i_514_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.174 r  shift_counter_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.174    shift_counter_reg[0]_i_385_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.288 r  shift_counter_reg[0]_i_266/CO[3]
                         net (fo=20, routed)          0.903    51.191    shift_interval[14]
    SLICE_X49Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.771 r  shift_counter_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    51.771    shift_counter_reg[0]_i_637_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  shift_counter_reg[0]_i_519/CO[3]
                         net (fo=1, routed)           0.000    51.885    shift_counter_reg[0]_i_519_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.999 r  shift_counter_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    51.999    shift_counter_reg[0]_i_390_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.113 r  shift_counter_reg[0]_i_267/CO[3]
                         net (fo=21, routed)          0.825    52.938    shift_interval[13]
    SLICE_X52Y38         LUT6 (Prop_lut6_I5_O)        0.124    53.062 r  shift_counter[0]_i_762/O
                         net (fo=1, routed)           0.332    53.394    shift_counter[0]_i_762_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.914 r  shift_counter_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    53.914    shift_counter_reg[0]_i_682_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.031 r  shift_counter_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    54.031    shift_counter_reg[0]_i_582_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.148 r  shift_counter_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.148    shift_counter_reg[0]_i_464_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.265 r  shift_counter_reg[0]_i_359/CO[3]
                         net (fo=20, routed)          1.023    55.288    shift_interval[12]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    55.412 r  shift_counter[0]_i_590/O
                         net (fo=1, routed)           0.000    55.412    shift_counter[0]_i_590_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.962 r  shift_counter_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.962    shift_counter_reg[0]_i_469_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  shift_counter_reg[0]_i_360/CO[3]
                         net (fo=20, routed)          0.876    56.952    shift_interval[11]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    57.076 r  shift_counter[0]_i_771/O
                         net (fo=1, routed)           0.000    57.076    shift_counter[0]_i_771_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.626 r  shift_counter_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    57.626    shift_counter_reg[0]_i_692_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.740 r  shift_counter_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    57.740    shift_counter_reg[0]_i_592_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.854 r  shift_counter_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.854    shift_counter_reg[0]_i_474_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.968 r  shift_counter_reg[0]_i_361/CO[3]
                         net (fo=20, routed)          0.950    58.918    shift_interval[10]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    59.042 r  shift_counter[0]_i_774/O
                         net (fo=1, routed)           0.000    59.042    shift_counter[0]_i_774_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.592 r  shift_counter_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    59.592    shift_counter_reg[0]_i_697_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  shift_counter_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    59.706    shift_counter_reg[0]_i_597_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  shift_counter_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.820    shift_counter_reg[0]_i_479_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  shift_counter_reg[0]_i_362/CO[3]
                         net (fo=20, routed)          1.024    60.957    shift_interval[9]
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    61.081 r  shift_counter[0]_i_777/O
                         net (fo=1, routed)           0.000    61.081    shift_counter[0]_i_777_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.631 r  shift_counter_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    61.631    shift_counter_reg[0]_i_702_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.745 r  shift_counter_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    61.745    shift_counter_reg[0]_i_602_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.859 r  shift_counter_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    61.859    shift_counter_reg[0]_i_484_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.973 r  shift_counter_reg[0]_i_367/CO[3]
                         net (fo=21, routed)          0.982    62.955    shift_interval[8]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    63.079 r  shift_counter[0]_i_778/O
                         net (fo=1, routed)           0.351    63.430    shift_counter[0]_i_778_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    63.950 r  shift_counter_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    63.950    shift_counter_reg[0]_i_707_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.067 r  shift_counter_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    64.067    shift_counter_reg[0]_i_607_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.184 r  shift_counter_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    64.184    shift_counter_reg[0]_i_489_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.301 r  shift_counter_reg[0]_i_368/CO[3]
                         net (fo=21, routed)          0.889    65.191    shift_interval[7]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  shift_counter[0]_i_782/O
                         net (fo=1, routed)           0.332    65.647    shift_counter[0]_i_782_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.154 r  shift_counter_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    66.154    shift_counter_reg[0]_i_712_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  shift_counter_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    66.268    shift_counter_reg[0]_i_612_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  shift_counter_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    66.382    shift_counter_reg[0]_i_494_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  shift_counter_reg[0]_i_369/CO[3]
                         net (fo=21, routed)          0.684    67.179    shift_interval[6]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    67.303 r  shift_counter[0]_i_786/O
                         net (fo=1, routed)           0.563    67.866    shift_counter[0]_i_786_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    68.386 r  shift_counter_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    68.386    shift_counter_reg[0]_i_717_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.503 r  shift_counter_reg[0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    68.503    shift_counter_reg[0]_i_617_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.620 r  shift_counter_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    68.620    shift_counter_reg[0]_i_499_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.737 r  shift_counter_reg[0]_i_370/CO[3]
                         net (fo=21, routed)          0.904    69.641    shift_interval[5]
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.124    69.765 r  shift_counter[0]_i_790/O
                         net (fo=1, routed)           0.190    69.954    shift_counter[0]_i_790_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.461 r  shift_counter_reg[0]_i_737/CO[3]
                         net (fo=1, routed)           0.000    70.461    shift_counter_reg[0]_i_737_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.575 r  shift_counter_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000    70.575    shift_counter_reg[0]_i_657_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.689 r  shift_counter_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    70.689    shift_counter_reg[0]_i_557_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.803 r  shift_counter_reg[0]_i_452/CO[3]
                         net (fo=21, routed)          0.916    71.719    shift_interval[4]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    71.843 r  shift_counter[0]_i_794/O
                         net (fo=1, routed)           0.332    72.175    shift_counter[0]_i_794_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.695 r  shift_counter_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    72.695    shift_counter_reg[0]_i_742_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.812 r  shift_counter_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    72.812    shift_counter_reg[0]_i_662_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.929 r  shift_counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    72.929    shift_counter_reg[0]_i_562_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.046 r  shift_counter_reg[0]_i_453/CO[3]
                         net (fo=21, routed)          1.003    74.049    shift_interval[3]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    74.173 r  shift_counter[0]_i_798/O
                         net (fo=1, routed)           0.190    74.363    shift_counter[0]_i_798_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    74.870 r  shift_counter_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    74.870    shift_counter_reg[0]_i_747_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  shift_counter_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    74.984    shift_counter_reg[0]_i_667_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.098 r  shift_counter_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    75.098    shift_counter_reg[0]_i_567_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.212 r  shift_counter_reg[0]_i_454/CO[3]
                         net (fo=21, routed)          1.113    76.325    shift_interval[2]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    76.449 r  shift_counter[0]_i_802/O
                         net (fo=1, routed)           0.356    76.805    shift_counter[0]_i_802_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.312 r  shift_counter_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    77.312    shift_counter_reg[0]_i_752_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  shift_counter_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    77.426    shift_counter_reg[0]_i_672_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  shift_counter_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    77.540    shift_counter_reg[0]_i_572_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  shift_counter_reg[0]_i_455/CO[3]
                         net (fo=21, routed)          0.872    78.525    shift_interval[1]
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    78.649 r  shift_counter[0]_i_757/O
                         net (fo=1, routed)           0.593    79.242    shift_counter[0]_i_757_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    79.863 r  shift_counter_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    79.863    shift_counter_reg[0]_i_677_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.980 r  shift_counter_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.980    shift_counter_reg[0]_i_577_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.097 r  shift_counter_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.097    shift_counter_reg[0]_i_460_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.326 r  shift_counter_reg[0]_i_358/CO[2]
                         net (fo=3, routed)           0.649    80.975    shift_interval[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    81.741 r  shift_counter_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    81.741    shift_counter_reg[0]_i_357_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  shift_counter_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    81.855    shift_counter_reg[0]_i_263_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  shift_counter_reg[0]_i_262/CO[3]
                         net (fo=1, routed)           0.001    81.970    shift_counter_reg[0]_i_262_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  shift_counter_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.084    shift_counter_reg[0]_i_167_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  shift_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.198    shift_counter_reg[0]_i_98_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  shift_counter_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.312    shift_counter_reg[0]_i_61_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  shift_counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    82.426    shift_counter_reg[0]_i_43_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.540 r  shift_counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    82.540    shift_counter_reg[0]_i_33_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.811 r  shift_counter_reg[0]_i_23/CO[0]
                         net (fo=32, routed)          0.772    83.583    shift_counter_reg[0]_i_23_n_3
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.373    83.956 r  shift_counter[0]_i_41/O
                         net (fo=1, routed)           0.000    83.956    shift_counter[0]_i_41_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.489 r  shift_counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.489    shift_counter_reg[0]_i_24_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.606 r  shift_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.606    shift_counter_reg[0]_i_14_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.723 r  shift_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.723    shift_counter_reg[0]_i_5_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.840 r  shift_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.617    85.456    shift_counter_reg[0]_i_3_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I0_O)        0.124    85.580 r  shift_counter[0]_i_1/O
                         net (fo=11, routed)          0.562    86.142    shift_counter[0]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  shift_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.439    14.786    clk_100MHz_IBUF_BUFG
    SLICE_X52Y56         FDRE                                         r  shift_counter_reg[14]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X52Y56         FDRE (Setup_fdre_C_R)       -0.524    14.405    shift_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -86.142    
  -------------------------------------------------------------------
                         slack                                -71.737    

Slack (VIOLATED) :        -71.688ns  (required time - arrival time)
  Source:                 bpm_reg_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        81.191ns  (logic 37.158ns (45.766%)  route 44.033ns (54.234%))
  Logic Levels:           180  (CARRY4=140 LUT2=1 LUT3=1 LUT5=1 LUT6=37)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.568     5.094    clk_100MHz_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  bpm_reg_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  bpm_reg_reg[11]_replica/Q
                         net (fo=3, routed)           1.012     6.562    bpm_reg_reg_n_0_[11]_repN
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.686 r  shift_counter[0]_i_225/O
                         net (fo=36, routed)          0.548     7.234    shift_counter[0]_i_225_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.358 r  shift_counter[0]_i_227/O
                         net (fo=38, routed)          0.200     7.558    shift_counter[0]_i_227_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.682 r  shift_counter[0]_i_228/O
                         net (fo=38, routed)          0.335     8.017    shift_counter[0]_i_228_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  shift_counter[0]_i_235/O
                         net (fo=40, routed)          0.515     8.657    shift_counter[0]_i_235_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.781 r  shift_counter[0]_i_234/O
                         net (fo=43, routed)          0.397     9.178    shift_counter[0]_i_234_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  shift_counter[0]_i_231/O
                         net (fo=42, routed)          0.584     9.885    shift_counter[0]_i_231_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  shift_counter[0]_i_230/O
                         net (fo=42, routed)          0.638    10.647    shift_counter[0]_i_230_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  shift_counter[0]_i_137/O
                         net (fo=56, routed)          0.730    11.501    shift_counter[0]_i_137_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.625 f  shift_counter[0]_i_139/O
                         net (fo=20, routed)          0.682    12.307    shift_counter[0]_i_139_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  shift_counter[0]_i_129/O
                         net (fo=1, routed)           0.615    13.046    shift_counter[0]_i_129_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.450 r  shift_counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.450    shift_counter_reg[0]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.679 r  shift_counter_reg[0]_i_44/CO[2]
                         net (fo=19, routed)          0.756    14.434    shift_interval[32]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.310    14.744 r  shift_counter[0]_i_346/O
                         net (fo=1, routed)           0.190    14.934    shift_counter[0]_i_346_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.441 r  shift_counter_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.441    shift_counter_reg[0]_i_236_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  shift_counter_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.555    shift_counter_reg[0]_i_142_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.669 r  shift_counter_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.669    shift_counter_reg[0]_i_75_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  shift_counter_reg[0]_i_45/CO[3]
                         net (fo=20, routed)          1.204    16.987    shift_interval[31]
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.111 r  shift_counter[0]_i_247/O
                         net (fo=1, routed)           0.000    17.111    shift_counter[0]_i_247_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.644 r  shift_counter_reg[0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    17.644    shift_counter_reg[0]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.761 r  shift_counter_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.761    shift_counter_reg[0]_i_79_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  shift_counter_reg[0]_i_46/CO[3]
                         net (fo=21, routed)          0.822    18.701    shift_interval[30]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  shift_counter[0]_i_356/O
                         net (fo=1, routed)           0.000    18.825    shift_counter[0]_i_356_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.375 r  shift_counter_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.375    shift_counter_reg[0]_i_249_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  shift_counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    19.489    shift_counter_reg[0]_i_153_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  shift_counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.603    shift_counter_reg[0]_i_84_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  shift_counter_reg[0]_i_47/CO[3]
                         net (fo=20, routed)          1.011    20.728    shift_interval[29]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.323 r  shift_counter_reg[0]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.323    shift_counter_reg[0]_i_312_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  shift_counter_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    21.440    shift_counter_reg[0]_i_196_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.557 r  shift_counter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.557    shift_counter_reg[0]_i_107_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  shift_counter_reg[0]_i_62/CO[3]
                         net (fo=20, routed)          0.876    22.549    shift_interval[28]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.673 r  shift_counter[0]_i_440/O
                         net (fo=1, routed)           0.000    22.673    shift_counter[0]_i_440_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.223 r  shift_counter_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    23.223    shift_counter_reg[0]_i_317_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  shift_counter_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    23.337    shift_counter_reg[0]_i_201_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  shift_counter_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    23.451    shift_counter_reg[0]_i_112_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  shift_counter_reg[0]_i_63/CO[3]
                         net (fo=21, routed)          0.853    24.418    shift_interval[27]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.542 r  shift_counter[0]_i_441/O
                         net (fo=1, routed)           0.190    24.732    shift_counter[0]_i_441_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.239 r  shift_counter_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    25.239    shift_counter_reg[0]_i_322_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.353 r  shift_counter_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000    25.353    shift_counter_reg[0]_i_206_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  shift_counter_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.467    shift_counter_reg[0]_i_117_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  shift_counter_reg[0]_i_64/CO[3]
                         net (fo=21, routed)          0.867    26.448    shift_interval[26]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.572 r  shift_counter[0]_i_445/O
                         net (fo=1, routed)           0.330    26.902    shift_counter[0]_i_445_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.422 r  shift_counter_reg[0]_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.422    shift_counter_reg[0]_i_327_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  shift_counter_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.539    shift_counter_reg[0]_i_211_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  shift_counter_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    27.656    shift_counter_reg[0]_i_122_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  shift_counter_reg[0]_i_65/CO[3]
                         net (fo=20, routed)          0.916    28.689    shift_interval[25]
    SLICE_X50Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.284 r  shift_counter_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    29.284    shift_counter_reg[0]_i_415_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.401 r  shift_counter_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.009    29.410    shift_counter_reg[0]_i_292_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.527 r  shift_counter_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    29.527    shift_counter_reg[0]_i_176_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.644 r  shift_counter_reg[0]_i_99/CO[3]
                         net (fo=21, routed)          0.743    30.387    shift_interval[24]
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    30.511 r  shift_counter[0]_i_547/O
                         net (fo=1, routed)           0.190    30.701    shift_counter[0]_i_547_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.208 r  shift_counter_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.208    shift_counter_reg[0]_i_420_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  shift_counter_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    31.322    shift_counter_reg[0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  shift_counter_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    31.436    shift_counter_reg[0]_i_181_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  shift_counter_reg[0]_i_100/CO[3]
                         net (fo=20, routed)          0.954    32.505    shift_interval[23]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    32.629 r  shift_counter[0]_i_553/O
                         net (fo=1, routed)           0.000    32.629    shift_counter[0]_i_553_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.179 r  shift_counter_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    33.179    shift_counter_reg[0]_i_425_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.293 r  shift_counter_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    33.293    shift_counter_reg[0]_i_302_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.407 r  shift_counter_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    33.407    shift_counter_reg[0]_i_186_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.521 r  shift_counter_reg[0]_i_101/CO[3]
                         net (fo=20, routed)          1.089    34.609    shift_interval[22]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.204 r  shift_counter_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    35.204    shift_counter_reg[0]_i_430_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.321 r  shift_counter_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    35.321    shift_counter_reg[0]_i_307_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.438 r  shift_counter_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    35.438    shift_counter_reg[0]_i_191_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.555 r  shift_counter_reg[0]_i_102/CO[3]
                         net (fo=21, routed)          0.728    36.283    shift_interval[21]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    36.407 r  shift_counter[0]_i_642/O
                         net (fo=1, routed)           0.332    36.739    shift_counter[0]_i_642_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.246 r  shift_counter_reg[0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    37.246    shift_counter_reg[0]_i_524_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  shift_counter_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    37.360    shift_counter_reg[0]_i_395_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  shift_counter_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.474    shift_counter_reg[0]_i_272_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  shift_counter_reg[0]_i_168/CO[3]
                         net (fo=20, routed)          0.993    38.581    shift_interval[20]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.705 r  shift_counter[0]_i_648/O
                         net (fo=1, routed)           0.000    38.705    shift_counter[0]_i_648_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.255 r  shift_counter_reg[0]_i_529/CO[3]
                         net (fo=1, routed)           0.000    39.255    shift_counter_reg[0]_i_529_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  shift_counter_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    39.369    shift_counter_reg[0]_i_400_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  shift_counter_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.483    shift_counter_reg[0]_i_277_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  shift_counter_reg[0]_i_169/CO[3]
                         net (fo=21, routed)          0.670    40.267    shift_interval[19]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.391 r  shift_counter[0]_i_649/O
                         net (fo=1, routed)           0.338    40.730    shift_counter[0]_i_649_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.250 r  shift_counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    41.250    shift_counter_reg[0]_i_534_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.367 r  shift_counter_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    41.367    shift_counter_reg[0]_i_405_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.484 r  shift_counter_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    41.484    shift_counter_reg[0]_i_282_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  shift_counter_reg[0]_i_170/CO[3]
                         net (fo=21, routed)          0.778    42.379    shift_interval[18]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    42.503 r  shift_counter[0]_i_653/O
                         net (fo=1, routed)           0.331    42.834    shift_counter[0]_i_653_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.354 r  shift_counter_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    43.354    shift_counter_reg[0]_i_539_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.471 r  shift_counter_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    43.471    shift_counter_reg[0]_i_410_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.588 r  shift_counter_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    43.588    shift_counter_reg[0]_i_287_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.705 r  shift_counter_reg[0]_i_171/CO[3]
                         net (fo=21, routed)          0.667    44.372    shift_interval[17]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    44.496 r  shift_counter[0]_i_722/O
                         net (fo=1, routed)           0.478    44.974    shift_counter[0]_i_722_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.481 r  shift_counter_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    45.481    shift_counter_reg[0]_i_622_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.595 r  shift_counter_reg[0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    45.595    shift_counter_reg[0]_i_504_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.709 r  shift_counter_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.709    shift_counter_reg[0]_i_375_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.823 r  shift_counter_reg[0]_i_264/CO[3]
                         net (fo=21, routed)          1.090    46.913    shift_interval[16]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    47.037 r  shift_counter[0]_i_726/O
                         net (fo=1, routed)           0.190    47.227    shift_counter[0]_i_726_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.734 r  shift_counter_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    47.734    shift_counter_reg[0]_i_627_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.848 r  shift_counter_reg[0]_i_509/CO[3]
                         net (fo=1, routed)           0.000    47.848    shift_counter_reg[0]_i_509_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.962 r  shift_counter_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    47.962    shift_counter_reg[0]_i_380_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.076 r  shift_counter_reg[0]_i_265/CO[3]
                         net (fo=21, routed)          0.710    48.786    shift_interval[15]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    48.910 r  shift_counter[0]_i_730/O
                         net (fo=1, routed)           0.530    49.439    shift_counter[0]_i_730_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.946 r  shift_counter_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    49.946    shift_counter_reg[0]_i_632_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.060 r  shift_counter_reg[0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    50.060    shift_counter_reg[0]_i_514_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.174 r  shift_counter_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.174    shift_counter_reg[0]_i_385_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.288 r  shift_counter_reg[0]_i_266/CO[3]
                         net (fo=20, routed)          0.903    51.191    shift_interval[14]
    SLICE_X49Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.771 r  shift_counter_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    51.771    shift_counter_reg[0]_i_637_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  shift_counter_reg[0]_i_519/CO[3]
                         net (fo=1, routed)           0.000    51.885    shift_counter_reg[0]_i_519_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.999 r  shift_counter_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    51.999    shift_counter_reg[0]_i_390_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.113 r  shift_counter_reg[0]_i_267/CO[3]
                         net (fo=21, routed)          0.825    52.938    shift_interval[13]
    SLICE_X52Y38         LUT6 (Prop_lut6_I5_O)        0.124    53.062 r  shift_counter[0]_i_762/O
                         net (fo=1, routed)           0.332    53.394    shift_counter[0]_i_762_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.914 r  shift_counter_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    53.914    shift_counter_reg[0]_i_682_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.031 r  shift_counter_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    54.031    shift_counter_reg[0]_i_582_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.148 r  shift_counter_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.148    shift_counter_reg[0]_i_464_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.265 r  shift_counter_reg[0]_i_359/CO[3]
                         net (fo=20, routed)          1.023    55.288    shift_interval[12]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    55.412 r  shift_counter[0]_i_590/O
                         net (fo=1, routed)           0.000    55.412    shift_counter[0]_i_590_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.962 r  shift_counter_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.962    shift_counter_reg[0]_i_469_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  shift_counter_reg[0]_i_360/CO[3]
                         net (fo=20, routed)          0.876    56.952    shift_interval[11]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    57.076 r  shift_counter[0]_i_771/O
                         net (fo=1, routed)           0.000    57.076    shift_counter[0]_i_771_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.626 r  shift_counter_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    57.626    shift_counter_reg[0]_i_692_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.740 r  shift_counter_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    57.740    shift_counter_reg[0]_i_592_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.854 r  shift_counter_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.854    shift_counter_reg[0]_i_474_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.968 r  shift_counter_reg[0]_i_361/CO[3]
                         net (fo=20, routed)          0.950    58.918    shift_interval[10]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    59.042 r  shift_counter[0]_i_774/O
                         net (fo=1, routed)           0.000    59.042    shift_counter[0]_i_774_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.592 r  shift_counter_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    59.592    shift_counter_reg[0]_i_697_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  shift_counter_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    59.706    shift_counter_reg[0]_i_597_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  shift_counter_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.820    shift_counter_reg[0]_i_479_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  shift_counter_reg[0]_i_362/CO[3]
                         net (fo=20, routed)          1.024    60.957    shift_interval[9]
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    61.081 r  shift_counter[0]_i_777/O
                         net (fo=1, routed)           0.000    61.081    shift_counter[0]_i_777_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.631 r  shift_counter_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    61.631    shift_counter_reg[0]_i_702_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.745 r  shift_counter_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    61.745    shift_counter_reg[0]_i_602_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.859 r  shift_counter_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    61.859    shift_counter_reg[0]_i_484_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.973 r  shift_counter_reg[0]_i_367/CO[3]
                         net (fo=21, routed)          0.982    62.955    shift_interval[8]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    63.079 r  shift_counter[0]_i_778/O
                         net (fo=1, routed)           0.351    63.430    shift_counter[0]_i_778_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    63.950 r  shift_counter_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    63.950    shift_counter_reg[0]_i_707_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.067 r  shift_counter_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    64.067    shift_counter_reg[0]_i_607_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.184 r  shift_counter_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    64.184    shift_counter_reg[0]_i_489_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.301 r  shift_counter_reg[0]_i_368/CO[3]
                         net (fo=21, routed)          0.889    65.191    shift_interval[7]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  shift_counter[0]_i_782/O
                         net (fo=1, routed)           0.332    65.647    shift_counter[0]_i_782_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.154 r  shift_counter_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    66.154    shift_counter_reg[0]_i_712_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  shift_counter_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    66.268    shift_counter_reg[0]_i_612_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  shift_counter_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    66.382    shift_counter_reg[0]_i_494_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  shift_counter_reg[0]_i_369/CO[3]
                         net (fo=21, routed)          0.684    67.179    shift_interval[6]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    67.303 r  shift_counter[0]_i_786/O
                         net (fo=1, routed)           0.563    67.866    shift_counter[0]_i_786_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    68.386 r  shift_counter_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    68.386    shift_counter_reg[0]_i_717_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.503 r  shift_counter_reg[0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    68.503    shift_counter_reg[0]_i_617_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.620 r  shift_counter_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    68.620    shift_counter_reg[0]_i_499_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.737 r  shift_counter_reg[0]_i_370/CO[3]
                         net (fo=21, routed)          0.904    69.641    shift_interval[5]
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.124    69.765 r  shift_counter[0]_i_790/O
                         net (fo=1, routed)           0.190    69.954    shift_counter[0]_i_790_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.461 r  shift_counter_reg[0]_i_737/CO[3]
                         net (fo=1, routed)           0.000    70.461    shift_counter_reg[0]_i_737_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.575 r  shift_counter_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000    70.575    shift_counter_reg[0]_i_657_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.689 r  shift_counter_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    70.689    shift_counter_reg[0]_i_557_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.803 r  shift_counter_reg[0]_i_452/CO[3]
                         net (fo=21, routed)          0.916    71.719    shift_interval[4]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    71.843 r  shift_counter[0]_i_794/O
                         net (fo=1, routed)           0.332    72.175    shift_counter[0]_i_794_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.695 r  shift_counter_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    72.695    shift_counter_reg[0]_i_742_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.812 r  shift_counter_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    72.812    shift_counter_reg[0]_i_662_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.929 r  shift_counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    72.929    shift_counter_reg[0]_i_562_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.046 r  shift_counter_reg[0]_i_453/CO[3]
                         net (fo=21, routed)          1.003    74.049    shift_interval[3]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    74.173 r  shift_counter[0]_i_798/O
                         net (fo=1, routed)           0.190    74.363    shift_counter[0]_i_798_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    74.870 r  shift_counter_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    74.870    shift_counter_reg[0]_i_747_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  shift_counter_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    74.984    shift_counter_reg[0]_i_667_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.098 r  shift_counter_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    75.098    shift_counter_reg[0]_i_567_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.212 r  shift_counter_reg[0]_i_454/CO[3]
                         net (fo=21, routed)          1.113    76.325    shift_interval[2]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    76.449 r  shift_counter[0]_i_802/O
                         net (fo=1, routed)           0.356    76.805    shift_counter[0]_i_802_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.312 r  shift_counter_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    77.312    shift_counter_reg[0]_i_752_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  shift_counter_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    77.426    shift_counter_reg[0]_i_672_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  shift_counter_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    77.540    shift_counter_reg[0]_i_572_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  shift_counter_reg[0]_i_455/CO[3]
                         net (fo=21, routed)          0.872    78.525    shift_interval[1]
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    78.649 r  shift_counter[0]_i_757/O
                         net (fo=1, routed)           0.593    79.242    shift_counter[0]_i_757_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    79.863 r  shift_counter_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    79.863    shift_counter_reg[0]_i_677_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.980 r  shift_counter_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.980    shift_counter_reg[0]_i_577_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.097 r  shift_counter_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.097    shift_counter_reg[0]_i_460_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.326 r  shift_counter_reg[0]_i_358/CO[2]
                         net (fo=3, routed)           0.649    80.975    shift_interval[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    81.741 r  shift_counter_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    81.741    shift_counter_reg[0]_i_357_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  shift_counter_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    81.855    shift_counter_reg[0]_i_263_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  shift_counter_reg[0]_i_262/CO[3]
                         net (fo=1, routed)           0.001    81.970    shift_counter_reg[0]_i_262_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  shift_counter_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.084    shift_counter_reg[0]_i_167_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  shift_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.198    shift_counter_reg[0]_i_98_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  shift_counter_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.312    shift_counter_reg[0]_i_61_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  shift_counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    82.426    shift_counter_reg[0]_i_43_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.540 r  shift_counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    82.540    shift_counter_reg[0]_i_33_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.811 r  shift_counter_reg[0]_i_23/CO[0]
                         net (fo=32, routed)          0.772    83.583    shift_counter_reg[0]_i_23_n_3
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.373    83.956 r  shift_counter[0]_i_41/O
                         net (fo=1, routed)           0.000    83.956    shift_counter[0]_i_41_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.489 r  shift_counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.489    shift_counter_reg[0]_i_24_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.606 r  shift_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.606    shift_counter_reg[0]_i_14_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.723 r  shift_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.723    shift_counter_reg[0]_i_5_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.840 r  shift_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.617    85.456    shift_counter_reg[0]_i_3_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I0_O)        0.124    85.580 r  shift_counter[0]_i_1/O
                         net (fo=11, routed)          0.704    86.285    shift_counter[0]_i_1_n_0
    SLICE_X53Y49         FDRE                                         r  shift_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.456    14.803    clk_100MHz_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  shift_counter_reg[15]/C
                         clock pessimism              0.258    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X53Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    shift_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -86.285    
  -------------------------------------------------------------------
                         slack                                -71.688    

Slack (VIOLATED) :        -71.619ns  (required time - arrival time)
  Source:                 bpm_reg_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_counter_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        81.025ns  (logic 37.158ns (45.860%)  route 43.867ns (54.140%))
  Logic Levels:           180  (CARRY4=140 LUT2=1 LUT3=1 LUT5=1 LUT6=37)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.568     5.094    clk_100MHz_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  bpm_reg_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  bpm_reg_reg[11]_replica/Q
                         net (fo=3, routed)           1.012     6.562    bpm_reg_reg_n_0_[11]_repN
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.686 r  shift_counter[0]_i_225/O
                         net (fo=36, routed)          0.548     7.234    shift_counter[0]_i_225_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.358 r  shift_counter[0]_i_227/O
                         net (fo=38, routed)          0.200     7.558    shift_counter[0]_i_227_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.682 r  shift_counter[0]_i_228/O
                         net (fo=38, routed)          0.335     8.017    shift_counter[0]_i_228_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  shift_counter[0]_i_235/O
                         net (fo=40, routed)          0.515     8.657    shift_counter[0]_i_235_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.781 r  shift_counter[0]_i_234/O
                         net (fo=43, routed)          0.397     9.178    shift_counter[0]_i_234_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  shift_counter[0]_i_231/O
                         net (fo=42, routed)          0.584     9.885    shift_counter[0]_i_231_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  shift_counter[0]_i_230/O
                         net (fo=42, routed)          0.638    10.647    shift_counter[0]_i_230_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  shift_counter[0]_i_137/O
                         net (fo=56, routed)          0.730    11.501    shift_counter[0]_i_137_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.625 f  shift_counter[0]_i_139/O
                         net (fo=20, routed)          0.682    12.307    shift_counter[0]_i_139_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  shift_counter[0]_i_129/O
                         net (fo=1, routed)           0.615    13.046    shift_counter[0]_i_129_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.450 r  shift_counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.450    shift_counter_reg[0]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.679 r  shift_counter_reg[0]_i_44/CO[2]
                         net (fo=19, routed)          0.756    14.434    shift_interval[32]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.310    14.744 r  shift_counter[0]_i_346/O
                         net (fo=1, routed)           0.190    14.934    shift_counter[0]_i_346_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.441 r  shift_counter_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.441    shift_counter_reg[0]_i_236_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  shift_counter_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.555    shift_counter_reg[0]_i_142_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.669 r  shift_counter_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.669    shift_counter_reg[0]_i_75_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  shift_counter_reg[0]_i_45/CO[3]
                         net (fo=20, routed)          1.204    16.987    shift_interval[31]
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.111 r  shift_counter[0]_i_247/O
                         net (fo=1, routed)           0.000    17.111    shift_counter[0]_i_247_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.644 r  shift_counter_reg[0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    17.644    shift_counter_reg[0]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.761 r  shift_counter_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.761    shift_counter_reg[0]_i_79_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  shift_counter_reg[0]_i_46/CO[3]
                         net (fo=21, routed)          0.822    18.701    shift_interval[30]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  shift_counter[0]_i_356/O
                         net (fo=1, routed)           0.000    18.825    shift_counter[0]_i_356_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.375 r  shift_counter_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.375    shift_counter_reg[0]_i_249_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  shift_counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    19.489    shift_counter_reg[0]_i_153_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  shift_counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.603    shift_counter_reg[0]_i_84_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  shift_counter_reg[0]_i_47/CO[3]
                         net (fo=20, routed)          1.011    20.728    shift_interval[29]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.323 r  shift_counter_reg[0]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.323    shift_counter_reg[0]_i_312_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  shift_counter_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    21.440    shift_counter_reg[0]_i_196_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.557 r  shift_counter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.557    shift_counter_reg[0]_i_107_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  shift_counter_reg[0]_i_62/CO[3]
                         net (fo=20, routed)          0.876    22.549    shift_interval[28]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.673 r  shift_counter[0]_i_440/O
                         net (fo=1, routed)           0.000    22.673    shift_counter[0]_i_440_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.223 r  shift_counter_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    23.223    shift_counter_reg[0]_i_317_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  shift_counter_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    23.337    shift_counter_reg[0]_i_201_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  shift_counter_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    23.451    shift_counter_reg[0]_i_112_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  shift_counter_reg[0]_i_63/CO[3]
                         net (fo=21, routed)          0.853    24.418    shift_interval[27]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.542 r  shift_counter[0]_i_441/O
                         net (fo=1, routed)           0.190    24.732    shift_counter[0]_i_441_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.239 r  shift_counter_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    25.239    shift_counter_reg[0]_i_322_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.353 r  shift_counter_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000    25.353    shift_counter_reg[0]_i_206_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  shift_counter_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.467    shift_counter_reg[0]_i_117_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  shift_counter_reg[0]_i_64/CO[3]
                         net (fo=21, routed)          0.867    26.448    shift_interval[26]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.572 r  shift_counter[0]_i_445/O
                         net (fo=1, routed)           0.330    26.902    shift_counter[0]_i_445_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.422 r  shift_counter_reg[0]_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.422    shift_counter_reg[0]_i_327_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  shift_counter_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.539    shift_counter_reg[0]_i_211_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  shift_counter_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    27.656    shift_counter_reg[0]_i_122_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  shift_counter_reg[0]_i_65/CO[3]
                         net (fo=20, routed)          0.916    28.689    shift_interval[25]
    SLICE_X50Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.284 r  shift_counter_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    29.284    shift_counter_reg[0]_i_415_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.401 r  shift_counter_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.009    29.410    shift_counter_reg[0]_i_292_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.527 r  shift_counter_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    29.527    shift_counter_reg[0]_i_176_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.644 r  shift_counter_reg[0]_i_99/CO[3]
                         net (fo=21, routed)          0.743    30.387    shift_interval[24]
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    30.511 r  shift_counter[0]_i_547/O
                         net (fo=1, routed)           0.190    30.701    shift_counter[0]_i_547_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.208 r  shift_counter_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.208    shift_counter_reg[0]_i_420_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  shift_counter_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    31.322    shift_counter_reg[0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  shift_counter_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    31.436    shift_counter_reg[0]_i_181_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  shift_counter_reg[0]_i_100/CO[3]
                         net (fo=20, routed)          0.954    32.505    shift_interval[23]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    32.629 r  shift_counter[0]_i_553/O
                         net (fo=1, routed)           0.000    32.629    shift_counter[0]_i_553_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.179 r  shift_counter_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    33.179    shift_counter_reg[0]_i_425_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.293 r  shift_counter_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    33.293    shift_counter_reg[0]_i_302_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.407 r  shift_counter_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    33.407    shift_counter_reg[0]_i_186_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.521 r  shift_counter_reg[0]_i_101/CO[3]
                         net (fo=20, routed)          1.089    34.609    shift_interval[22]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.204 r  shift_counter_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    35.204    shift_counter_reg[0]_i_430_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.321 r  shift_counter_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    35.321    shift_counter_reg[0]_i_307_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.438 r  shift_counter_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    35.438    shift_counter_reg[0]_i_191_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.555 r  shift_counter_reg[0]_i_102/CO[3]
                         net (fo=21, routed)          0.728    36.283    shift_interval[21]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    36.407 r  shift_counter[0]_i_642/O
                         net (fo=1, routed)           0.332    36.739    shift_counter[0]_i_642_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.246 r  shift_counter_reg[0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    37.246    shift_counter_reg[0]_i_524_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  shift_counter_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    37.360    shift_counter_reg[0]_i_395_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  shift_counter_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.474    shift_counter_reg[0]_i_272_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  shift_counter_reg[0]_i_168/CO[3]
                         net (fo=20, routed)          0.993    38.581    shift_interval[20]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.705 r  shift_counter[0]_i_648/O
                         net (fo=1, routed)           0.000    38.705    shift_counter[0]_i_648_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.255 r  shift_counter_reg[0]_i_529/CO[3]
                         net (fo=1, routed)           0.000    39.255    shift_counter_reg[0]_i_529_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  shift_counter_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    39.369    shift_counter_reg[0]_i_400_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  shift_counter_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.483    shift_counter_reg[0]_i_277_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  shift_counter_reg[0]_i_169/CO[3]
                         net (fo=21, routed)          0.670    40.267    shift_interval[19]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.391 r  shift_counter[0]_i_649/O
                         net (fo=1, routed)           0.338    40.730    shift_counter[0]_i_649_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.250 r  shift_counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    41.250    shift_counter_reg[0]_i_534_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.367 r  shift_counter_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    41.367    shift_counter_reg[0]_i_405_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.484 r  shift_counter_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    41.484    shift_counter_reg[0]_i_282_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  shift_counter_reg[0]_i_170/CO[3]
                         net (fo=21, routed)          0.778    42.379    shift_interval[18]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    42.503 r  shift_counter[0]_i_653/O
                         net (fo=1, routed)           0.331    42.834    shift_counter[0]_i_653_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.354 r  shift_counter_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    43.354    shift_counter_reg[0]_i_539_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.471 r  shift_counter_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    43.471    shift_counter_reg[0]_i_410_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.588 r  shift_counter_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    43.588    shift_counter_reg[0]_i_287_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.705 r  shift_counter_reg[0]_i_171/CO[3]
                         net (fo=21, routed)          0.667    44.372    shift_interval[17]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    44.496 r  shift_counter[0]_i_722/O
                         net (fo=1, routed)           0.478    44.974    shift_counter[0]_i_722_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.481 r  shift_counter_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    45.481    shift_counter_reg[0]_i_622_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.595 r  shift_counter_reg[0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    45.595    shift_counter_reg[0]_i_504_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.709 r  shift_counter_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.709    shift_counter_reg[0]_i_375_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.823 r  shift_counter_reg[0]_i_264/CO[3]
                         net (fo=21, routed)          1.090    46.913    shift_interval[16]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    47.037 r  shift_counter[0]_i_726/O
                         net (fo=1, routed)           0.190    47.227    shift_counter[0]_i_726_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.734 r  shift_counter_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    47.734    shift_counter_reg[0]_i_627_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.848 r  shift_counter_reg[0]_i_509/CO[3]
                         net (fo=1, routed)           0.000    47.848    shift_counter_reg[0]_i_509_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.962 r  shift_counter_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    47.962    shift_counter_reg[0]_i_380_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.076 r  shift_counter_reg[0]_i_265/CO[3]
                         net (fo=21, routed)          0.710    48.786    shift_interval[15]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    48.910 r  shift_counter[0]_i_730/O
                         net (fo=1, routed)           0.530    49.439    shift_counter[0]_i_730_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.946 r  shift_counter_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    49.946    shift_counter_reg[0]_i_632_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.060 r  shift_counter_reg[0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    50.060    shift_counter_reg[0]_i_514_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.174 r  shift_counter_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.174    shift_counter_reg[0]_i_385_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.288 r  shift_counter_reg[0]_i_266/CO[3]
                         net (fo=20, routed)          0.903    51.191    shift_interval[14]
    SLICE_X49Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.771 r  shift_counter_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    51.771    shift_counter_reg[0]_i_637_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  shift_counter_reg[0]_i_519/CO[3]
                         net (fo=1, routed)           0.000    51.885    shift_counter_reg[0]_i_519_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.999 r  shift_counter_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    51.999    shift_counter_reg[0]_i_390_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.113 r  shift_counter_reg[0]_i_267/CO[3]
                         net (fo=21, routed)          0.825    52.938    shift_interval[13]
    SLICE_X52Y38         LUT6 (Prop_lut6_I5_O)        0.124    53.062 r  shift_counter[0]_i_762/O
                         net (fo=1, routed)           0.332    53.394    shift_counter[0]_i_762_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.914 r  shift_counter_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    53.914    shift_counter_reg[0]_i_682_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.031 r  shift_counter_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    54.031    shift_counter_reg[0]_i_582_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.148 r  shift_counter_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.148    shift_counter_reg[0]_i_464_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.265 r  shift_counter_reg[0]_i_359/CO[3]
                         net (fo=20, routed)          1.023    55.288    shift_interval[12]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    55.412 r  shift_counter[0]_i_590/O
                         net (fo=1, routed)           0.000    55.412    shift_counter[0]_i_590_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.962 r  shift_counter_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.962    shift_counter_reg[0]_i_469_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  shift_counter_reg[0]_i_360/CO[3]
                         net (fo=20, routed)          0.876    56.952    shift_interval[11]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    57.076 r  shift_counter[0]_i_771/O
                         net (fo=1, routed)           0.000    57.076    shift_counter[0]_i_771_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.626 r  shift_counter_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    57.626    shift_counter_reg[0]_i_692_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.740 r  shift_counter_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    57.740    shift_counter_reg[0]_i_592_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.854 r  shift_counter_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.854    shift_counter_reg[0]_i_474_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.968 r  shift_counter_reg[0]_i_361/CO[3]
                         net (fo=20, routed)          0.950    58.918    shift_interval[10]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    59.042 r  shift_counter[0]_i_774/O
                         net (fo=1, routed)           0.000    59.042    shift_counter[0]_i_774_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.592 r  shift_counter_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    59.592    shift_counter_reg[0]_i_697_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  shift_counter_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    59.706    shift_counter_reg[0]_i_597_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  shift_counter_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.820    shift_counter_reg[0]_i_479_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  shift_counter_reg[0]_i_362/CO[3]
                         net (fo=20, routed)          1.024    60.957    shift_interval[9]
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    61.081 r  shift_counter[0]_i_777/O
                         net (fo=1, routed)           0.000    61.081    shift_counter[0]_i_777_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.631 r  shift_counter_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    61.631    shift_counter_reg[0]_i_702_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.745 r  shift_counter_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    61.745    shift_counter_reg[0]_i_602_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.859 r  shift_counter_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    61.859    shift_counter_reg[0]_i_484_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.973 r  shift_counter_reg[0]_i_367/CO[3]
                         net (fo=21, routed)          0.982    62.955    shift_interval[8]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    63.079 r  shift_counter[0]_i_778/O
                         net (fo=1, routed)           0.351    63.430    shift_counter[0]_i_778_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    63.950 r  shift_counter_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    63.950    shift_counter_reg[0]_i_707_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.067 r  shift_counter_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    64.067    shift_counter_reg[0]_i_607_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.184 r  shift_counter_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    64.184    shift_counter_reg[0]_i_489_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.301 r  shift_counter_reg[0]_i_368/CO[3]
                         net (fo=21, routed)          0.889    65.191    shift_interval[7]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  shift_counter[0]_i_782/O
                         net (fo=1, routed)           0.332    65.647    shift_counter[0]_i_782_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.154 r  shift_counter_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    66.154    shift_counter_reg[0]_i_712_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  shift_counter_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    66.268    shift_counter_reg[0]_i_612_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  shift_counter_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    66.382    shift_counter_reg[0]_i_494_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  shift_counter_reg[0]_i_369/CO[3]
                         net (fo=21, routed)          0.684    67.179    shift_interval[6]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    67.303 r  shift_counter[0]_i_786/O
                         net (fo=1, routed)           0.563    67.866    shift_counter[0]_i_786_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    68.386 r  shift_counter_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    68.386    shift_counter_reg[0]_i_717_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.503 r  shift_counter_reg[0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    68.503    shift_counter_reg[0]_i_617_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.620 r  shift_counter_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    68.620    shift_counter_reg[0]_i_499_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.737 r  shift_counter_reg[0]_i_370/CO[3]
                         net (fo=21, routed)          0.904    69.641    shift_interval[5]
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.124    69.765 r  shift_counter[0]_i_790/O
                         net (fo=1, routed)           0.190    69.954    shift_counter[0]_i_790_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.461 r  shift_counter_reg[0]_i_737/CO[3]
                         net (fo=1, routed)           0.000    70.461    shift_counter_reg[0]_i_737_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.575 r  shift_counter_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000    70.575    shift_counter_reg[0]_i_657_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.689 r  shift_counter_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    70.689    shift_counter_reg[0]_i_557_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.803 r  shift_counter_reg[0]_i_452/CO[3]
                         net (fo=21, routed)          0.916    71.719    shift_interval[4]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    71.843 r  shift_counter[0]_i_794/O
                         net (fo=1, routed)           0.332    72.175    shift_counter[0]_i_794_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.695 r  shift_counter_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    72.695    shift_counter_reg[0]_i_742_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.812 r  shift_counter_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    72.812    shift_counter_reg[0]_i_662_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.929 r  shift_counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    72.929    shift_counter_reg[0]_i_562_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.046 r  shift_counter_reg[0]_i_453/CO[3]
                         net (fo=21, routed)          1.003    74.049    shift_interval[3]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    74.173 r  shift_counter[0]_i_798/O
                         net (fo=1, routed)           0.190    74.363    shift_counter[0]_i_798_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    74.870 r  shift_counter_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    74.870    shift_counter_reg[0]_i_747_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  shift_counter_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    74.984    shift_counter_reg[0]_i_667_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.098 r  shift_counter_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    75.098    shift_counter_reg[0]_i_567_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.212 r  shift_counter_reg[0]_i_454/CO[3]
                         net (fo=21, routed)          1.113    76.325    shift_interval[2]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    76.449 r  shift_counter[0]_i_802/O
                         net (fo=1, routed)           0.356    76.805    shift_counter[0]_i_802_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.312 r  shift_counter_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    77.312    shift_counter_reg[0]_i_752_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  shift_counter_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    77.426    shift_counter_reg[0]_i_672_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  shift_counter_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    77.540    shift_counter_reg[0]_i_572_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  shift_counter_reg[0]_i_455/CO[3]
                         net (fo=21, routed)          0.872    78.525    shift_interval[1]
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    78.649 r  shift_counter[0]_i_757/O
                         net (fo=1, routed)           0.593    79.242    shift_counter[0]_i_757_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    79.863 r  shift_counter_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    79.863    shift_counter_reg[0]_i_677_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.980 r  shift_counter_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.980    shift_counter_reg[0]_i_577_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.097 r  shift_counter_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.097    shift_counter_reg[0]_i_460_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.326 r  shift_counter_reg[0]_i_358/CO[2]
                         net (fo=3, routed)           0.649    80.975    shift_interval[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    81.741 r  shift_counter_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    81.741    shift_counter_reg[0]_i_357_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  shift_counter_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    81.855    shift_counter_reg[0]_i_263_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  shift_counter_reg[0]_i_262/CO[3]
                         net (fo=1, routed)           0.001    81.970    shift_counter_reg[0]_i_262_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  shift_counter_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.084    shift_counter_reg[0]_i_167_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  shift_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.198    shift_counter_reg[0]_i_98_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  shift_counter_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.312    shift_counter_reg[0]_i_61_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  shift_counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    82.426    shift_counter_reg[0]_i_43_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.540 r  shift_counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    82.540    shift_counter_reg[0]_i_33_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.811 r  shift_counter_reg[0]_i_23/CO[0]
                         net (fo=32, routed)          0.772    83.583    shift_counter_reg[0]_i_23_n_3
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.373    83.956 r  shift_counter[0]_i_41/O
                         net (fo=1, routed)           0.000    83.956    shift_counter[0]_i_41_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.489 r  shift_counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.489    shift_counter_reg[0]_i_24_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.606 r  shift_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.606    shift_counter_reg[0]_i_14_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.723 r  shift_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.723    shift_counter_reg[0]_i_5_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.840 r  shift_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.606    85.445    shift_counter_reg[0]_i_3_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124    85.569 r  shift_counter[0]_i_1_replica/O
                         net (fo=53, routed)          0.550    86.120    shift_counter[0]_i_1_n_0_repN
    SLICE_X51Y54         FDRE                                         r  shift_counter_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.439    14.786    clk_100MHz_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  shift_counter_reg[56]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X51Y54         FDRE (Setup_fdre_C_R)       -0.429    14.500    shift_counter_reg[56]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -86.120    
  -------------------------------------------------------------------
                         slack                                -71.619    

Slack (VIOLATED) :        -71.619ns  (required time - arrival time)
  Source:                 bpm_reg_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_counter_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        81.025ns  (logic 37.158ns (45.860%)  route 43.867ns (54.140%))
  Logic Levels:           180  (CARRY4=140 LUT2=1 LUT3=1 LUT5=1 LUT6=37)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.568     5.094    clk_100MHz_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  bpm_reg_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  bpm_reg_reg[11]_replica/Q
                         net (fo=3, routed)           1.012     6.562    bpm_reg_reg_n_0_[11]_repN
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.686 r  shift_counter[0]_i_225/O
                         net (fo=36, routed)          0.548     7.234    shift_counter[0]_i_225_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.358 r  shift_counter[0]_i_227/O
                         net (fo=38, routed)          0.200     7.558    shift_counter[0]_i_227_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.682 r  shift_counter[0]_i_228/O
                         net (fo=38, routed)          0.335     8.017    shift_counter[0]_i_228_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  shift_counter[0]_i_235/O
                         net (fo=40, routed)          0.515     8.657    shift_counter[0]_i_235_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.781 r  shift_counter[0]_i_234/O
                         net (fo=43, routed)          0.397     9.178    shift_counter[0]_i_234_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  shift_counter[0]_i_231/O
                         net (fo=42, routed)          0.584     9.885    shift_counter[0]_i_231_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  shift_counter[0]_i_230/O
                         net (fo=42, routed)          0.638    10.647    shift_counter[0]_i_230_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  shift_counter[0]_i_137/O
                         net (fo=56, routed)          0.730    11.501    shift_counter[0]_i_137_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.625 f  shift_counter[0]_i_139/O
                         net (fo=20, routed)          0.682    12.307    shift_counter[0]_i_139_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  shift_counter[0]_i_129/O
                         net (fo=1, routed)           0.615    13.046    shift_counter[0]_i_129_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.450 r  shift_counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.450    shift_counter_reg[0]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.679 r  shift_counter_reg[0]_i_44/CO[2]
                         net (fo=19, routed)          0.756    14.434    shift_interval[32]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.310    14.744 r  shift_counter[0]_i_346/O
                         net (fo=1, routed)           0.190    14.934    shift_counter[0]_i_346_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.441 r  shift_counter_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.441    shift_counter_reg[0]_i_236_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  shift_counter_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.555    shift_counter_reg[0]_i_142_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.669 r  shift_counter_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.669    shift_counter_reg[0]_i_75_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  shift_counter_reg[0]_i_45/CO[3]
                         net (fo=20, routed)          1.204    16.987    shift_interval[31]
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.111 r  shift_counter[0]_i_247/O
                         net (fo=1, routed)           0.000    17.111    shift_counter[0]_i_247_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.644 r  shift_counter_reg[0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    17.644    shift_counter_reg[0]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.761 r  shift_counter_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.761    shift_counter_reg[0]_i_79_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  shift_counter_reg[0]_i_46/CO[3]
                         net (fo=21, routed)          0.822    18.701    shift_interval[30]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  shift_counter[0]_i_356/O
                         net (fo=1, routed)           0.000    18.825    shift_counter[0]_i_356_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.375 r  shift_counter_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.375    shift_counter_reg[0]_i_249_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  shift_counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    19.489    shift_counter_reg[0]_i_153_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  shift_counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.603    shift_counter_reg[0]_i_84_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  shift_counter_reg[0]_i_47/CO[3]
                         net (fo=20, routed)          1.011    20.728    shift_interval[29]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.323 r  shift_counter_reg[0]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.323    shift_counter_reg[0]_i_312_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  shift_counter_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    21.440    shift_counter_reg[0]_i_196_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.557 r  shift_counter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.557    shift_counter_reg[0]_i_107_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  shift_counter_reg[0]_i_62/CO[3]
                         net (fo=20, routed)          0.876    22.549    shift_interval[28]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.673 r  shift_counter[0]_i_440/O
                         net (fo=1, routed)           0.000    22.673    shift_counter[0]_i_440_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.223 r  shift_counter_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    23.223    shift_counter_reg[0]_i_317_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  shift_counter_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    23.337    shift_counter_reg[0]_i_201_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  shift_counter_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    23.451    shift_counter_reg[0]_i_112_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  shift_counter_reg[0]_i_63/CO[3]
                         net (fo=21, routed)          0.853    24.418    shift_interval[27]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.542 r  shift_counter[0]_i_441/O
                         net (fo=1, routed)           0.190    24.732    shift_counter[0]_i_441_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.239 r  shift_counter_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    25.239    shift_counter_reg[0]_i_322_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.353 r  shift_counter_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000    25.353    shift_counter_reg[0]_i_206_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  shift_counter_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.467    shift_counter_reg[0]_i_117_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  shift_counter_reg[0]_i_64/CO[3]
                         net (fo=21, routed)          0.867    26.448    shift_interval[26]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.572 r  shift_counter[0]_i_445/O
                         net (fo=1, routed)           0.330    26.902    shift_counter[0]_i_445_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.422 r  shift_counter_reg[0]_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.422    shift_counter_reg[0]_i_327_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  shift_counter_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.539    shift_counter_reg[0]_i_211_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  shift_counter_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    27.656    shift_counter_reg[0]_i_122_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  shift_counter_reg[0]_i_65/CO[3]
                         net (fo=20, routed)          0.916    28.689    shift_interval[25]
    SLICE_X50Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.284 r  shift_counter_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    29.284    shift_counter_reg[0]_i_415_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.401 r  shift_counter_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.009    29.410    shift_counter_reg[0]_i_292_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.527 r  shift_counter_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    29.527    shift_counter_reg[0]_i_176_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.644 r  shift_counter_reg[0]_i_99/CO[3]
                         net (fo=21, routed)          0.743    30.387    shift_interval[24]
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    30.511 r  shift_counter[0]_i_547/O
                         net (fo=1, routed)           0.190    30.701    shift_counter[0]_i_547_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.208 r  shift_counter_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.208    shift_counter_reg[0]_i_420_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  shift_counter_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    31.322    shift_counter_reg[0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  shift_counter_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    31.436    shift_counter_reg[0]_i_181_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  shift_counter_reg[0]_i_100/CO[3]
                         net (fo=20, routed)          0.954    32.505    shift_interval[23]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    32.629 r  shift_counter[0]_i_553/O
                         net (fo=1, routed)           0.000    32.629    shift_counter[0]_i_553_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.179 r  shift_counter_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    33.179    shift_counter_reg[0]_i_425_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.293 r  shift_counter_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    33.293    shift_counter_reg[0]_i_302_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.407 r  shift_counter_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    33.407    shift_counter_reg[0]_i_186_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.521 r  shift_counter_reg[0]_i_101/CO[3]
                         net (fo=20, routed)          1.089    34.609    shift_interval[22]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.204 r  shift_counter_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    35.204    shift_counter_reg[0]_i_430_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.321 r  shift_counter_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    35.321    shift_counter_reg[0]_i_307_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.438 r  shift_counter_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    35.438    shift_counter_reg[0]_i_191_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.555 r  shift_counter_reg[0]_i_102/CO[3]
                         net (fo=21, routed)          0.728    36.283    shift_interval[21]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    36.407 r  shift_counter[0]_i_642/O
                         net (fo=1, routed)           0.332    36.739    shift_counter[0]_i_642_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.246 r  shift_counter_reg[0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    37.246    shift_counter_reg[0]_i_524_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  shift_counter_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    37.360    shift_counter_reg[0]_i_395_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  shift_counter_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.474    shift_counter_reg[0]_i_272_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  shift_counter_reg[0]_i_168/CO[3]
                         net (fo=20, routed)          0.993    38.581    shift_interval[20]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.705 r  shift_counter[0]_i_648/O
                         net (fo=1, routed)           0.000    38.705    shift_counter[0]_i_648_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.255 r  shift_counter_reg[0]_i_529/CO[3]
                         net (fo=1, routed)           0.000    39.255    shift_counter_reg[0]_i_529_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  shift_counter_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    39.369    shift_counter_reg[0]_i_400_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  shift_counter_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.483    shift_counter_reg[0]_i_277_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  shift_counter_reg[0]_i_169/CO[3]
                         net (fo=21, routed)          0.670    40.267    shift_interval[19]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.391 r  shift_counter[0]_i_649/O
                         net (fo=1, routed)           0.338    40.730    shift_counter[0]_i_649_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.250 r  shift_counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    41.250    shift_counter_reg[0]_i_534_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.367 r  shift_counter_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    41.367    shift_counter_reg[0]_i_405_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.484 r  shift_counter_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    41.484    shift_counter_reg[0]_i_282_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  shift_counter_reg[0]_i_170/CO[3]
                         net (fo=21, routed)          0.778    42.379    shift_interval[18]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    42.503 r  shift_counter[0]_i_653/O
                         net (fo=1, routed)           0.331    42.834    shift_counter[0]_i_653_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.354 r  shift_counter_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    43.354    shift_counter_reg[0]_i_539_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.471 r  shift_counter_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    43.471    shift_counter_reg[0]_i_410_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.588 r  shift_counter_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    43.588    shift_counter_reg[0]_i_287_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.705 r  shift_counter_reg[0]_i_171/CO[3]
                         net (fo=21, routed)          0.667    44.372    shift_interval[17]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    44.496 r  shift_counter[0]_i_722/O
                         net (fo=1, routed)           0.478    44.974    shift_counter[0]_i_722_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.481 r  shift_counter_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    45.481    shift_counter_reg[0]_i_622_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.595 r  shift_counter_reg[0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    45.595    shift_counter_reg[0]_i_504_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.709 r  shift_counter_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.709    shift_counter_reg[0]_i_375_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.823 r  shift_counter_reg[0]_i_264/CO[3]
                         net (fo=21, routed)          1.090    46.913    shift_interval[16]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    47.037 r  shift_counter[0]_i_726/O
                         net (fo=1, routed)           0.190    47.227    shift_counter[0]_i_726_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.734 r  shift_counter_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    47.734    shift_counter_reg[0]_i_627_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.848 r  shift_counter_reg[0]_i_509/CO[3]
                         net (fo=1, routed)           0.000    47.848    shift_counter_reg[0]_i_509_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.962 r  shift_counter_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    47.962    shift_counter_reg[0]_i_380_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.076 r  shift_counter_reg[0]_i_265/CO[3]
                         net (fo=21, routed)          0.710    48.786    shift_interval[15]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    48.910 r  shift_counter[0]_i_730/O
                         net (fo=1, routed)           0.530    49.439    shift_counter[0]_i_730_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.946 r  shift_counter_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    49.946    shift_counter_reg[0]_i_632_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.060 r  shift_counter_reg[0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    50.060    shift_counter_reg[0]_i_514_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.174 r  shift_counter_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.174    shift_counter_reg[0]_i_385_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.288 r  shift_counter_reg[0]_i_266/CO[3]
                         net (fo=20, routed)          0.903    51.191    shift_interval[14]
    SLICE_X49Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.771 r  shift_counter_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    51.771    shift_counter_reg[0]_i_637_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  shift_counter_reg[0]_i_519/CO[3]
                         net (fo=1, routed)           0.000    51.885    shift_counter_reg[0]_i_519_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.999 r  shift_counter_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    51.999    shift_counter_reg[0]_i_390_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.113 r  shift_counter_reg[0]_i_267/CO[3]
                         net (fo=21, routed)          0.825    52.938    shift_interval[13]
    SLICE_X52Y38         LUT6 (Prop_lut6_I5_O)        0.124    53.062 r  shift_counter[0]_i_762/O
                         net (fo=1, routed)           0.332    53.394    shift_counter[0]_i_762_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.914 r  shift_counter_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    53.914    shift_counter_reg[0]_i_682_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.031 r  shift_counter_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    54.031    shift_counter_reg[0]_i_582_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.148 r  shift_counter_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.148    shift_counter_reg[0]_i_464_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.265 r  shift_counter_reg[0]_i_359/CO[3]
                         net (fo=20, routed)          1.023    55.288    shift_interval[12]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    55.412 r  shift_counter[0]_i_590/O
                         net (fo=1, routed)           0.000    55.412    shift_counter[0]_i_590_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.962 r  shift_counter_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.962    shift_counter_reg[0]_i_469_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  shift_counter_reg[0]_i_360/CO[3]
                         net (fo=20, routed)          0.876    56.952    shift_interval[11]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    57.076 r  shift_counter[0]_i_771/O
                         net (fo=1, routed)           0.000    57.076    shift_counter[0]_i_771_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.626 r  shift_counter_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    57.626    shift_counter_reg[0]_i_692_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.740 r  shift_counter_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    57.740    shift_counter_reg[0]_i_592_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.854 r  shift_counter_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.854    shift_counter_reg[0]_i_474_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.968 r  shift_counter_reg[0]_i_361/CO[3]
                         net (fo=20, routed)          0.950    58.918    shift_interval[10]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    59.042 r  shift_counter[0]_i_774/O
                         net (fo=1, routed)           0.000    59.042    shift_counter[0]_i_774_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.592 r  shift_counter_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    59.592    shift_counter_reg[0]_i_697_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  shift_counter_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    59.706    shift_counter_reg[0]_i_597_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  shift_counter_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.820    shift_counter_reg[0]_i_479_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  shift_counter_reg[0]_i_362/CO[3]
                         net (fo=20, routed)          1.024    60.957    shift_interval[9]
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    61.081 r  shift_counter[0]_i_777/O
                         net (fo=1, routed)           0.000    61.081    shift_counter[0]_i_777_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.631 r  shift_counter_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    61.631    shift_counter_reg[0]_i_702_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.745 r  shift_counter_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    61.745    shift_counter_reg[0]_i_602_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.859 r  shift_counter_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    61.859    shift_counter_reg[0]_i_484_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.973 r  shift_counter_reg[0]_i_367/CO[3]
                         net (fo=21, routed)          0.982    62.955    shift_interval[8]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    63.079 r  shift_counter[0]_i_778/O
                         net (fo=1, routed)           0.351    63.430    shift_counter[0]_i_778_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    63.950 r  shift_counter_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    63.950    shift_counter_reg[0]_i_707_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.067 r  shift_counter_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    64.067    shift_counter_reg[0]_i_607_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.184 r  shift_counter_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    64.184    shift_counter_reg[0]_i_489_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.301 r  shift_counter_reg[0]_i_368/CO[3]
                         net (fo=21, routed)          0.889    65.191    shift_interval[7]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  shift_counter[0]_i_782/O
                         net (fo=1, routed)           0.332    65.647    shift_counter[0]_i_782_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.154 r  shift_counter_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    66.154    shift_counter_reg[0]_i_712_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  shift_counter_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    66.268    shift_counter_reg[0]_i_612_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  shift_counter_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    66.382    shift_counter_reg[0]_i_494_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  shift_counter_reg[0]_i_369/CO[3]
                         net (fo=21, routed)          0.684    67.179    shift_interval[6]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    67.303 r  shift_counter[0]_i_786/O
                         net (fo=1, routed)           0.563    67.866    shift_counter[0]_i_786_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    68.386 r  shift_counter_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    68.386    shift_counter_reg[0]_i_717_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.503 r  shift_counter_reg[0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    68.503    shift_counter_reg[0]_i_617_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.620 r  shift_counter_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    68.620    shift_counter_reg[0]_i_499_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.737 r  shift_counter_reg[0]_i_370/CO[3]
                         net (fo=21, routed)          0.904    69.641    shift_interval[5]
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.124    69.765 r  shift_counter[0]_i_790/O
                         net (fo=1, routed)           0.190    69.954    shift_counter[0]_i_790_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.461 r  shift_counter_reg[0]_i_737/CO[3]
                         net (fo=1, routed)           0.000    70.461    shift_counter_reg[0]_i_737_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.575 r  shift_counter_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000    70.575    shift_counter_reg[0]_i_657_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.689 r  shift_counter_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    70.689    shift_counter_reg[0]_i_557_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.803 r  shift_counter_reg[0]_i_452/CO[3]
                         net (fo=21, routed)          0.916    71.719    shift_interval[4]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    71.843 r  shift_counter[0]_i_794/O
                         net (fo=1, routed)           0.332    72.175    shift_counter[0]_i_794_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.695 r  shift_counter_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    72.695    shift_counter_reg[0]_i_742_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.812 r  shift_counter_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    72.812    shift_counter_reg[0]_i_662_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.929 r  shift_counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    72.929    shift_counter_reg[0]_i_562_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.046 r  shift_counter_reg[0]_i_453/CO[3]
                         net (fo=21, routed)          1.003    74.049    shift_interval[3]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    74.173 r  shift_counter[0]_i_798/O
                         net (fo=1, routed)           0.190    74.363    shift_counter[0]_i_798_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    74.870 r  shift_counter_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    74.870    shift_counter_reg[0]_i_747_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  shift_counter_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    74.984    shift_counter_reg[0]_i_667_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.098 r  shift_counter_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    75.098    shift_counter_reg[0]_i_567_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.212 r  shift_counter_reg[0]_i_454/CO[3]
                         net (fo=21, routed)          1.113    76.325    shift_interval[2]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    76.449 r  shift_counter[0]_i_802/O
                         net (fo=1, routed)           0.356    76.805    shift_counter[0]_i_802_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.312 r  shift_counter_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    77.312    shift_counter_reg[0]_i_752_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  shift_counter_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    77.426    shift_counter_reg[0]_i_672_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  shift_counter_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    77.540    shift_counter_reg[0]_i_572_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  shift_counter_reg[0]_i_455/CO[3]
                         net (fo=21, routed)          0.872    78.525    shift_interval[1]
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    78.649 r  shift_counter[0]_i_757/O
                         net (fo=1, routed)           0.593    79.242    shift_counter[0]_i_757_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    79.863 r  shift_counter_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    79.863    shift_counter_reg[0]_i_677_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.980 r  shift_counter_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.980    shift_counter_reg[0]_i_577_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.097 r  shift_counter_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.097    shift_counter_reg[0]_i_460_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.326 r  shift_counter_reg[0]_i_358/CO[2]
                         net (fo=3, routed)           0.649    80.975    shift_interval[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    81.741 r  shift_counter_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    81.741    shift_counter_reg[0]_i_357_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  shift_counter_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    81.855    shift_counter_reg[0]_i_263_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  shift_counter_reg[0]_i_262/CO[3]
                         net (fo=1, routed)           0.001    81.970    shift_counter_reg[0]_i_262_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  shift_counter_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.084    shift_counter_reg[0]_i_167_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  shift_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.198    shift_counter_reg[0]_i_98_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  shift_counter_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.312    shift_counter_reg[0]_i_61_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  shift_counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    82.426    shift_counter_reg[0]_i_43_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.540 r  shift_counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    82.540    shift_counter_reg[0]_i_33_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.811 r  shift_counter_reg[0]_i_23/CO[0]
                         net (fo=32, routed)          0.772    83.583    shift_counter_reg[0]_i_23_n_3
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.373    83.956 r  shift_counter[0]_i_41/O
                         net (fo=1, routed)           0.000    83.956    shift_counter[0]_i_41_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.489 r  shift_counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.489    shift_counter_reg[0]_i_24_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.606 r  shift_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.606    shift_counter_reg[0]_i_14_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.723 r  shift_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.723    shift_counter_reg[0]_i_5_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.840 r  shift_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.606    85.445    shift_counter_reg[0]_i_3_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124    85.569 r  shift_counter[0]_i_1_replica/O
                         net (fo=53, routed)          0.550    86.120    shift_counter[0]_i_1_n_0_repN
    SLICE_X51Y54         FDRE                                         r  shift_counter_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.439    14.786    clk_100MHz_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  shift_counter_reg[57]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X51Y54         FDRE (Setup_fdre_C_R)       -0.429    14.500    shift_counter_reg[57]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -86.120    
  -------------------------------------------------------------------
                         slack                                -71.619    

Slack (VIOLATED) :        -71.619ns  (required time - arrival time)
  Source:                 bpm_reg_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_counter_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        81.025ns  (logic 37.158ns (45.860%)  route 43.867ns (54.140%))
  Logic Levels:           180  (CARRY4=140 LUT2=1 LUT3=1 LUT5=1 LUT6=37)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.568     5.094    clk_100MHz_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  bpm_reg_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  bpm_reg_reg[11]_replica/Q
                         net (fo=3, routed)           1.012     6.562    bpm_reg_reg_n_0_[11]_repN
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.686 r  shift_counter[0]_i_225/O
                         net (fo=36, routed)          0.548     7.234    shift_counter[0]_i_225_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.358 r  shift_counter[0]_i_227/O
                         net (fo=38, routed)          0.200     7.558    shift_counter[0]_i_227_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.682 r  shift_counter[0]_i_228/O
                         net (fo=38, routed)          0.335     8.017    shift_counter[0]_i_228_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  shift_counter[0]_i_235/O
                         net (fo=40, routed)          0.515     8.657    shift_counter[0]_i_235_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.781 r  shift_counter[0]_i_234/O
                         net (fo=43, routed)          0.397     9.178    shift_counter[0]_i_234_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  shift_counter[0]_i_231/O
                         net (fo=42, routed)          0.584     9.885    shift_counter[0]_i_231_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  shift_counter[0]_i_230/O
                         net (fo=42, routed)          0.638    10.647    shift_counter[0]_i_230_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  shift_counter[0]_i_137/O
                         net (fo=56, routed)          0.730    11.501    shift_counter[0]_i_137_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.625 f  shift_counter[0]_i_139/O
                         net (fo=20, routed)          0.682    12.307    shift_counter[0]_i_139_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  shift_counter[0]_i_129/O
                         net (fo=1, routed)           0.615    13.046    shift_counter[0]_i_129_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.450 r  shift_counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.450    shift_counter_reg[0]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.679 r  shift_counter_reg[0]_i_44/CO[2]
                         net (fo=19, routed)          0.756    14.434    shift_interval[32]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.310    14.744 r  shift_counter[0]_i_346/O
                         net (fo=1, routed)           0.190    14.934    shift_counter[0]_i_346_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.441 r  shift_counter_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.441    shift_counter_reg[0]_i_236_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  shift_counter_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.555    shift_counter_reg[0]_i_142_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.669 r  shift_counter_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.669    shift_counter_reg[0]_i_75_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  shift_counter_reg[0]_i_45/CO[3]
                         net (fo=20, routed)          1.204    16.987    shift_interval[31]
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.111 r  shift_counter[0]_i_247/O
                         net (fo=1, routed)           0.000    17.111    shift_counter[0]_i_247_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.644 r  shift_counter_reg[0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    17.644    shift_counter_reg[0]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.761 r  shift_counter_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.761    shift_counter_reg[0]_i_79_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  shift_counter_reg[0]_i_46/CO[3]
                         net (fo=21, routed)          0.822    18.701    shift_interval[30]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  shift_counter[0]_i_356/O
                         net (fo=1, routed)           0.000    18.825    shift_counter[0]_i_356_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.375 r  shift_counter_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.375    shift_counter_reg[0]_i_249_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  shift_counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    19.489    shift_counter_reg[0]_i_153_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  shift_counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.603    shift_counter_reg[0]_i_84_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  shift_counter_reg[0]_i_47/CO[3]
                         net (fo=20, routed)          1.011    20.728    shift_interval[29]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.323 r  shift_counter_reg[0]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.323    shift_counter_reg[0]_i_312_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  shift_counter_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    21.440    shift_counter_reg[0]_i_196_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.557 r  shift_counter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.557    shift_counter_reg[0]_i_107_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  shift_counter_reg[0]_i_62/CO[3]
                         net (fo=20, routed)          0.876    22.549    shift_interval[28]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.673 r  shift_counter[0]_i_440/O
                         net (fo=1, routed)           0.000    22.673    shift_counter[0]_i_440_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.223 r  shift_counter_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    23.223    shift_counter_reg[0]_i_317_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  shift_counter_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    23.337    shift_counter_reg[0]_i_201_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  shift_counter_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    23.451    shift_counter_reg[0]_i_112_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  shift_counter_reg[0]_i_63/CO[3]
                         net (fo=21, routed)          0.853    24.418    shift_interval[27]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.542 r  shift_counter[0]_i_441/O
                         net (fo=1, routed)           0.190    24.732    shift_counter[0]_i_441_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.239 r  shift_counter_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    25.239    shift_counter_reg[0]_i_322_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.353 r  shift_counter_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000    25.353    shift_counter_reg[0]_i_206_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  shift_counter_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.467    shift_counter_reg[0]_i_117_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  shift_counter_reg[0]_i_64/CO[3]
                         net (fo=21, routed)          0.867    26.448    shift_interval[26]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.572 r  shift_counter[0]_i_445/O
                         net (fo=1, routed)           0.330    26.902    shift_counter[0]_i_445_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.422 r  shift_counter_reg[0]_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.422    shift_counter_reg[0]_i_327_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  shift_counter_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.539    shift_counter_reg[0]_i_211_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  shift_counter_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    27.656    shift_counter_reg[0]_i_122_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  shift_counter_reg[0]_i_65/CO[3]
                         net (fo=20, routed)          0.916    28.689    shift_interval[25]
    SLICE_X50Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.284 r  shift_counter_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    29.284    shift_counter_reg[0]_i_415_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.401 r  shift_counter_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.009    29.410    shift_counter_reg[0]_i_292_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.527 r  shift_counter_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    29.527    shift_counter_reg[0]_i_176_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.644 r  shift_counter_reg[0]_i_99/CO[3]
                         net (fo=21, routed)          0.743    30.387    shift_interval[24]
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    30.511 r  shift_counter[0]_i_547/O
                         net (fo=1, routed)           0.190    30.701    shift_counter[0]_i_547_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.208 r  shift_counter_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.208    shift_counter_reg[0]_i_420_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  shift_counter_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    31.322    shift_counter_reg[0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  shift_counter_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    31.436    shift_counter_reg[0]_i_181_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  shift_counter_reg[0]_i_100/CO[3]
                         net (fo=20, routed)          0.954    32.505    shift_interval[23]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    32.629 r  shift_counter[0]_i_553/O
                         net (fo=1, routed)           0.000    32.629    shift_counter[0]_i_553_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.179 r  shift_counter_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    33.179    shift_counter_reg[0]_i_425_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.293 r  shift_counter_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    33.293    shift_counter_reg[0]_i_302_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.407 r  shift_counter_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    33.407    shift_counter_reg[0]_i_186_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.521 r  shift_counter_reg[0]_i_101/CO[3]
                         net (fo=20, routed)          1.089    34.609    shift_interval[22]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.204 r  shift_counter_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    35.204    shift_counter_reg[0]_i_430_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.321 r  shift_counter_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    35.321    shift_counter_reg[0]_i_307_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.438 r  shift_counter_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    35.438    shift_counter_reg[0]_i_191_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.555 r  shift_counter_reg[0]_i_102/CO[3]
                         net (fo=21, routed)          0.728    36.283    shift_interval[21]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    36.407 r  shift_counter[0]_i_642/O
                         net (fo=1, routed)           0.332    36.739    shift_counter[0]_i_642_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.246 r  shift_counter_reg[0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    37.246    shift_counter_reg[0]_i_524_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  shift_counter_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    37.360    shift_counter_reg[0]_i_395_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  shift_counter_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.474    shift_counter_reg[0]_i_272_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  shift_counter_reg[0]_i_168/CO[3]
                         net (fo=20, routed)          0.993    38.581    shift_interval[20]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.705 r  shift_counter[0]_i_648/O
                         net (fo=1, routed)           0.000    38.705    shift_counter[0]_i_648_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.255 r  shift_counter_reg[0]_i_529/CO[3]
                         net (fo=1, routed)           0.000    39.255    shift_counter_reg[0]_i_529_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  shift_counter_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    39.369    shift_counter_reg[0]_i_400_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  shift_counter_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.483    shift_counter_reg[0]_i_277_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  shift_counter_reg[0]_i_169/CO[3]
                         net (fo=21, routed)          0.670    40.267    shift_interval[19]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.391 r  shift_counter[0]_i_649/O
                         net (fo=1, routed)           0.338    40.730    shift_counter[0]_i_649_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.250 r  shift_counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    41.250    shift_counter_reg[0]_i_534_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.367 r  shift_counter_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    41.367    shift_counter_reg[0]_i_405_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.484 r  shift_counter_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    41.484    shift_counter_reg[0]_i_282_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  shift_counter_reg[0]_i_170/CO[3]
                         net (fo=21, routed)          0.778    42.379    shift_interval[18]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    42.503 r  shift_counter[0]_i_653/O
                         net (fo=1, routed)           0.331    42.834    shift_counter[0]_i_653_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.354 r  shift_counter_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    43.354    shift_counter_reg[0]_i_539_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.471 r  shift_counter_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    43.471    shift_counter_reg[0]_i_410_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.588 r  shift_counter_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    43.588    shift_counter_reg[0]_i_287_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.705 r  shift_counter_reg[0]_i_171/CO[3]
                         net (fo=21, routed)          0.667    44.372    shift_interval[17]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    44.496 r  shift_counter[0]_i_722/O
                         net (fo=1, routed)           0.478    44.974    shift_counter[0]_i_722_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.481 r  shift_counter_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    45.481    shift_counter_reg[0]_i_622_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.595 r  shift_counter_reg[0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    45.595    shift_counter_reg[0]_i_504_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.709 r  shift_counter_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.709    shift_counter_reg[0]_i_375_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.823 r  shift_counter_reg[0]_i_264/CO[3]
                         net (fo=21, routed)          1.090    46.913    shift_interval[16]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    47.037 r  shift_counter[0]_i_726/O
                         net (fo=1, routed)           0.190    47.227    shift_counter[0]_i_726_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.734 r  shift_counter_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    47.734    shift_counter_reg[0]_i_627_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.848 r  shift_counter_reg[0]_i_509/CO[3]
                         net (fo=1, routed)           0.000    47.848    shift_counter_reg[0]_i_509_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.962 r  shift_counter_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    47.962    shift_counter_reg[0]_i_380_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.076 r  shift_counter_reg[0]_i_265/CO[3]
                         net (fo=21, routed)          0.710    48.786    shift_interval[15]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    48.910 r  shift_counter[0]_i_730/O
                         net (fo=1, routed)           0.530    49.439    shift_counter[0]_i_730_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.946 r  shift_counter_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    49.946    shift_counter_reg[0]_i_632_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.060 r  shift_counter_reg[0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    50.060    shift_counter_reg[0]_i_514_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.174 r  shift_counter_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.174    shift_counter_reg[0]_i_385_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.288 r  shift_counter_reg[0]_i_266/CO[3]
                         net (fo=20, routed)          0.903    51.191    shift_interval[14]
    SLICE_X49Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.771 r  shift_counter_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    51.771    shift_counter_reg[0]_i_637_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  shift_counter_reg[0]_i_519/CO[3]
                         net (fo=1, routed)           0.000    51.885    shift_counter_reg[0]_i_519_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.999 r  shift_counter_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    51.999    shift_counter_reg[0]_i_390_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.113 r  shift_counter_reg[0]_i_267/CO[3]
                         net (fo=21, routed)          0.825    52.938    shift_interval[13]
    SLICE_X52Y38         LUT6 (Prop_lut6_I5_O)        0.124    53.062 r  shift_counter[0]_i_762/O
                         net (fo=1, routed)           0.332    53.394    shift_counter[0]_i_762_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.914 r  shift_counter_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    53.914    shift_counter_reg[0]_i_682_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.031 r  shift_counter_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    54.031    shift_counter_reg[0]_i_582_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.148 r  shift_counter_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.148    shift_counter_reg[0]_i_464_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.265 r  shift_counter_reg[0]_i_359/CO[3]
                         net (fo=20, routed)          1.023    55.288    shift_interval[12]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    55.412 r  shift_counter[0]_i_590/O
                         net (fo=1, routed)           0.000    55.412    shift_counter[0]_i_590_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.962 r  shift_counter_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.962    shift_counter_reg[0]_i_469_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  shift_counter_reg[0]_i_360/CO[3]
                         net (fo=20, routed)          0.876    56.952    shift_interval[11]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    57.076 r  shift_counter[0]_i_771/O
                         net (fo=1, routed)           0.000    57.076    shift_counter[0]_i_771_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.626 r  shift_counter_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    57.626    shift_counter_reg[0]_i_692_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.740 r  shift_counter_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    57.740    shift_counter_reg[0]_i_592_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.854 r  shift_counter_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.854    shift_counter_reg[0]_i_474_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.968 r  shift_counter_reg[0]_i_361/CO[3]
                         net (fo=20, routed)          0.950    58.918    shift_interval[10]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    59.042 r  shift_counter[0]_i_774/O
                         net (fo=1, routed)           0.000    59.042    shift_counter[0]_i_774_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.592 r  shift_counter_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    59.592    shift_counter_reg[0]_i_697_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  shift_counter_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    59.706    shift_counter_reg[0]_i_597_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  shift_counter_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.820    shift_counter_reg[0]_i_479_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  shift_counter_reg[0]_i_362/CO[3]
                         net (fo=20, routed)          1.024    60.957    shift_interval[9]
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    61.081 r  shift_counter[0]_i_777/O
                         net (fo=1, routed)           0.000    61.081    shift_counter[0]_i_777_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.631 r  shift_counter_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    61.631    shift_counter_reg[0]_i_702_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.745 r  shift_counter_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    61.745    shift_counter_reg[0]_i_602_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.859 r  shift_counter_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    61.859    shift_counter_reg[0]_i_484_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.973 r  shift_counter_reg[0]_i_367/CO[3]
                         net (fo=21, routed)          0.982    62.955    shift_interval[8]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    63.079 r  shift_counter[0]_i_778/O
                         net (fo=1, routed)           0.351    63.430    shift_counter[0]_i_778_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    63.950 r  shift_counter_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    63.950    shift_counter_reg[0]_i_707_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.067 r  shift_counter_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    64.067    shift_counter_reg[0]_i_607_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.184 r  shift_counter_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    64.184    shift_counter_reg[0]_i_489_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.301 r  shift_counter_reg[0]_i_368/CO[3]
                         net (fo=21, routed)          0.889    65.191    shift_interval[7]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  shift_counter[0]_i_782/O
                         net (fo=1, routed)           0.332    65.647    shift_counter[0]_i_782_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.154 r  shift_counter_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    66.154    shift_counter_reg[0]_i_712_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  shift_counter_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    66.268    shift_counter_reg[0]_i_612_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  shift_counter_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    66.382    shift_counter_reg[0]_i_494_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  shift_counter_reg[0]_i_369/CO[3]
                         net (fo=21, routed)          0.684    67.179    shift_interval[6]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    67.303 r  shift_counter[0]_i_786/O
                         net (fo=1, routed)           0.563    67.866    shift_counter[0]_i_786_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    68.386 r  shift_counter_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    68.386    shift_counter_reg[0]_i_717_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.503 r  shift_counter_reg[0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    68.503    shift_counter_reg[0]_i_617_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.620 r  shift_counter_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    68.620    shift_counter_reg[0]_i_499_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.737 r  shift_counter_reg[0]_i_370/CO[3]
                         net (fo=21, routed)          0.904    69.641    shift_interval[5]
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.124    69.765 r  shift_counter[0]_i_790/O
                         net (fo=1, routed)           0.190    69.954    shift_counter[0]_i_790_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.461 r  shift_counter_reg[0]_i_737/CO[3]
                         net (fo=1, routed)           0.000    70.461    shift_counter_reg[0]_i_737_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.575 r  shift_counter_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000    70.575    shift_counter_reg[0]_i_657_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.689 r  shift_counter_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    70.689    shift_counter_reg[0]_i_557_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.803 r  shift_counter_reg[0]_i_452/CO[3]
                         net (fo=21, routed)          0.916    71.719    shift_interval[4]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    71.843 r  shift_counter[0]_i_794/O
                         net (fo=1, routed)           0.332    72.175    shift_counter[0]_i_794_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.695 r  shift_counter_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    72.695    shift_counter_reg[0]_i_742_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.812 r  shift_counter_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    72.812    shift_counter_reg[0]_i_662_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.929 r  shift_counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    72.929    shift_counter_reg[0]_i_562_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.046 r  shift_counter_reg[0]_i_453/CO[3]
                         net (fo=21, routed)          1.003    74.049    shift_interval[3]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    74.173 r  shift_counter[0]_i_798/O
                         net (fo=1, routed)           0.190    74.363    shift_counter[0]_i_798_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    74.870 r  shift_counter_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    74.870    shift_counter_reg[0]_i_747_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  shift_counter_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    74.984    shift_counter_reg[0]_i_667_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.098 r  shift_counter_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    75.098    shift_counter_reg[0]_i_567_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.212 r  shift_counter_reg[0]_i_454/CO[3]
                         net (fo=21, routed)          1.113    76.325    shift_interval[2]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    76.449 r  shift_counter[0]_i_802/O
                         net (fo=1, routed)           0.356    76.805    shift_counter[0]_i_802_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.312 r  shift_counter_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    77.312    shift_counter_reg[0]_i_752_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  shift_counter_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    77.426    shift_counter_reg[0]_i_672_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  shift_counter_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    77.540    shift_counter_reg[0]_i_572_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  shift_counter_reg[0]_i_455/CO[3]
                         net (fo=21, routed)          0.872    78.525    shift_interval[1]
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    78.649 r  shift_counter[0]_i_757/O
                         net (fo=1, routed)           0.593    79.242    shift_counter[0]_i_757_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    79.863 r  shift_counter_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    79.863    shift_counter_reg[0]_i_677_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.980 r  shift_counter_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.980    shift_counter_reg[0]_i_577_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.097 r  shift_counter_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.097    shift_counter_reg[0]_i_460_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.326 r  shift_counter_reg[0]_i_358/CO[2]
                         net (fo=3, routed)           0.649    80.975    shift_interval[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    81.741 r  shift_counter_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    81.741    shift_counter_reg[0]_i_357_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  shift_counter_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    81.855    shift_counter_reg[0]_i_263_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  shift_counter_reg[0]_i_262/CO[3]
                         net (fo=1, routed)           0.001    81.970    shift_counter_reg[0]_i_262_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  shift_counter_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.084    shift_counter_reg[0]_i_167_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  shift_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.198    shift_counter_reg[0]_i_98_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  shift_counter_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.312    shift_counter_reg[0]_i_61_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  shift_counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    82.426    shift_counter_reg[0]_i_43_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.540 r  shift_counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    82.540    shift_counter_reg[0]_i_33_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.811 r  shift_counter_reg[0]_i_23/CO[0]
                         net (fo=32, routed)          0.772    83.583    shift_counter_reg[0]_i_23_n_3
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.373    83.956 r  shift_counter[0]_i_41/O
                         net (fo=1, routed)           0.000    83.956    shift_counter[0]_i_41_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.489 r  shift_counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.489    shift_counter_reg[0]_i_24_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.606 r  shift_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.606    shift_counter_reg[0]_i_14_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.723 r  shift_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.723    shift_counter_reg[0]_i_5_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.840 r  shift_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.606    85.445    shift_counter_reg[0]_i_3_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124    85.569 r  shift_counter[0]_i_1_replica/O
                         net (fo=53, routed)          0.550    86.120    shift_counter[0]_i_1_n_0_repN
    SLICE_X51Y54         FDRE                                         r  shift_counter_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.439    14.786    clk_100MHz_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  shift_counter_reg[58]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X51Y54         FDRE (Setup_fdre_C_R)       -0.429    14.500    shift_counter_reg[58]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -86.120    
  -------------------------------------------------------------------
                         slack                                -71.619    

Slack (VIOLATED) :        -71.619ns  (required time - arrival time)
  Source:                 bpm_reg_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_counter_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        81.025ns  (logic 37.158ns (45.860%)  route 43.867ns (54.140%))
  Logic Levels:           180  (CARRY4=140 LUT2=1 LUT3=1 LUT5=1 LUT6=37)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.568     5.094    clk_100MHz_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  bpm_reg_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  bpm_reg_reg[11]_replica/Q
                         net (fo=3, routed)           1.012     6.562    bpm_reg_reg_n_0_[11]_repN
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.686 r  shift_counter[0]_i_225/O
                         net (fo=36, routed)          0.548     7.234    shift_counter[0]_i_225_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.358 r  shift_counter[0]_i_227/O
                         net (fo=38, routed)          0.200     7.558    shift_counter[0]_i_227_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.682 r  shift_counter[0]_i_228/O
                         net (fo=38, routed)          0.335     8.017    shift_counter[0]_i_228_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  shift_counter[0]_i_235/O
                         net (fo=40, routed)          0.515     8.657    shift_counter[0]_i_235_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.781 r  shift_counter[0]_i_234/O
                         net (fo=43, routed)          0.397     9.178    shift_counter[0]_i_234_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  shift_counter[0]_i_231/O
                         net (fo=42, routed)          0.584     9.885    shift_counter[0]_i_231_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  shift_counter[0]_i_230/O
                         net (fo=42, routed)          0.638    10.647    shift_counter[0]_i_230_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  shift_counter[0]_i_137/O
                         net (fo=56, routed)          0.730    11.501    shift_counter[0]_i_137_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.625 f  shift_counter[0]_i_139/O
                         net (fo=20, routed)          0.682    12.307    shift_counter[0]_i_139_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  shift_counter[0]_i_129/O
                         net (fo=1, routed)           0.615    13.046    shift_counter[0]_i_129_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.450 r  shift_counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.450    shift_counter_reg[0]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.679 r  shift_counter_reg[0]_i_44/CO[2]
                         net (fo=19, routed)          0.756    14.434    shift_interval[32]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.310    14.744 r  shift_counter[0]_i_346/O
                         net (fo=1, routed)           0.190    14.934    shift_counter[0]_i_346_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.441 r  shift_counter_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.441    shift_counter_reg[0]_i_236_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  shift_counter_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.555    shift_counter_reg[0]_i_142_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.669 r  shift_counter_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.669    shift_counter_reg[0]_i_75_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  shift_counter_reg[0]_i_45/CO[3]
                         net (fo=20, routed)          1.204    16.987    shift_interval[31]
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.111 r  shift_counter[0]_i_247/O
                         net (fo=1, routed)           0.000    17.111    shift_counter[0]_i_247_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.644 r  shift_counter_reg[0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    17.644    shift_counter_reg[0]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.761 r  shift_counter_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.761    shift_counter_reg[0]_i_79_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  shift_counter_reg[0]_i_46/CO[3]
                         net (fo=21, routed)          0.822    18.701    shift_interval[30]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  shift_counter[0]_i_356/O
                         net (fo=1, routed)           0.000    18.825    shift_counter[0]_i_356_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.375 r  shift_counter_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.375    shift_counter_reg[0]_i_249_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  shift_counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    19.489    shift_counter_reg[0]_i_153_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  shift_counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.603    shift_counter_reg[0]_i_84_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  shift_counter_reg[0]_i_47/CO[3]
                         net (fo=20, routed)          1.011    20.728    shift_interval[29]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.323 r  shift_counter_reg[0]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.323    shift_counter_reg[0]_i_312_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  shift_counter_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    21.440    shift_counter_reg[0]_i_196_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.557 r  shift_counter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.557    shift_counter_reg[0]_i_107_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  shift_counter_reg[0]_i_62/CO[3]
                         net (fo=20, routed)          0.876    22.549    shift_interval[28]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.673 r  shift_counter[0]_i_440/O
                         net (fo=1, routed)           0.000    22.673    shift_counter[0]_i_440_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.223 r  shift_counter_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    23.223    shift_counter_reg[0]_i_317_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  shift_counter_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    23.337    shift_counter_reg[0]_i_201_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  shift_counter_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    23.451    shift_counter_reg[0]_i_112_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  shift_counter_reg[0]_i_63/CO[3]
                         net (fo=21, routed)          0.853    24.418    shift_interval[27]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.542 r  shift_counter[0]_i_441/O
                         net (fo=1, routed)           0.190    24.732    shift_counter[0]_i_441_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.239 r  shift_counter_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    25.239    shift_counter_reg[0]_i_322_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.353 r  shift_counter_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000    25.353    shift_counter_reg[0]_i_206_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  shift_counter_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.467    shift_counter_reg[0]_i_117_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  shift_counter_reg[0]_i_64/CO[3]
                         net (fo=21, routed)          0.867    26.448    shift_interval[26]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.572 r  shift_counter[0]_i_445/O
                         net (fo=1, routed)           0.330    26.902    shift_counter[0]_i_445_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.422 r  shift_counter_reg[0]_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.422    shift_counter_reg[0]_i_327_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  shift_counter_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.539    shift_counter_reg[0]_i_211_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  shift_counter_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    27.656    shift_counter_reg[0]_i_122_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  shift_counter_reg[0]_i_65/CO[3]
                         net (fo=20, routed)          0.916    28.689    shift_interval[25]
    SLICE_X50Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.284 r  shift_counter_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    29.284    shift_counter_reg[0]_i_415_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.401 r  shift_counter_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.009    29.410    shift_counter_reg[0]_i_292_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.527 r  shift_counter_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    29.527    shift_counter_reg[0]_i_176_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.644 r  shift_counter_reg[0]_i_99/CO[3]
                         net (fo=21, routed)          0.743    30.387    shift_interval[24]
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    30.511 r  shift_counter[0]_i_547/O
                         net (fo=1, routed)           0.190    30.701    shift_counter[0]_i_547_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.208 r  shift_counter_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.208    shift_counter_reg[0]_i_420_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  shift_counter_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    31.322    shift_counter_reg[0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  shift_counter_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    31.436    shift_counter_reg[0]_i_181_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  shift_counter_reg[0]_i_100/CO[3]
                         net (fo=20, routed)          0.954    32.505    shift_interval[23]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    32.629 r  shift_counter[0]_i_553/O
                         net (fo=1, routed)           0.000    32.629    shift_counter[0]_i_553_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.179 r  shift_counter_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    33.179    shift_counter_reg[0]_i_425_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.293 r  shift_counter_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    33.293    shift_counter_reg[0]_i_302_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.407 r  shift_counter_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    33.407    shift_counter_reg[0]_i_186_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.521 r  shift_counter_reg[0]_i_101/CO[3]
                         net (fo=20, routed)          1.089    34.609    shift_interval[22]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.204 r  shift_counter_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    35.204    shift_counter_reg[0]_i_430_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.321 r  shift_counter_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    35.321    shift_counter_reg[0]_i_307_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.438 r  shift_counter_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    35.438    shift_counter_reg[0]_i_191_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.555 r  shift_counter_reg[0]_i_102/CO[3]
                         net (fo=21, routed)          0.728    36.283    shift_interval[21]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    36.407 r  shift_counter[0]_i_642/O
                         net (fo=1, routed)           0.332    36.739    shift_counter[0]_i_642_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.246 r  shift_counter_reg[0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    37.246    shift_counter_reg[0]_i_524_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  shift_counter_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    37.360    shift_counter_reg[0]_i_395_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  shift_counter_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.474    shift_counter_reg[0]_i_272_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  shift_counter_reg[0]_i_168/CO[3]
                         net (fo=20, routed)          0.993    38.581    shift_interval[20]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.705 r  shift_counter[0]_i_648/O
                         net (fo=1, routed)           0.000    38.705    shift_counter[0]_i_648_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.255 r  shift_counter_reg[0]_i_529/CO[3]
                         net (fo=1, routed)           0.000    39.255    shift_counter_reg[0]_i_529_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  shift_counter_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    39.369    shift_counter_reg[0]_i_400_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  shift_counter_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.483    shift_counter_reg[0]_i_277_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  shift_counter_reg[0]_i_169/CO[3]
                         net (fo=21, routed)          0.670    40.267    shift_interval[19]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.391 r  shift_counter[0]_i_649/O
                         net (fo=1, routed)           0.338    40.730    shift_counter[0]_i_649_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.250 r  shift_counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    41.250    shift_counter_reg[0]_i_534_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.367 r  shift_counter_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    41.367    shift_counter_reg[0]_i_405_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.484 r  shift_counter_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    41.484    shift_counter_reg[0]_i_282_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  shift_counter_reg[0]_i_170/CO[3]
                         net (fo=21, routed)          0.778    42.379    shift_interval[18]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    42.503 r  shift_counter[0]_i_653/O
                         net (fo=1, routed)           0.331    42.834    shift_counter[0]_i_653_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.354 r  shift_counter_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    43.354    shift_counter_reg[0]_i_539_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.471 r  shift_counter_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    43.471    shift_counter_reg[0]_i_410_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.588 r  shift_counter_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    43.588    shift_counter_reg[0]_i_287_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.705 r  shift_counter_reg[0]_i_171/CO[3]
                         net (fo=21, routed)          0.667    44.372    shift_interval[17]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    44.496 r  shift_counter[0]_i_722/O
                         net (fo=1, routed)           0.478    44.974    shift_counter[0]_i_722_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.481 r  shift_counter_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    45.481    shift_counter_reg[0]_i_622_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.595 r  shift_counter_reg[0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    45.595    shift_counter_reg[0]_i_504_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.709 r  shift_counter_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.709    shift_counter_reg[0]_i_375_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.823 r  shift_counter_reg[0]_i_264/CO[3]
                         net (fo=21, routed)          1.090    46.913    shift_interval[16]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    47.037 r  shift_counter[0]_i_726/O
                         net (fo=1, routed)           0.190    47.227    shift_counter[0]_i_726_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.734 r  shift_counter_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    47.734    shift_counter_reg[0]_i_627_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.848 r  shift_counter_reg[0]_i_509/CO[3]
                         net (fo=1, routed)           0.000    47.848    shift_counter_reg[0]_i_509_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.962 r  shift_counter_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    47.962    shift_counter_reg[0]_i_380_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.076 r  shift_counter_reg[0]_i_265/CO[3]
                         net (fo=21, routed)          0.710    48.786    shift_interval[15]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    48.910 r  shift_counter[0]_i_730/O
                         net (fo=1, routed)           0.530    49.439    shift_counter[0]_i_730_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.946 r  shift_counter_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    49.946    shift_counter_reg[0]_i_632_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.060 r  shift_counter_reg[0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    50.060    shift_counter_reg[0]_i_514_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.174 r  shift_counter_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.174    shift_counter_reg[0]_i_385_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.288 r  shift_counter_reg[0]_i_266/CO[3]
                         net (fo=20, routed)          0.903    51.191    shift_interval[14]
    SLICE_X49Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.771 r  shift_counter_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    51.771    shift_counter_reg[0]_i_637_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  shift_counter_reg[0]_i_519/CO[3]
                         net (fo=1, routed)           0.000    51.885    shift_counter_reg[0]_i_519_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.999 r  shift_counter_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    51.999    shift_counter_reg[0]_i_390_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.113 r  shift_counter_reg[0]_i_267/CO[3]
                         net (fo=21, routed)          0.825    52.938    shift_interval[13]
    SLICE_X52Y38         LUT6 (Prop_lut6_I5_O)        0.124    53.062 r  shift_counter[0]_i_762/O
                         net (fo=1, routed)           0.332    53.394    shift_counter[0]_i_762_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.914 r  shift_counter_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    53.914    shift_counter_reg[0]_i_682_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.031 r  shift_counter_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    54.031    shift_counter_reg[0]_i_582_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.148 r  shift_counter_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.148    shift_counter_reg[0]_i_464_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.265 r  shift_counter_reg[0]_i_359/CO[3]
                         net (fo=20, routed)          1.023    55.288    shift_interval[12]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    55.412 r  shift_counter[0]_i_590/O
                         net (fo=1, routed)           0.000    55.412    shift_counter[0]_i_590_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.962 r  shift_counter_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.962    shift_counter_reg[0]_i_469_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  shift_counter_reg[0]_i_360/CO[3]
                         net (fo=20, routed)          0.876    56.952    shift_interval[11]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    57.076 r  shift_counter[0]_i_771/O
                         net (fo=1, routed)           0.000    57.076    shift_counter[0]_i_771_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.626 r  shift_counter_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    57.626    shift_counter_reg[0]_i_692_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.740 r  shift_counter_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    57.740    shift_counter_reg[0]_i_592_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.854 r  shift_counter_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.854    shift_counter_reg[0]_i_474_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.968 r  shift_counter_reg[0]_i_361/CO[3]
                         net (fo=20, routed)          0.950    58.918    shift_interval[10]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    59.042 r  shift_counter[0]_i_774/O
                         net (fo=1, routed)           0.000    59.042    shift_counter[0]_i_774_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.592 r  shift_counter_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    59.592    shift_counter_reg[0]_i_697_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  shift_counter_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    59.706    shift_counter_reg[0]_i_597_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  shift_counter_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.820    shift_counter_reg[0]_i_479_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  shift_counter_reg[0]_i_362/CO[3]
                         net (fo=20, routed)          1.024    60.957    shift_interval[9]
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    61.081 r  shift_counter[0]_i_777/O
                         net (fo=1, routed)           0.000    61.081    shift_counter[0]_i_777_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.631 r  shift_counter_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    61.631    shift_counter_reg[0]_i_702_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.745 r  shift_counter_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    61.745    shift_counter_reg[0]_i_602_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.859 r  shift_counter_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    61.859    shift_counter_reg[0]_i_484_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.973 r  shift_counter_reg[0]_i_367/CO[3]
                         net (fo=21, routed)          0.982    62.955    shift_interval[8]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    63.079 r  shift_counter[0]_i_778/O
                         net (fo=1, routed)           0.351    63.430    shift_counter[0]_i_778_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    63.950 r  shift_counter_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    63.950    shift_counter_reg[0]_i_707_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.067 r  shift_counter_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    64.067    shift_counter_reg[0]_i_607_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.184 r  shift_counter_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    64.184    shift_counter_reg[0]_i_489_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.301 r  shift_counter_reg[0]_i_368/CO[3]
                         net (fo=21, routed)          0.889    65.191    shift_interval[7]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  shift_counter[0]_i_782/O
                         net (fo=1, routed)           0.332    65.647    shift_counter[0]_i_782_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.154 r  shift_counter_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    66.154    shift_counter_reg[0]_i_712_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  shift_counter_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    66.268    shift_counter_reg[0]_i_612_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  shift_counter_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    66.382    shift_counter_reg[0]_i_494_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  shift_counter_reg[0]_i_369/CO[3]
                         net (fo=21, routed)          0.684    67.179    shift_interval[6]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    67.303 r  shift_counter[0]_i_786/O
                         net (fo=1, routed)           0.563    67.866    shift_counter[0]_i_786_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    68.386 r  shift_counter_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    68.386    shift_counter_reg[0]_i_717_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.503 r  shift_counter_reg[0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    68.503    shift_counter_reg[0]_i_617_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.620 r  shift_counter_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    68.620    shift_counter_reg[0]_i_499_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.737 r  shift_counter_reg[0]_i_370/CO[3]
                         net (fo=21, routed)          0.904    69.641    shift_interval[5]
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.124    69.765 r  shift_counter[0]_i_790/O
                         net (fo=1, routed)           0.190    69.954    shift_counter[0]_i_790_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.461 r  shift_counter_reg[0]_i_737/CO[3]
                         net (fo=1, routed)           0.000    70.461    shift_counter_reg[0]_i_737_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.575 r  shift_counter_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000    70.575    shift_counter_reg[0]_i_657_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.689 r  shift_counter_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    70.689    shift_counter_reg[0]_i_557_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.803 r  shift_counter_reg[0]_i_452/CO[3]
                         net (fo=21, routed)          0.916    71.719    shift_interval[4]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    71.843 r  shift_counter[0]_i_794/O
                         net (fo=1, routed)           0.332    72.175    shift_counter[0]_i_794_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.695 r  shift_counter_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    72.695    shift_counter_reg[0]_i_742_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.812 r  shift_counter_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    72.812    shift_counter_reg[0]_i_662_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.929 r  shift_counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    72.929    shift_counter_reg[0]_i_562_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.046 r  shift_counter_reg[0]_i_453/CO[3]
                         net (fo=21, routed)          1.003    74.049    shift_interval[3]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    74.173 r  shift_counter[0]_i_798/O
                         net (fo=1, routed)           0.190    74.363    shift_counter[0]_i_798_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    74.870 r  shift_counter_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    74.870    shift_counter_reg[0]_i_747_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  shift_counter_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    74.984    shift_counter_reg[0]_i_667_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.098 r  shift_counter_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    75.098    shift_counter_reg[0]_i_567_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.212 r  shift_counter_reg[0]_i_454/CO[3]
                         net (fo=21, routed)          1.113    76.325    shift_interval[2]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    76.449 r  shift_counter[0]_i_802/O
                         net (fo=1, routed)           0.356    76.805    shift_counter[0]_i_802_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.312 r  shift_counter_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    77.312    shift_counter_reg[0]_i_752_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  shift_counter_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    77.426    shift_counter_reg[0]_i_672_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  shift_counter_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    77.540    shift_counter_reg[0]_i_572_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  shift_counter_reg[0]_i_455/CO[3]
                         net (fo=21, routed)          0.872    78.525    shift_interval[1]
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    78.649 r  shift_counter[0]_i_757/O
                         net (fo=1, routed)           0.593    79.242    shift_counter[0]_i_757_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    79.863 r  shift_counter_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    79.863    shift_counter_reg[0]_i_677_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.980 r  shift_counter_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.980    shift_counter_reg[0]_i_577_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.097 r  shift_counter_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.097    shift_counter_reg[0]_i_460_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.326 r  shift_counter_reg[0]_i_358/CO[2]
                         net (fo=3, routed)           0.649    80.975    shift_interval[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    81.741 r  shift_counter_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    81.741    shift_counter_reg[0]_i_357_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  shift_counter_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    81.855    shift_counter_reg[0]_i_263_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  shift_counter_reg[0]_i_262/CO[3]
                         net (fo=1, routed)           0.001    81.970    shift_counter_reg[0]_i_262_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  shift_counter_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.084    shift_counter_reg[0]_i_167_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  shift_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.198    shift_counter_reg[0]_i_98_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  shift_counter_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.312    shift_counter_reg[0]_i_61_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  shift_counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    82.426    shift_counter_reg[0]_i_43_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.540 r  shift_counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    82.540    shift_counter_reg[0]_i_33_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.811 r  shift_counter_reg[0]_i_23/CO[0]
                         net (fo=32, routed)          0.772    83.583    shift_counter_reg[0]_i_23_n_3
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.373    83.956 r  shift_counter[0]_i_41/O
                         net (fo=1, routed)           0.000    83.956    shift_counter[0]_i_41_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.489 r  shift_counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.489    shift_counter_reg[0]_i_24_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.606 r  shift_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.606    shift_counter_reg[0]_i_14_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.723 r  shift_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.723    shift_counter_reg[0]_i_5_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.840 r  shift_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.606    85.445    shift_counter_reg[0]_i_3_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124    85.569 r  shift_counter[0]_i_1_replica/O
                         net (fo=53, routed)          0.550    86.120    shift_counter[0]_i_1_n_0_repN
    SLICE_X51Y54         FDRE                                         r  shift_counter_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.439    14.786    clk_100MHz_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  shift_counter_reg[59]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X51Y54         FDRE (Setup_fdre_C_R)       -0.429    14.500    shift_counter_reg[59]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -86.120    
  -------------------------------------------------------------------
                         slack                                -71.619    

Slack (VIOLATED) :        -71.614ns  (required time - arrival time)
  Source:                 bpm_reg_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        81.020ns  (logic 37.158ns (45.863%)  route 43.862ns (54.137%))
  Logic Levels:           180  (CARRY4=140 LUT2=1 LUT3=1 LUT5=1 LUT6=37)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.568     5.094    clk_100MHz_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  bpm_reg_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  bpm_reg_reg[11]_replica/Q
                         net (fo=3, routed)           1.012     6.562    bpm_reg_reg_n_0_[11]_repN
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.686 r  shift_counter[0]_i_225/O
                         net (fo=36, routed)          0.548     7.234    shift_counter[0]_i_225_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.358 r  shift_counter[0]_i_227/O
                         net (fo=38, routed)          0.200     7.558    shift_counter[0]_i_227_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.682 r  shift_counter[0]_i_228/O
                         net (fo=38, routed)          0.335     8.017    shift_counter[0]_i_228_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  shift_counter[0]_i_235/O
                         net (fo=40, routed)          0.515     8.657    shift_counter[0]_i_235_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.781 r  shift_counter[0]_i_234/O
                         net (fo=43, routed)          0.397     9.178    shift_counter[0]_i_234_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  shift_counter[0]_i_231/O
                         net (fo=42, routed)          0.584     9.885    shift_counter[0]_i_231_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  shift_counter[0]_i_230/O
                         net (fo=42, routed)          0.638    10.647    shift_counter[0]_i_230_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  shift_counter[0]_i_137/O
                         net (fo=56, routed)          0.730    11.501    shift_counter[0]_i_137_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.625 f  shift_counter[0]_i_139/O
                         net (fo=20, routed)          0.682    12.307    shift_counter[0]_i_139_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  shift_counter[0]_i_129/O
                         net (fo=1, routed)           0.615    13.046    shift_counter[0]_i_129_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.450 r  shift_counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.450    shift_counter_reg[0]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.679 r  shift_counter_reg[0]_i_44/CO[2]
                         net (fo=19, routed)          0.756    14.434    shift_interval[32]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.310    14.744 r  shift_counter[0]_i_346/O
                         net (fo=1, routed)           0.190    14.934    shift_counter[0]_i_346_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.441 r  shift_counter_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.441    shift_counter_reg[0]_i_236_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  shift_counter_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.555    shift_counter_reg[0]_i_142_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.669 r  shift_counter_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.669    shift_counter_reg[0]_i_75_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  shift_counter_reg[0]_i_45/CO[3]
                         net (fo=20, routed)          1.204    16.987    shift_interval[31]
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.111 r  shift_counter[0]_i_247/O
                         net (fo=1, routed)           0.000    17.111    shift_counter[0]_i_247_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.644 r  shift_counter_reg[0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    17.644    shift_counter_reg[0]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.761 r  shift_counter_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.761    shift_counter_reg[0]_i_79_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  shift_counter_reg[0]_i_46/CO[3]
                         net (fo=21, routed)          0.822    18.701    shift_interval[30]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  shift_counter[0]_i_356/O
                         net (fo=1, routed)           0.000    18.825    shift_counter[0]_i_356_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.375 r  shift_counter_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.375    shift_counter_reg[0]_i_249_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  shift_counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    19.489    shift_counter_reg[0]_i_153_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  shift_counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.603    shift_counter_reg[0]_i_84_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  shift_counter_reg[0]_i_47/CO[3]
                         net (fo=20, routed)          1.011    20.728    shift_interval[29]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.323 r  shift_counter_reg[0]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.323    shift_counter_reg[0]_i_312_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  shift_counter_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    21.440    shift_counter_reg[0]_i_196_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.557 r  shift_counter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.557    shift_counter_reg[0]_i_107_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  shift_counter_reg[0]_i_62/CO[3]
                         net (fo=20, routed)          0.876    22.549    shift_interval[28]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.673 r  shift_counter[0]_i_440/O
                         net (fo=1, routed)           0.000    22.673    shift_counter[0]_i_440_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.223 r  shift_counter_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    23.223    shift_counter_reg[0]_i_317_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  shift_counter_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    23.337    shift_counter_reg[0]_i_201_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  shift_counter_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    23.451    shift_counter_reg[0]_i_112_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  shift_counter_reg[0]_i_63/CO[3]
                         net (fo=21, routed)          0.853    24.418    shift_interval[27]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.542 r  shift_counter[0]_i_441/O
                         net (fo=1, routed)           0.190    24.732    shift_counter[0]_i_441_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.239 r  shift_counter_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    25.239    shift_counter_reg[0]_i_322_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.353 r  shift_counter_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000    25.353    shift_counter_reg[0]_i_206_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  shift_counter_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.467    shift_counter_reg[0]_i_117_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  shift_counter_reg[0]_i_64/CO[3]
                         net (fo=21, routed)          0.867    26.448    shift_interval[26]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.572 r  shift_counter[0]_i_445/O
                         net (fo=1, routed)           0.330    26.902    shift_counter[0]_i_445_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.422 r  shift_counter_reg[0]_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.422    shift_counter_reg[0]_i_327_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  shift_counter_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.539    shift_counter_reg[0]_i_211_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  shift_counter_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    27.656    shift_counter_reg[0]_i_122_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  shift_counter_reg[0]_i_65/CO[3]
                         net (fo=20, routed)          0.916    28.689    shift_interval[25]
    SLICE_X50Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.284 r  shift_counter_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    29.284    shift_counter_reg[0]_i_415_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.401 r  shift_counter_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.009    29.410    shift_counter_reg[0]_i_292_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.527 r  shift_counter_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    29.527    shift_counter_reg[0]_i_176_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.644 r  shift_counter_reg[0]_i_99/CO[3]
                         net (fo=21, routed)          0.743    30.387    shift_interval[24]
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    30.511 r  shift_counter[0]_i_547/O
                         net (fo=1, routed)           0.190    30.701    shift_counter[0]_i_547_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.208 r  shift_counter_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.208    shift_counter_reg[0]_i_420_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  shift_counter_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    31.322    shift_counter_reg[0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  shift_counter_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    31.436    shift_counter_reg[0]_i_181_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  shift_counter_reg[0]_i_100/CO[3]
                         net (fo=20, routed)          0.954    32.505    shift_interval[23]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    32.629 r  shift_counter[0]_i_553/O
                         net (fo=1, routed)           0.000    32.629    shift_counter[0]_i_553_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.179 r  shift_counter_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    33.179    shift_counter_reg[0]_i_425_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.293 r  shift_counter_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    33.293    shift_counter_reg[0]_i_302_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.407 r  shift_counter_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    33.407    shift_counter_reg[0]_i_186_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.521 r  shift_counter_reg[0]_i_101/CO[3]
                         net (fo=20, routed)          1.089    34.609    shift_interval[22]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.204 r  shift_counter_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    35.204    shift_counter_reg[0]_i_430_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.321 r  shift_counter_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    35.321    shift_counter_reg[0]_i_307_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.438 r  shift_counter_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    35.438    shift_counter_reg[0]_i_191_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.555 r  shift_counter_reg[0]_i_102/CO[3]
                         net (fo=21, routed)          0.728    36.283    shift_interval[21]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    36.407 r  shift_counter[0]_i_642/O
                         net (fo=1, routed)           0.332    36.739    shift_counter[0]_i_642_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.246 r  shift_counter_reg[0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    37.246    shift_counter_reg[0]_i_524_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  shift_counter_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    37.360    shift_counter_reg[0]_i_395_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  shift_counter_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.474    shift_counter_reg[0]_i_272_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  shift_counter_reg[0]_i_168/CO[3]
                         net (fo=20, routed)          0.993    38.581    shift_interval[20]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.705 r  shift_counter[0]_i_648/O
                         net (fo=1, routed)           0.000    38.705    shift_counter[0]_i_648_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.255 r  shift_counter_reg[0]_i_529/CO[3]
                         net (fo=1, routed)           0.000    39.255    shift_counter_reg[0]_i_529_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  shift_counter_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    39.369    shift_counter_reg[0]_i_400_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  shift_counter_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.483    shift_counter_reg[0]_i_277_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  shift_counter_reg[0]_i_169/CO[3]
                         net (fo=21, routed)          0.670    40.267    shift_interval[19]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.391 r  shift_counter[0]_i_649/O
                         net (fo=1, routed)           0.338    40.730    shift_counter[0]_i_649_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.250 r  shift_counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    41.250    shift_counter_reg[0]_i_534_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.367 r  shift_counter_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    41.367    shift_counter_reg[0]_i_405_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.484 r  shift_counter_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    41.484    shift_counter_reg[0]_i_282_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  shift_counter_reg[0]_i_170/CO[3]
                         net (fo=21, routed)          0.778    42.379    shift_interval[18]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    42.503 r  shift_counter[0]_i_653/O
                         net (fo=1, routed)           0.331    42.834    shift_counter[0]_i_653_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.354 r  shift_counter_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    43.354    shift_counter_reg[0]_i_539_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.471 r  shift_counter_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    43.471    shift_counter_reg[0]_i_410_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.588 r  shift_counter_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    43.588    shift_counter_reg[0]_i_287_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.705 r  shift_counter_reg[0]_i_171/CO[3]
                         net (fo=21, routed)          0.667    44.372    shift_interval[17]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    44.496 r  shift_counter[0]_i_722/O
                         net (fo=1, routed)           0.478    44.974    shift_counter[0]_i_722_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.481 r  shift_counter_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    45.481    shift_counter_reg[0]_i_622_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.595 r  shift_counter_reg[0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    45.595    shift_counter_reg[0]_i_504_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.709 r  shift_counter_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.709    shift_counter_reg[0]_i_375_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.823 r  shift_counter_reg[0]_i_264/CO[3]
                         net (fo=21, routed)          1.090    46.913    shift_interval[16]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    47.037 r  shift_counter[0]_i_726/O
                         net (fo=1, routed)           0.190    47.227    shift_counter[0]_i_726_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.734 r  shift_counter_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    47.734    shift_counter_reg[0]_i_627_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.848 r  shift_counter_reg[0]_i_509/CO[3]
                         net (fo=1, routed)           0.000    47.848    shift_counter_reg[0]_i_509_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.962 r  shift_counter_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    47.962    shift_counter_reg[0]_i_380_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.076 r  shift_counter_reg[0]_i_265/CO[3]
                         net (fo=21, routed)          0.710    48.786    shift_interval[15]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    48.910 r  shift_counter[0]_i_730/O
                         net (fo=1, routed)           0.530    49.439    shift_counter[0]_i_730_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.946 r  shift_counter_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    49.946    shift_counter_reg[0]_i_632_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.060 r  shift_counter_reg[0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    50.060    shift_counter_reg[0]_i_514_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.174 r  shift_counter_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.174    shift_counter_reg[0]_i_385_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.288 r  shift_counter_reg[0]_i_266/CO[3]
                         net (fo=20, routed)          0.903    51.191    shift_interval[14]
    SLICE_X49Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.771 r  shift_counter_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    51.771    shift_counter_reg[0]_i_637_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  shift_counter_reg[0]_i_519/CO[3]
                         net (fo=1, routed)           0.000    51.885    shift_counter_reg[0]_i_519_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.999 r  shift_counter_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    51.999    shift_counter_reg[0]_i_390_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.113 r  shift_counter_reg[0]_i_267/CO[3]
                         net (fo=21, routed)          0.825    52.938    shift_interval[13]
    SLICE_X52Y38         LUT6 (Prop_lut6_I5_O)        0.124    53.062 r  shift_counter[0]_i_762/O
                         net (fo=1, routed)           0.332    53.394    shift_counter[0]_i_762_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.914 r  shift_counter_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    53.914    shift_counter_reg[0]_i_682_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.031 r  shift_counter_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    54.031    shift_counter_reg[0]_i_582_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.148 r  shift_counter_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.148    shift_counter_reg[0]_i_464_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.265 r  shift_counter_reg[0]_i_359/CO[3]
                         net (fo=20, routed)          1.023    55.288    shift_interval[12]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    55.412 r  shift_counter[0]_i_590/O
                         net (fo=1, routed)           0.000    55.412    shift_counter[0]_i_590_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.962 r  shift_counter_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.962    shift_counter_reg[0]_i_469_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  shift_counter_reg[0]_i_360/CO[3]
                         net (fo=20, routed)          0.876    56.952    shift_interval[11]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    57.076 r  shift_counter[0]_i_771/O
                         net (fo=1, routed)           0.000    57.076    shift_counter[0]_i_771_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.626 r  shift_counter_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    57.626    shift_counter_reg[0]_i_692_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.740 r  shift_counter_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    57.740    shift_counter_reg[0]_i_592_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.854 r  shift_counter_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.854    shift_counter_reg[0]_i_474_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.968 r  shift_counter_reg[0]_i_361/CO[3]
                         net (fo=20, routed)          0.950    58.918    shift_interval[10]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    59.042 r  shift_counter[0]_i_774/O
                         net (fo=1, routed)           0.000    59.042    shift_counter[0]_i_774_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.592 r  shift_counter_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    59.592    shift_counter_reg[0]_i_697_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  shift_counter_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    59.706    shift_counter_reg[0]_i_597_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  shift_counter_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.820    shift_counter_reg[0]_i_479_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  shift_counter_reg[0]_i_362/CO[3]
                         net (fo=20, routed)          1.024    60.957    shift_interval[9]
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    61.081 r  shift_counter[0]_i_777/O
                         net (fo=1, routed)           0.000    61.081    shift_counter[0]_i_777_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.631 r  shift_counter_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    61.631    shift_counter_reg[0]_i_702_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.745 r  shift_counter_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    61.745    shift_counter_reg[0]_i_602_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.859 r  shift_counter_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    61.859    shift_counter_reg[0]_i_484_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.973 r  shift_counter_reg[0]_i_367/CO[3]
                         net (fo=21, routed)          0.982    62.955    shift_interval[8]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    63.079 r  shift_counter[0]_i_778/O
                         net (fo=1, routed)           0.351    63.430    shift_counter[0]_i_778_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    63.950 r  shift_counter_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    63.950    shift_counter_reg[0]_i_707_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.067 r  shift_counter_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    64.067    shift_counter_reg[0]_i_607_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.184 r  shift_counter_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    64.184    shift_counter_reg[0]_i_489_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.301 r  shift_counter_reg[0]_i_368/CO[3]
                         net (fo=21, routed)          0.889    65.191    shift_interval[7]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  shift_counter[0]_i_782/O
                         net (fo=1, routed)           0.332    65.647    shift_counter[0]_i_782_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.154 r  shift_counter_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    66.154    shift_counter_reg[0]_i_712_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  shift_counter_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    66.268    shift_counter_reg[0]_i_612_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  shift_counter_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    66.382    shift_counter_reg[0]_i_494_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  shift_counter_reg[0]_i_369/CO[3]
                         net (fo=21, routed)          0.684    67.179    shift_interval[6]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    67.303 r  shift_counter[0]_i_786/O
                         net (fo=1, routed)           0.563    67.866    shift_counter[0]_i_786_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    68.386 r  shift_counter_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    68.386    shift_counter_reg[0]_i_717_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.503 r  shift_counter_reg[0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    68.503    shift_counter_reg[0]_i_617_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.620 r  shift_counter_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    68.620    shift_counter_reg[0]_i_499_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.737 r  shift_counter_reg[0]_i_370/CO[3]
                         net (fo=21, routed)          0.904    69.641    shift_interval[5]
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.124    69.765 r  shift_counter[0]_i_790/O
                         net (fo=1, routed)           0.190    69.954    shift_counter[0]_i_790_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.461 r  shift_counter_reg[0]_i_737/CO[3]
                         net (fo=1, routed)           0.000    70.461    shift_counter_reg[0]_i_737_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.575 r  shift_counter_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000    70.575    shift_counter_reg[0]_i_657_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.689 r  shift_counter_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    70.689    shift_counter_reg[0]_i_557_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.803 r  shift_counter_reg[0]_i_452/CO[3]
                         net (fo=21, routed)          0.916    71.719    shift_interval[4]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    71.843 r  shift_counter[0]_i_794/O
                         net (fo=1, routed)           0.332    72.175    shift_counter[0]_i_794_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.695 r  shift_counter_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    72.695    shift_counter_reg[0]_i_742_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.812 r  shift_counter_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    72.812    shift_counter_reg[0]_i_662_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.929 r  shift_counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    72.929    shift_counter_reg[0]_i_562_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.046 r  shift_counter_reg[0]_i_453/CO[3]
                         net (fo=21, routed)          1.003    74.049    shift_interval[3]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    74.173 r  shift_counter[0]_i_798/O
                         net (fo=1, routed)           0.190    74.363    shift_counter[0]_i_798_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    74.870 r  shift_counter_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    74.870    shift_counter_reg[0]_i_747_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  shift_counter_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    74.984    shift_counter_reg[0]_i_667_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.098 r  shift_counter_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    75.098    shift_counter_reg[0]_i_567_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.212 r  shift_counter_reg[0]_i_454/CO[3]
                         net (fo=21, routed)          1.113    76.325    shift_interval[2]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    76.449 r  shift_counter[0]_i_802/O
                         net (fo=1, routed)           0.356    76.805    shift_counter[0]_i_802_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.312 r  shift_counter_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    77.312    shift_counter_reg[0]_i_752_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  shift_counter_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    77.426    shift_counter_reg[0]_i_672_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  shift_counter_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    77.540    shift_counter_reg[0]_i_572_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  shift_counter_reg[0]_i_455/CO[3]
                         net (fo=21, routed)          0.872    78.525    shift_interval[1]
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    78.649 r  shift_counter[0]_i_757/O
                         net (fo=1, routed)           0.593    79.242    shift_counter[0]_i_757_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    79.863 r  shift_counter_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    79.863    shift_counter_reg[0]_i_677_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.980 r  shift_counter_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.980    shift_counter_reg[0]_i_577_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.097 r  shift_counter_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.097    shift_counter_reg[0]_i_460_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.326 r  shift_counter_reg[0]_i_358/CO[2]
                         net (fo=3, routed)           0.649    80.975    shift_interval[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    81.741 r  shift_counter_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    81.741    shift_counter_reg[0]_i_357_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  shift_counter_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    81.855    shift_counter_reg[0]_i_263_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  shift_counter_reg[0]_i_262/CO[3]
                         net (fo=1, routed)           0.001    81.970    shift_counter_reg[0]_i_262_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  shift_counter_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.084    shift_counter_reg[0]_i_167_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  shift_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.198    shift_counter_reg[0]_i_98_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  shift_counter_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.312    shift_counter_reg[0]_i_61_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  shift_counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    82.426    shift_counter_reg[0]_i_43_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.540 r  shift_counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    82.540    shift_counter_reg[0]_i_33_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.811 r  shift_counter_reg[0]_i_23/CO[0]
                         net (fo=32, routed)          0.772    83.583    shift_counter_reg[0]_i_23_n_3
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.373    83.956 r  shift_counter[0]_i_41/O
                         net (fo=1, routed)           0.000    83.956    shift_counter[0]_i_41_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.489 r  shift_counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.489    shift_counter_reg[0]_i_24_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.606 r  shift_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.606    shift_counter_reg[0]_i_14_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.723 r  shift_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.723    shift_counter_reg[0]_i_5_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.840 r  shift_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.617    85.456    shift_counter_reg[0]_i_3_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I0_O)        0.124    85.580 r  shift_counter[0]_i_1/O
                         net (fo=11, routed)          0.534    86.114    shift_counter[0]_i_1_n_0
    SLICE_X51Y56         FDRE                                         r  shift_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.439    14.786    clk_100MHz_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  shift_counter_reg[12]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X51Y56         FDRE (Setup_fdre_C_R)       -0.429    14.500    shift_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -86.114    
  -------------------------------------------------------------------
                         slack                                -71.614    

Slack (VIOLATED) :        -71.614ns  (required time - arrival time)
  Source:                 bpm_reg_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        81.020ns  (logic 37.158ns (45.863%)  route 43.862ns (54.137%))
  Logic Levels:           180  (CARRY4=140 LUT2=1 LUT3=1 LUT5=1 LUT6=37)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.568     5.094    clk_100MHz_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  bpm_reg_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  bpm_reg_reg[11]_replica/Q
                         net (fo=3, routed)           1.012     6.562    bpm_reg_reg_n_0_[11]_repN
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.686 r  shift_counter[0]_i_225/O
                         net (fo=36, routed)          0.548     7.234    shift_counter[0]_i_225_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.358 r  shift_counter[0]_i_227/O
                         net (fo=38, routed)          0.200     7.558    shift_counter[0]_i_227_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.682 r  shift_counter[0]_i_228/O
                         net (fo=38, routed)          0.335     8.017    shift_counter[0]_i_228_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  shift_counter[0]_i_235/O
                         net (fo=40, routed)          0.515     8.657    shift_counter[0]_i_235_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.781 r  shift_counter[0]_i_234/O
                         net (fo=43, routed)          0.397     9.178    shift_counter[0]_i_234_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  shift_counter[0]_i_231/O
                         net (fo=42, routed)          0.584     9.885    shift_counter[0]_i_231_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  shift_counter[0]_i_230/O
                         net (fo=42, routed)          0.638    10.647    shift_counter[0]_i_230_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  shift_counter[0]_i_137/O
                         net (fo=56, routed)          0.730    11.501    shift_counter[0]_i_137_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.625 f  shift_counter[0]_i_139/O
                         net (fo=20, routed)          0.682    12.307    shift_counter[0]_i_139_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  shift_counter[0]_i_129/O
                         net (fo=1, routed)           0.615    13.046    shift_counter[0]_i_129_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.450 r  shift_counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.450    shift_counter_reg[0]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.679 r  shift_counter_reg[0]_i_44/CO[2]
                         net (fo=19, routed)          0.756    14.434    shift_interval[32]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.310    14.744 r  shift_counter[0]_i_346/O
                         net (fo=1, routed)           0.190    14.934    shift_counter[0]_i_346_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.441 r  shift_counter_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.441    shift_counter_reg[0]_i_236_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  shift_counter_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.555    shift_counter_reg[0]_i_142_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.669 r  shift_counter_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.669    shift_counter_reg[0]_i_75_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  shift_counter_reg[0]_i_45/CO[3]
                         net (fo=20, routed)          1.204    16.987    shift_interval[31]
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.111 r  shift_counter[0]_i_247/O
                         net (fo=1, routed)           0.000    17.111    shift_counter[0]_i_247_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.644 r  shift_counter_reg[0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    17.644    shift_counter_reg[0]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.761 r  shift_counter_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.761    shift_counter_reg[0]_i_79_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  shift_counter_reg[0]_i_46/CO[3]
                         net (fo=21, routed)          0.822    18.701    shift_interval[30]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  shift_counter[0]_i_356/O
                         net (fo=1, routed)           0.000    18.825    shift_counter[0]_i_356_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.375 r  shift_counter_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.375    shift_counter_reg[0]_i_249_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  shift_counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    19.489    shift_counter_reg[0]_i_153_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  shift_counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.603    shift_counter_reg[0]_i_84_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  shift_counter_reg[0]_i_47/CO[3]
                         net (fo=20, routed)          1.011    20.728    shift_interval[29]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.323 r  shift_counter_reg[0]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.323    shift_counter_reg[0]_i_312_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  shift_counter_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    21.440    shift_counter_reg[0]_i_196_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.557 r  shift_counter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.557    shift_counter_reg[0]_i_107_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  shift_counter_reg[0]_i_62/CO[3]
                         net (fo=20, routed)          0.876    22.549    shift_interval[28]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.673 r  shift_counter[0]_i_440/O
                         net (fo=1, routed)           0.000    22.673    shift_counter[0]_i_440_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.223 r  shift_counter_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    23.223    shift_counter_reg[0]_i_317_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  shift_counter_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    23.337    shift_counter_reg[0]_i_201_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  shift_counter_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    23.451    shift_counter_reg[0]_i_112_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  shift_counter_reg[0]_i_63/CO[3]
                         net (fo=21, routed)          0.853    24.418    shift_interval[27]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.542 r  shift_counter[0]_i_441/O
                         net (fo=1, routed)           0.190    24.732    shift_counter[0]_i_441_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.239 r  shift_counter_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    25.239    shift_counter_reg[0]_i_322_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.353 r  shift_counter_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000    25.353    shift_counter_reg[0]_i_206_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  shift_counter_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.467    shift_counter_reg[0]_i_117_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  shift_counter_reg[0]_i_64/CO[3]
                         net (fo=21, routed)          0.867    26.448    shift_interval[26]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.572 r  shift_counter[0]_i_445/O
                         net (fo=1, routed)           0.330    26.902    shift_counter[0]_i_445_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.422 r  shift_counter_reg[0]_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.422    shift_counter_reg[0]_i_327_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  shift_counter_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.539    shift_counter_reg[0]_i_211_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  shift_counter_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    27.656    shift_counter_reg[0]_i_122_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  shift_counter_reg[0]_i_65/CO[3]
                         net (fo=20, routed)          0.916    28.689    shift_interval[25]
    SLICE_X50Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.284 r  shift_counter_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    29.284    shift_counter_reg[0]_i_415_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.401 r  shift_counter_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.009    29.410    shift_counter_reg[0]_i_292_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.527 r  shift_counter_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    29.527    shift_counter_reg[0]_i_176_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.644 r  shift_counter_reg[0]_i_99/CO[3]
                         net (fo=21, routed)          0.743    30.387    shift_interval[24]
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    30.511 r  shift_counter[0]_i_547/O
                         net (fo=1, routed)           0.190    30.701    shift_counter[0]_i_547_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.208 r  shift_counter_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.208    shift_counter_reg[0]_i_420_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  shift_counter_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    31.322    shift_counter_reg[0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  shift_counter_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    31.436    shift_counter_reg[0]_i_181_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  shift_counter_reg[0]_i_100/CO[3]
                         net (fo=20, routed)          0.954    32.505    shift_interval[23]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    32.629 r  shift_counter[0]_i_553/O
                         net (fo=1, routed)           0.000    32.629    shift_counter[0]_i_553_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.179 r  shift_counter_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    33.179    shift_counter_reg[0]_i_425_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.293 r  shift_counter_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    33.293    shift_counter_reg[0]_i_302_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.407 r  shift_counter_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    33.407    shift_counter_reg[0]_i_186_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.521 r  shift_counter_reg[0]_i_101/CO[3]
                         net (fo=20, routed)          1.089    34.609    shift_interval[22]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.204 r  shift_counter_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    35.204    shift_counter_reg[0]_i_430_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.321 r  shift_counter_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    35.321    shift_counter_reg[0]_i_307_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.438 r  shift_counter_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    35.438    shift_counter_reg[0]_i_191_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.555 r  shift_counter_reg[0]_i_102/CO[3]
                         net (fo=21, routed)          0.728    36.283    shift_interval[21]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    36.407 r  shift_counter[0]_i_642/O
                         net (fo=1, routed)           0.332    36.739    shift_counter[0]_i_642_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.246 r  shift_counter_reg[0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    37.246    shift_counter_reg[0]_i_524_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  shift_counter_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    37.360    shift_counter_reg[0]_i_395_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  shift_counter_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.474    shift_counter_reg[0]_i_272_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  shift_counter_reg[0]_i_168/CO[3]
                         net (fo=20, routed)          0.993    38.581    shift_interval[20]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.705 r  shift_counter[0]_i_648/O
                         net (fo=1, routed)           0.000    38.705    shift_counter[0]_i_648_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.255 r  shift_counter_reg[0]_i_529/CO[3]
                         net (fo=1, routed)           0.000    39.255    shift_counter_reg[0]_i_529_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  shift_counter_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    39.369    shift_counter_reg[0]_i_400_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  shift_counter_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.483    shift_counter_reg[0]_i_277_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  shift_counter_reg[0]_i_169/CO[3]
                         net (fo=21, routed)          0.670    40.267    shift_interval[19]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.391 r  shift_counter[0]_i_649/O
                         net (fo=1, routed)           0.338    40.730    shift_counter[0]_i_649_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.250 r  shift_counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    41.250    shift_counter_reg[0]_i_534_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.367 r  shift_counter_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    41.367    shift_counter_reg[0]_i_405_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.484 r  shift_counter_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    41.484    shift_counter_reg[0]_i_282_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  shift_counter_reg[0]_i_170/CO[3]
                         net (fo=21, routed)          0.778    42.379    shift_interval[18]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    42.503 r  shift_counter[0]_i_653/O
                         net (fo=1, routed)           0.331    42.834    shift_counter[0]_i_653_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.354 r  shift_counter_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    43.354    shift_counter_reg[0]_i_539_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.471 r  shift_counter_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    43.471    shift_counter_reg[0]_i_410_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.588 r  shift_counter_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    43.588    shift_counter_reg[0]_i_287_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.705 r  shift_counter_reg[0]_i_171/CO[3]
                         net (fo=21, routed)          0.667    44.372    shift_interval[17]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    44.496 r  shift_counter[0]_i_722/O
                         net (fo=1, routed)           0.478    44.974    shift_counter[0]_i_722_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.481 r  shift_counter_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    45.481    shift_counter_reg[0]_i_622_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.595 r  shift_counter_reg[0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    45.595    shift_counter_reg[0]_i_504_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.709 r  shift_counter_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.709    shift_counter_reg[0]_i_375_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.823 r  shift_counter_reg[0]_i_264/CO[3]
                         net (fo=21, routed)          1.090    46.913    shift_interval[16]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    47.037 r  shift_counter[0]_i_726/O
                         net (fo=1, routed)           0.190    47.227    shift_counter[0]_i_726_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.734 r  shift_counter_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    47.734    shift_counter_reg[0]_i_627_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.848 r  shift_counter_reg[0]_i_509/CO[3]
                         net (fo=1, routed)           0.000    47.848    shift_counter_reg[0]_i_509_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.962 r  shift_counter_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    47.962    shift_counter_reg[0]_i_380_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.076 r  shift_counter_reg[0]_i_265/CO[3]
                         net (fo=21, routed)          0.710    48.786    shift_interval[15]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    48.910 r  shift_counter[0]_i_730/O
                         net (fo=1, routed)           0.530    49.439    shift_counter[0]_i_730_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.946 r  shift_counter_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    49.946    shift_counter_reg[0]_i_632_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.060 r  shift_counter_reg[0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    50.060    shift_counter_reg[0]_i_514_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.174 r  shift_counter_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.174    shift_counter_reg[0]_i_385_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.288 r  shift_counter_reg[0]_i_266/CO[3]
                         net (fo=20, routed)          0.903    51.191    shift_interval[14]
    SLICE_X49Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.771 r  shift_counter_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    51.771    shift_counter_reg[0]_i_637_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  shift_counter_reg[0]_i_519/CO[3]
                         net (fo=1, routed)           0.000    51.885    shift_counter_reg[0]_i_519_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.999 r  shift_counter_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    51.999    shift_counter_reg[0]_i_390_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.113 r  shift_counter_reg[0]_i_267/CO[3]
                         net (fo=21, routed)          0.825    52.938    shift_interval[13]
    SLICE_X52Y38         LUT6 (Prop_lut6_I5_O)        0.124    53.062 r  shift_counter[0]_i_762/O
                         net (fo=1, routed)           0.332    53.394    shift_counter[0]_i_762_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.914 r  shift_counter_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    53.914    shift_counter_reg[0]_i_682_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.031 r  shift_counter_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    54.031    shift_counter_reg[0]_i_582_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.148 r  shift_counter_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.148    shift_counter_reg[0]_i_464_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.265 r  shift_counter_reg[0]_i_359/CO[3]
                         net (fo=20, routed)          1.023    55.288    shift_interval[12]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    55.412 r  shift_counter[0]_i_590/O
                         net (fo=1, routed)           0.000    55.412    shift_counter[0]_i_590_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.962 r  shift_counter_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.962    shift_counter_reg[0]_i_469_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  shift_counter_reg[0]_i_360/CO[3]
                         net (fo=20, routed)          0.876    56.952    shift_interval[11]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    57.076 r  shift_counter[0]_i_771/O
                         net (fo=1, routed)           0.000    57.076    shift_counter[0]_i_771_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.626 r  shift_counter_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    57.626    shift_counter_reg[0]_i_692_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.740 r  shift_counter_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    57.740    shift_counter_reg[0]_i_592_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.854 r  shift_counter_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.854    shift_counter_reg[0]_i_474_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.968 r  shift_counter_reg[0]_i_361/CO[3]
                         net (fo=20, routed)          0.950    58.918    shift_interval[10]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    59.042 r  shift_counter[0]_i_774/O
                         net (fo=1, routed)           0.000    59.042    shift_counter[0]_i_774_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.592 r  shift_counter_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    59.592    shift_counter_reg[0]_i_697_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  shift_counter_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    59.706    shift_counter_reg[0]_i_597_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  shift_counter_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.820    shift_counter_reg[0]_i_479_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  shift_counter_reg[0]_i_362/CO[3]
                         net (fo=20, routed)          1.024    60.957    shift_interval[9]
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    61.081 r  shift_counter[0]_i_777/O
                         net (fo=1, routed)           0.000    61.081    shift_counter[0]_i_777_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.631 r  shift_counter_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    61.631    shift_counter_reg[0]_i_702_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.745 r  shift_counter_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    61.745    shift_counter_reg[0]_i_602_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.859 r  shift_counter_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    61.859    shift_counter_reg[0]_i_484_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.973 r  shift_counter_reg[0]_i_367/CO[3]
                         net (fo=21, routed)          0.982    62.955    shift_interval[8]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    63.079 r  shift_counter[0]_i_778/O
                         net (fo=1, routed)           0.351    63.430    shift_counter[0]_i_778_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    63.950 r  shift_counter_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    63.950    shift_counter_reg[0]_i_707_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.067 r  shift_counter_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    64.067    shift_counter_reg[0]_i_607_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.184 r  shift_counter_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    64.184    shift_counter_reg[0]_i_489_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.301 r  shift_counter_reg[0]_i_368/CO[3]
                         net (fo=21, routed)          0.889    65.191    shift_interval[7]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  shift_counter[0]_i_782/O
                         net (fo=1, routed)           0.332    65.647    shift_counter[0]_i_782_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.154 r  shift_counter_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    66.154    shift_counter_reg[0]_i_712_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  shift_counter_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    66.268    shift_counter_reg[0]_i_612_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  shift_counter_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    66.382    shift_counter_reg[0]_i_494_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  shift_counter_reg[0]_i_369/CO[3]
                         net (fo=21, routed)          0.684    67.179    shift_interval[6]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    67.303 r  shift_counter[0]_i_786/O
                         net (fo=1, routed)           0.563    67.866    shift_counter[0]_i_786_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    68.386 r  shift_counter_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    68.386    shift_counter_reg[0]_i_717_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.503 r  shift_counter_reg[0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    68.503    shift_counter_reg[0]_i_617_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.620 r  shift_counter_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    68.620    shift_counter_reg[0]_i_499_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.737 r  shift_counter_reg[0]_i_370/CO[3]
                         net (fo=21, routed)          0.904    69.641    shift_interval[5]
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.124    69.765 r  shift_counter[0]_i_790/O
                         net (fo=1, routed)           0.190    69.954    shift_counter[0]_i_790_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.461 r  shift_counter_reg[0]_i_737/CO[3]
                         net (fo=1, routed)           0.000    70.461    shift_counter_reg[0]_i_737_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.575 r  shift_counter_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000    70.575    shift_counter_reg[0]_i_657_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.689 r  shift_counter_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    70.689    shift_counter_reg[0]_i_557_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.803 r  shift_counter_reg[0]_i_452/CO[3]
                         net (fo=21, routed)          0.916    71.719    shift_interval[4]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    71.843 r  shift_counter[0]_i_794/O
                         net (fo=1, routed)           0.332    72.175    shift_counter[0]_i_794_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.695 r  shift_counter_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    72.695    shift_counter_reg[0]_i_742_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.812 r  shift_counter_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    72.812    shift_counter_reg[0]_i_662_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.929 r  shift_counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    72.929    shift_counter_reg[0]_i_562_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.046 r  shift_counter_reg[0]_i_453/CO[3]
                         net (fo=21, routed)          1.003    74.049    shift_interval[3]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    74.173 r  shift_counter[0]_i_798/O
                         net (fo=1, routed)           0.190    74.363    shift_counter[0]_i_798_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    74.870 r  shift_counter_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    74.870    shift_counter_reg[0]_i_747_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  shift_counter_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    74.984    shift_counter_reg[0]_i_667_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.098 r  shift_counter_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    75.098    shift_counter_reg[0]_i_567_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.212 r  shift_counter_reg[0]_i_454/CO[3]
                         net (fo=21, routed)          1.113    76.325    shift_interval[2]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    76.449 r  shift_counter[0]_i_802/O
                         net (fo=1, routed)           0.356    76.805    shift_counter[0]_i_802_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.312 r  shift_counter_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    77.312    shift_counter_reg[0]_i_752_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  shift_counter_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    77.426    shift_counter_reg[0]_i_672_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  shift_counter_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    77.540    shift_counter_reg[0]_i_572_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  shift_counter_reg[0]_i_455/CO[3]
                         net (fo=21, routed)          0.872    78.525    shift_interval[1]
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    78.649 r  shift_counter[0]_i_757/O
                         net (fo=1, routed)           0.593    79.242    shift_counter[0]_i_757_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    79.863 r  shift_counter_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    79.863    shift_counter_reg[0]_i_677_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.980 r  shift_counter_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.980    shift_counter_reg[0]_i_577_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.097 r  shift_counter_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.097    shift_counter_reg[0]_i_460_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.326 r  shift_counter_reg[0]_i_358/CO[2]
                         net (fo=3, routed)           0.649    80.975    shift_interval[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    81.741 r  shift_counter_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    81.741    shift_counter_reg[0]_i_357_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  shift_counter_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    81.855    shift_counter_reg[0]_i_263_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  shift_counter_reg[0]_i_262/CO[3]
                         net (fo=1, routed)           0.001    81.970    shift_counter_reg[0]_i_262_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  shift_counter_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.084    shift_counter_reg[0]_i_167_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  shift_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.198    shift_counter_reg[0]_i_98_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  shift_counter_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.312    shift_counter_reg[0]_i_61_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  shift_counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    82.426    shift_counter_reg[0]_i_43_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.540 r  shift_counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    82.540    shift_counter_reg[0]_i_33_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.811 r  shift_counter_reg[0]_i_23/CO[0]
                         net (fo=32, routed)          0.772    83.583    shift_counter_reg[0]_i_23_n_3
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.373    83.956 r  shift_counter[0]_i_41/O
                         net (fo=1, routed)           0.000    83.956    shift_counter[0]_i_41_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.489 r  shift_counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.489    shift_counter_reg[0]_i_24_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.606 r  shift_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.606    shift_counter_reg[0]_i_14_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.723 r  shift_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.723    shift_counter_reg[0]_i_5_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.840 r  shift_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.617    85.456    shift_counter_reg[0]_i_3_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I0_O)        0.124    85.580 r  shift_counter[0]_i_1/O
                         net (fo=11, routed)          0.534    86.114    shift_counter[0]_i_1_n_0
    SLICE_X51Y56         FDRE                                         r  shift_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.439    14.786    clk_100MHz_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  shift_counter_reg[24]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X51Y56         FDRE (Setup_fdre_C_R)       -0.429    14.500    shift_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -86.114    
  -------------------------------------------------------------------
                         slack                                -71.614    

Slack (VIOLATED) :        -71.614ns  (required time - arrival time)
  Source:                 bpm_reg_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        81.020ns  (logic 37.158ns (45.863%)  route 43.862ns (54.137%))
  Logic Levels:           180  (CARRY4=140 LUT2=1 LUT3=1 LUT5=1 LUT6=37)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.568     5.094    clk_100MHz_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  bpm_reg_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  bpm_reg_reg[11]_replica/Q
                         net (fo=3, routed)           1.012     6.562    bpm_reg_reg_n_0_[11]_repN
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.686 r  shift_counter[0]_i_225/O
                         net (fo=36, routed)          0.548     7.234    shift_counter[0]_i_225_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.358 r  shift_counter[0]_i_227/O
                         net (fo=38, routed)          0.200     7.558    shift_counter[0]_i_227_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.682 r  shift_counter[0]_i_228/O
                         net (fo=38, routed)          0.335     8.017    shift_counter[0]_i_228_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  shift_counter[0]_i_235/O
                         net (fo=40, routed)          0.515     8.657    shift_counter[0]_i_235_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.781 r  shift_counter[0]_i_234/O
                         net (fo=43, routed)          0.397     9.178    shift_counter[0]_i_234_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  shift_counter[0]_i_231/O
                         net (fo=42, routed)          0.584     9.885    shift_counter[0]_i_231_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  shift_counter[0]_i_230/O
                         net (fo=42, routed)          0.638    10.647    shift_counter[0]_i_230_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  shift_counter[0]_i_137/O
                         net (fo=56, routed)          0.730    11.501    shift_counter[0]_i_137_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.625 f  shift_counter[0]_i_139/O
                         net (fo=20, routed)          0.682    12.307    shift_counter[0]_i_139_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.431 r  shift_counter[0]_i_129/O
                         net (fo=1, routed)           0.615    13.046    shift_counter[0]_i_129_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.450 r  shift_counter_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.450    shift_counter_reg[0]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.679 r  shift_counter_reg[0]_i_44/CO[2]
                         net (fo=19, routed)          0.756    14.434    shift_interval[32]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.310    14.744 r  shift_counter[0]_i_346/O
                         net (fo=1, routed)           0.190    14.934    shift_counter[0]_i_346_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.441 r  shift_counter_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.441    shift_counter_reg[0]_i_236_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  shift_counter_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.555    shift_counter_reg[0]_i_142_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.669 r  shift_counter_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.669    shift_counter_reg[0]_i_75_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.783 r  shift_counter_reg[0]_i_45/CO[3]
                         net (fo=20, routed)          1.204    16.987    shift_interval[31]
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.111 r  shift_counter[0]_i_247/O
                         net (fo=1, routed)           0.000    17.111    shift_counter[0]_i_247_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.644 r  shift_counter_reg[0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    17.644    shift_counter_reg[0]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.761 r  shift_counter_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.761    shift_counter_reg[0]_i_79_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  shift_counter_reg[0]_i_46/CO[3]
                         net (fo=21, routed)          0.822    18.701    shift_interval[30]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  shift_counter[0]_i_356/O
                         net (fo=1, routed)           0.000    18.825    shift_counter[0]_i_356_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.375 r  shift_counter_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.375    shift_counter_reg[0]_i_249_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  shift_counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    19.489    shift_counter_reg[0]_i_153_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  shift_counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.603    shift_counter_reg[0]_i_84_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  shift_counter_reg[0]_i_47/CO[3]
                         net (fo=20, routed)          1.011    20.728    shift_interval[29]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.323 r  shift_counter_reg[0]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.323    shift_counter_reg[0]_i_312_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  shift_counter_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    21.440    shift_counter_reg[0]_i_196_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.557 r  shift_counter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.557    shift_counter_reg[0]_i_107_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  shift_counter_reg[0]_i_62/CO[3]
                         net (fo=20, routed)          0.876    22.549    shift_interval[28]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.673 r  shift_counter[0]_i_440/O
                         net (fo=1, routed)           0.000    22.673    shift_counter[0]_i_440_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.223 r  shift_counter_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000    23.223    shift_counter_reg[0]_i_317_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  shift_counter_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    23.337    shift_counter_reg[0]_i_201_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  shift_counter_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    23.451    shift_counter_reg[0]_i_112_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  shift_counter_reg[0]_i_63/CO[3]
                         net (fo=21, routed)          0.853    24.418    shift_interval[27]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.542 r  shift_counter[0]_i_441/O
                         net (fo=1, routed)           0.190    24.732    shift_counter[0]_i_441_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.239 r  shift_counter_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    25.239    shift_counter_reg[0]_i_322_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.353 r  shift_counter_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000    25.353    shift_counter_reg[0]_i_206_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  shift_counter_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.467    shift_counter_reg[0]_i_117_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  shift_counter_reg[0]_i_64/CO[3]
                         net (fo=21, routed)          0.867    26.448    shift_interval[26]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.572 r  shift_counter[0]_i_445/O
                         net (fo=1, routed)           0.330    26.902    shift_counter[0]_i_445_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.422 r  shift_counter_reg[0]_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.422    shift_counter_reg[0]_i_327_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  shift_counter_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.539    shift_counter_reg[0]_i_211_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  shift_counter_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    27.656    shift_counter_reg[0]_i_122_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  shift_counter_reg[0]_i_65/CO[3]
                         net (fo=20, routed)          0.916    28.689    shift_interval[25]
    SLICE_X50Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.284 r  shift_counter_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    29.284    shift_counter_reg[0]_i_415_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.401 r  shift_counter_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.009    29.410    shift_counter_reg[0]_i_292_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.527 r  shift_counter_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    29.527    shift_counter_reg[0]_i_176_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.644 r  shift_counter_reg[0]_i_99/CO[3]
                         net (fo=21, routed)          0.743    30.387    shift_interval[24]
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    30.511 r  shift_counter[0]_i_547/O
                         net (fo=1, routed)           0.190    30.701    shift_counter[0]_i_547_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.208 r  shift_counter_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.208    shift_counter_reg[0]_i_420_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  shift_counter_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    31.322    shift_counter_reg[0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  shift_counter_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    31.436    shift_counter_reg[0]_i_181_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  shift_counter_reg[0]_i_100/CO[3]
                         net (fo=20, routed)          0.954    32.505    shift_interval[23]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    32.629 r  shift_counter[0]_i_553/O
                         net (fo=1, routed)           0.000    32.629    shift_counter[0]_i_553_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.179 r  shift_counter_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    33.179    shift_counter_reg[0]_i_425_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.293 r  shift_counter_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    33.293    shift_counter_reg[0]_i_302_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.407 r  shift_counter_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    33.407    shift_counter_reg[0]_i_186_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.521 r  shift_counter_reg[0]_i_101/CO[3]
                         net (fo=20, routed)          1.089    34.609    shift_interval[22]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.204 r  shift_counter_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    35.204    shift_counter_reg[0]_i_430_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.321 r  shift_counter_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    35.321    shift_counter_reg[0]_i_307_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.438 r  shift_counter_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    35.438    shift_counter_reg[0]_i_191_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.555 r  shift_counter_reg[0]_i_102/CO[3]
                         net (fo=21, routed)          0.728    36.283    shift_interval[21]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    36.407 r  shift_counter[0]_i_642/O
                         net (fo=1, routed)           0.332    36.739    shift_counter[0]_i_642_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.246 r  shift_counter_reg[0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    37.246    shift_counter_reg[0]_i_524_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  shift_counter_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    37.360    shift_counter_reg[0]_i_395_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  shift_counter_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.474    shift_counter_reg[0]_i_272_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  shift_counter_reg[0]_i_168/CO[3]
                         net (fo=20, routed)          0.993    38.581    shift_interval[20]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.705 r  shift_counter[0]_i_648/O
                         net (fo=1, routed)           0.000    38.705    shift_counter[0]_i_648_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.255 r  shift_counter_reg[0]_i_529/CO[3]
                         net (fo=1, routed)           0.000    39.255    shift_counter_reg[0]_i_529_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  shift_counter_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    39.369    shift_counter_reg[0]_i_400_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  shift_counter_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.483    shift_counter_reg[0]_i_277_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  shift_counter_reg[0]_i_169/CO[3]
                         net (fo=21, routed)          0.670    40.267    shift_interval[19]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.391 r  shift_counter[0]_i_649/O
                         net (fo=1, routed)           0.338    40.730    shift_counter[0]_i_649_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.250 r  shift_counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    41.250    shift_counter_reg[0]_i_534_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.367 r  shift_counter_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    41.367    shift_counter_reg[0]_i_405_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.484 r  shift_counter_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    41.484    shift_counter_reg[0]_i_282_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  shift_counter_reg[0]_i_170/CO[3]
                         net (fo=21, routed)          0.778    42.379    shift_interval[18]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    42.503 r  shift_counter[0]_i_653/O
                         net (fo=1, routed)           0.331    42.834    shift_counter[0]_i_653_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.354 r  shift_counter_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    43.354    shift_counter_reg[0]_i_539_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.471 r  shift_counter_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    43.471    shift_counter_reg[0]_i_410_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.588 r  shift_counter_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    43.588    shift_counter_reg[0]_i_287_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.705 r  shift_counter_reg[0]_i_171/CO[3]
                         net (fo=21, routed)          0.667    44.372    shift_interval[17]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    44.496 r  shift_counter[0]_i_722/O
                         net (fo=1, routed)           0.478    44.974    shift_counter[0]_i_722_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.481 r  shift_counter_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    45.481    shift_counter_reg[0]_i_622_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.595 r  shift_counter_reg[0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    45.595    shift_counter_reg[0]_i_504_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.709 r  shift_counter_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.709    shift_counter_reg[0]_i_375_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.823 r  shift_counter_reg[0]_i_264/CO[3]
                         net (fo=21, routed)          1.090    46.913    shift_interval[16]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    47.037 r  shift_counter[0]_i_726/O
                         net (fo=1, routed)           0.190    47.227    shift_counter[0]_i_726_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.734 r  shift_counter_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    47.734    shift_counter_reg[0]_i_627_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.848 r  shift_counter_reg[0]_i_509/CO[3]
                         net (fo=1, routed)           0.000    47.848    shift_counter_reg[0]_i_509_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.962 r  shift_counter_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    47.962    shift_counter_reg[0]_i_380_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.076 r  shift_counter_reg[0]_i_265/CO[3]
                         net (fo=21, routed)          0.710    48.786    shift_interval[15]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    48.910 r  shift_counter[0]_i_730/O
                         net (fo=1, routed)           0.530    49.439    shift_counter[0]_i_730_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.946 r  shift_counter_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    49.946    shift_counter_reg[0]_i_632_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.060 r  shift_counter_reg[0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    50.060    shift_counter_reg[0]_i_514_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.174 r  shift_counter_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.174    shift_counter_reg[0]_i_385_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.288 r  shift_counter_reg[0]_i_266/CO[3]
                         net (fo=20, routed)          0.903    51.191    shift_interval[14]
    SLICE_X49Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.771 r  shift_counter_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    51.771    shift_counter_reg[0]_i_637_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  shift_counter_reg[0]_i_519/CO[3]
                         net (fo=1, routed)           0.000    51.885    shift_counter_reg[0]_i_519_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.999 r  shift_counter_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    51.999    shift_counter_reg[0]_i_390_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.113 r  shift_counter_reg[0]_i_267/CO[3]
                         net (fo=21, routed)          0.825    52.938    shift_interval[13]
    SLICE_X52Y38         LUT6 (Prop_lut6_I5_O)        0.124    53.062 r  shift_counter[0]_i_762/O
                         net (fo=1, routed)           0.332    53.394    shift_counter[0]_i_762_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.914 r  shift_counter_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    53.914    shift_counter_reg[0]_i_682_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.031 r  shift_counter_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    54.031    shift_counter_reg[0]_i_582_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.148 r  shift_counter_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.148    shift_counter_reg[0]_i_464_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.265 r  shift_counter_reg[0]_i_359/CO[3]
                         net (fo=20, routed)          1.023    55.288    shift_interval[12]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    55.412 r  shift_counter[0]_i_590/O
                         net (fo=1, routed)           0.000    55.412    shift_counter[0]_i_590_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.962 r  shift_counter_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.962    shift_counter_reg[0]_i_469_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  shift_counter_reg[0]_i_360/CO[3]
                         net (fo=20, routed)          0.876    56.952    shift_interval[11]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    57.076 r  shift_counter[0]_i_771/O
                         net (fo=1, routed)           0.000    57.076    shift_counter[0]_i_771_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.626 r  shift_counter_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    57.626    shift_counter_reg[0]_i_692_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.740 r  shift_counter_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    57.740    shift_counter_reg[0]_i_592_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.854 r  shift_counter_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.854    shift_counter_reg[0]_i_474_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.968 r  shift_counter_reg[0]_i_361/CO[3]
                         net (fo=20, routed)          0.950    58.918    shift_interval[10]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    59.042 r  shift_counter[0]_i_774/O
                         net (fo=1, routed)           0.000    59.042    shift_counter[0]_i_774_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.592 r  shift_counter_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    59.592    shift_counter_reg[0]_i_697_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  shift_counter_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    59.706    shift_counter_reg[0]_i_597_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  shift_counter_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.820    shift_counter_reg[0]_i_479_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  shift_counter_reg[0]_i_362/CO[3]
                         net (fo=20, routed)          1.024    60.957    shift_interval[9]
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    61.081 r  shift_counter[0]_i_777/O
                         net (fo=1, routed)           0.000    61.081    shift_counter[0]_i_777_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.631 r  shift_counter_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    61.631    shift_counter_reg[0]_i_702_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.745 r  shift_counter_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    61.745    shift_counter_reg[0]_i_602_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.859 r  shift_counter_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    61.859    shift_counter_reg[0]_i_484_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.973 r  shift_counter_reg[0]_i_367/CO[3]
                         net (fo=21, routed)          0.982    62.955    shift_interval[8]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    63.079 r  shift_counter[0]_i_778/O
                         net (fo=1, routed)           0.351    63.430    shift_counter[0]_i_778_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    63.950 r  shift_counter_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    63.950    shift_counter_reg[0]_i_707_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.067 r  shift_counter_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    64.067    shift_counter_reg[0]_i_607_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.184 r  shift_counter_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    64.184    shift_counter_reg[0]_i_489_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.301 r  shift_counter_reg[0]_i_368/CO[3]
                         net (fo=21, routed)          0.889    65.191    shift_interval[7]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  shift_counter[0]_i_782/O
                         net (fo=1, routed)           0.332    65.647    shift_counter[0]_i_782_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.154 r  shift_counter_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    66.154    shift_counter_reg[0]_i_712_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  shift_counter_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    66.268    shift_counter_reg[0]_i_612_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  shift_counter_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    66.382    shift_counter_reg[0]_i_494_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  shift_counter_reg[0]_i_369/CO[3]
                         net (fo=21, routed)          0.684    67.179    shift_interval[6]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    67.303 r  shift_counter[0]_i_786/O
                         net (fo=1, routed)           0.563    67.866    shift_counter[0]_i_786_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    68.386 r  shift_counter_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    68.386    shift_counter_reg[0]_i_717_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.503 r  shift_counter_reg[0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    68.503    shift_counter_reg[0]_i_617_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.620 r  shift_counter_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    68.620    shift_counter_reg[0]_i_499_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.737 r  shift_counter_reg[0]_i_370/CO[3]
                         net (fo=21, routed)          0.904    69.641    shift_interval[5]
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.124    69.765 r  shift_counter[0]_i_790/O
                         net (fo=1, routed)           0.190    69.954    shift_counter[0]_i_790_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.461 r  shift_counter_reg[0]_i_737/CO[3]
                         net (fo=1, routed)           0.000    70.461    shift_counter_reg[0]_i_737_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.575 r  shift_counter_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000    70.575    shift_counter_reg[0]_i_657_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.689 r  shift_counter_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    70.689    shift_counter_reg[0]_i_557_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.803 r  shift_counter_reg[0]_i_452/CO[3]
                         net (fo=21, routed)          0.916    71.719    shift_interval[4]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    71.843 r  shift_counter[0]_i_794/O
                         net (fo=1, routed)           0.332    72.175    shift_counter[0]_i_794_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.695 r  shift_counter_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    72.695    shift_counter_reg[0]_i_742_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.812 r  shift_counter_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    72.812    shift_counter_reg[0]_i_662_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.929 r  shift_counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    72.929    shift_counter_reg[0]_i_562_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.046 r  shift_counter_reg[0]_i_453/CO[3]
                         net (fo=21, routed)          1.003    74.049    shift_interval[3]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    74.173 r  shift_counter[0]_i_798/O
                         net (fo=1, routed)           0.190    74.363    shift_counter[0]_i_798_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    74.870 r  shift_counter_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    74.870    shift_counter_reg[0]_i_747_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  shift_counter_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    74.984    shift_counter_reg[0]_i_667_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.098 r  shift_counter_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    75.098    shift_counter_reg[0]_i_567_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.212 r  shift_counter_reg[0]_i_454/CO[3]
                         net (fo=21, routed)          1.113    76.325    shift_interval[2]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    76.449 r  shift_counter[0]_i_802/O
                         net (fo=1, routed)           0.356    76.805    shift_counter[0]_i_802_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.312 r  shift_counter_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    77.312    shift_counter_reg[0]_i_752_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  shift_counter_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    77.426    shift_counter_reg[0]_i_672_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  shift_counter_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    77.540    shift_counter_reg[0]_i_572_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  shift_counter_reg[0]_i_455/CO[3]
                         net (fo=21, routed)          0.872    78.525    shift_interval[1]
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    78.649 r  shift_counter[0]_i_757/O
                         net (fo=1, routed)           0.593    79.242    shift_counter[0]_i_757_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    79.863 r  shift_counter_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    79.863    shift_counter_reg[0]_i_677_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.980 r  shift_counter_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.980    shift_counter_reg[0]_i_577_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.097 r  shift_counter_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.097    shift_counter_reg[0]_i_460_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.326 r  shift_counter_reg[0]_i_358/CO[2]
                         net (fo=3, routed)           0.649    80.975    shift_interval[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    81.741 r  shift_counter_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    81.741    shift_counter_reg[0]_i_357_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  shift_counter_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    81.855    shift_counter_reg[0]_i_263_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  shift_counter_reg[0]_i_262/CO[3]
                         net (fo=1, routed)           0.001    81.970    shift_counter_reg[0]_i_262_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  shift_counter_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.084    shift_counter_reg[0]_i_167_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  shift_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.198    shift_counter_reg[0]_i_98_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  shift_counter_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.312    shift_counter_reg[0]_i_61_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  shift_counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    82.426    shift_counter_reg[0]_i_43_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.540 r  shift_counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    82.540    shift_counter_reg[0]_i_33_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.811 r  shift_counter_reg[0]_i_23/CO[0]
                         net (fo=32, routed)          0.772    83.583    shift_counter_reg[0]_i_23_n_3
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.373    83.956 r  shift_counter[0]_i_41/O
                         net (fo=1, routed)           0.000    83.956    shift_counter[0]_i_41_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.489 r  shift_counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.489    shift_counter_reg[0]_i_24_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.606 r  shift_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.606    shift_counter_reg[0]_i_14_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.723 r  shift_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.723    shift_counter_reg[0]_i_5_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.840 r  shift_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.617    85.456    shift_counter_reg[0]_i_3_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I0_O)        0.124    85.580 r  shift_counter[0]_i_1/O
                         net (fo=11, routed)          0.534    86.114    shift_counter[0]_i_1_n_0
    SLICE_X51Y56         FDRE                                         r  shift_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.439    14.786    clk_100MHz_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  shift_counter_reg[25]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X51Y56         FDRE (Setup_fdre_C_R)       -0.429    14.500    shift_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -86.114    
  -------------------------------------------------------------------
                         slack                                -71.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_led_shift_main/shift_mask_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_shift_main/shift_mask_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.595     1.481    u_led_shift_main/clk_100MHz_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  u_led_shift_main/shift_mask_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  u_led_shift_main/shift_mask_reg[5]/Q
                         net (fo=3, routed)           0.130     1.752    u_led_shift_main/shift_mask_led[5]
    SLICE_X62Y39         FDRE                                         r  u_led_shift_main/shift_mask_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.866     1.997    u_led_shift_main/clk_100MHz_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  u_led_shift_main/shift_mask_reg[4]/C
                         clock pessimism             -0.503     1.494    
    SLICE_X62Y39         FDRE (Hold_fdre_C_D)         0.076     1.570    u_led_shift_main/shift_mask_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_rgb0/btn1_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb0/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.590     1.476    u_rgb0/clk_100MHz_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  u_rgb0/btn1_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_rgb0/btn1_dly_reg/Q
                         net (fo=2, routed)           0.150     1.767    u_rgb0/btn1_dly
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  u_rgb0/color[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    u_rgb0/color[1]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  u_rgb0/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.858     1.989    u_rgb0/clk_100MHz_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  u_rgb0/color_reg[1]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.121     1.610    u_rgb0/color_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_rgb0/btn1_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb0/color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.590     1.476    u_rgb0/clk_100MHz_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  u_rgb0/btn1_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_rgb0/btn1_dly_reg/Q
                         net (fo=2, routed)           0.151     1.768    u_rgb0/btn1_dly
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  u_rgb0/color[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    u_rgb0/color[0]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  u_rgb0/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.858     1.989    u_rgb0/clk_100MHz_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  u_rgb0/color_reg[0]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.120     1.609    u_rgb0/color_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debounce_switches/signal_sync_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_switches/signal_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.595     1.481    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  debounce_switches/signal_sync_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  debounce_switches/signal_sync_1_reg[15]/Q
                         net (fo=2, routed)           0.069     1.678    debounce_switches/p_0_in40_in
    SLICE_X65Y38         LUT3 (Prop_lut3_I0_O)        0.099     1.777 r  debounce_switches/signal_out[15]_i_1/O
                         net (fo=1, routed)           0.000     1.777    debounce_switches/signal_out[15]_i_1_n_0
    SLICE_X65Y38         FDRE                                         r  debounce_switches/signal_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.866     1.997    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  debounce_switches/signal_out_reg[15]/C
                         clock pessimism             -0.516     1.481    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.091     1.572    debounce_switches/signal_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debounce_switches/signal_sync_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_switches/signal_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.592     1.478    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  debounce_switches/signal_sync_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  debounce_switches/signal_sync_1_reg[11]/Q
                         net (fo=2, routed)           0.069     1.675    debounce_switches/p_0_in28_in
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.099     1.774 r  debounce_switches/signal_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.774    debounce_switches/signal_out[11]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  debounce_switches/signal_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.861     1.992    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  debounce_switches/signal_out_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.091     1.569    debounce_switches/signal_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 shift_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.308ns (51.213%)  route 0.293ns (48.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.562     1.448    clk_100MHz_IBUF_BUFG
    SLICE_X52Y56         FDRE                                         r  shift_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  shift_counter_reg[14]/Q
                         net (fo=3, routed)           0.293     1.906    shift_counter_reg[14]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.050 r  shift_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.050    shift_counter_reg[12]_i_1_n_4
    SLICE_X53Y49         FDRE                                         r  shift_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.840     1.971    clk_100MHz_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  shift_counter_reg[15]/C
                         clock pessimism             -0.245     1.726    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.105     1.831    shift_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_led_shift_main/shift_mask_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_shift_main/shift_mask_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.986%)  route 0.125ns (47.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.595     1.481    u_led_shift_main/clk_100MHz_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  u_led_shift_main/shift_mask_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  u_led_shift_main/shift_mask_reg[8]/Q
                         net (fo=3, routed)           0.125     1.747    u_led_shift_main/shift_mask_led[8]
    SLICE_X63Y39         FDRE                                         r  u_led_shift_main/shift_mask_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.866     1.997    u_led_shift_main/clk_100MHz_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  u_led_shift_main/shift_mask_reg[7]/C
                         clock pessimism             -0.516     1.481    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.047     1.528    u_led_shift_main/shift_mask_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debounce_switches/signal_sync_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_switches/signal_sync_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.596     1.482    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  debounce_switches/signal_sync_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  debounce_switches/signal_sync_0_reg[15]/Q
                         net (fo=1, routed)           0.176     1.800    debounce_switches/signal_sync_0[15]
    SLICE_X65Y38         FDRE                                         r  debounce_switches/signal_sync_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.866     1.997    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  debounce_switches/signal_sync_1_reg[15]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.075     1.572    debounce_switches/signal_sync_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 debounce_switches/signal_sync_0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_switches/signal_sync_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.592     1.478    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  debounce_switches/signal_sync_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debounce_switches/signal_sync_0_reg[13]/Q
                         net (fo=1, routed)           0.172     1.791    debounce_switches/signal_sync_0[13]
    SLICE_X63Y33         FDRE                                         r  debounce_switches/signal_sync_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.861     1.992    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  debounce_switches/signal_sync_1_reg[13]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.071     1.562    debounce_switches/signal_sync_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debounce_switches/signal_sync_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_switches/signal_sync_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.593     1.479    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  debounce_switches/signal_sync_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  debounce_switches/signal_sync_0_reg[10]/Q
                         net (fo=1, routed)           0.119     1.727    debounce_switches/signal_sync_0[10]
    SLICE_X65Y35         FDRE                                         r  debounce_switches/signal_sync_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.863     1.994    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  debounce_switches/signal_sync_1_reg[10]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y35         FDRE (Hold_fdre_C_D)         0.012     1.491    debounce_switches/signal_sync_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y11    bpm_reg_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y15    bpm_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14    bpm_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13    bpm_reg_reg[11]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15    bpm_reg_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y16    bpm_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14    bpm_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15    bpm_reg_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X53Y12    bpm_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11    bpm_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11    bpm_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15    bpm_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15    bpm_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y14    bpm_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y14    bpm_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y13    bpm_reg_reg[11]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y13    bpm_reg_reg[11]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15    bpm_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15    bpm_reg_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11    bpm_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11    bpm_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15    bpm_reg_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15    bpm_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y14    bpm_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y14    bpm_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y13    bpm_reg_reg[11]_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y13    bpm_reg_reg[11]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15    bpm_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15    bpm_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_bus_clk_mux_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp1/ssd/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.847ns  (logic 1.926ns (16.257%)  route 9.921ns (83.743%))
  Logic Levels:           11  (FDRE=1 LUT4=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  sync_bus_clk_mux_reg[5]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sync_bus_clk_mux_reg[5]/Q
                         net (fo=2, routed)           0.984     1.440    disp1/ssd/Q[5]
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.124     1.564 f  disp1/ssd/seg[6]_i_123/O
                         net (fo=2, routed)           0.670     2.233    disp1/ssd/seg[6]_i_123_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I3_O)        0.124     2.357 r  disp1/ssd/seg[6]_i_122/O
                         net (fo=3, routed)           1.038     3.395    disp1/ssd/seg[6]_i_122_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.519 r  disp1/ssd/seg[6]_i_117/O
                         net (fo=8, routed)           1.230     4.750    disp1/ssd/seg[6]_i_117_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  disp1/ssd/seg[6]_i_104/O
                         net (fo=5, routed)           1.110     5.984    disp1/ssd/seg[6]_i_104_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.150     6.134 r  disp1/ssd/seg[6]_i_93/O
                         net (fo=5, routed)           0.855     6.989    disp1/ssd/shift_reg1_out0_in[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.328     7.317 r  disp1/ssd/seg[6]_i_65__0/O
                         net (fo=5, routed)           0.967     8.284    disp1/ssd/seg[6]_i_65__0_n_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.408 r  disp1/ssd/seg[6]_i_49__0/O
                         net (fo=4, routed)           0.848     9.256    disp1/ssd/seg[6]_i_49__0_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I3_O)        0.124     9.380 f  disp1/ssd/seg[6]_i_15__0/O
                         net (fo=1, routed)           1.175    10.555    disp1/ssd/seg[6]_i_15__0_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.679 r  disp1/ssd/seg[6]_i_5__0/O
                         net (fo=7, routed)           1.044    11.723    disp1/ssd/seg[6]_i_5__0_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.847 r  disp1/ssd/seg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.847    disp1/ssd/p_2_in[3]
    SLICE_X48Y24         FDSE                                         r  disp1/ssd/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_bus_clk_mux_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp1/ssd/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.754ns  (logic 1.946ns (16.557%)  route 9.808ns (83.443%))
  Logic Levels:           11  (FDRE=1 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  sync_bus_clk_mux_reg[5]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sync_bus_clk_mux_reg[5]/Q
                         net (fo=2, routed)           0.984     1.440    disp1/ssd/Q[5]
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.124     1.564 f  disp1/ssd/seg[6]_i_123/O
                         net (fo=2, routed)           0.670     2.233    disp1/ssd/seg[6]_i_123_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I3_O)        0.124     2.357 r  disp1/ssd/seg[6]_i_122/O
                         net (fo=3, routed)           1.038     3.395    disp1/ssd/seg[6]_i_122_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.519 r  disp1/ssd/seg[6]_i_117/O
                         net (fo=8, routed)           1.230     4.750    disp1/ssd/seg[6]_i_117_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  disp1/ssd/seg[6]_i_104/O
                         net (fo=5, routed)           1.107     5.981    disp1/ssd/seg[6]_i_104_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.150     6.131 r  disp1/ssd/seg[6]_i_92/O
                         net (fo=5, routed)           0.864     6.995    disp1/ssd/shift_reg1_out0_in[18]
    SLICE_X46Y18         LUT5 (Prop_lut5_I2_O)        0.348     7.343 r  disp1/ssd/seg[6]_i_72__0/O
                         net (fo=6, routed)           1.049     8.392    disp1/ssd/seg[6]_i_72__0_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.516 r  disp1/ssd/seg[6]_i_47__0/O
                         net (fo=4, routed)           0.810     9.326    disp1/ssd/seg[6]_i_47__0_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.450 f  disp1/ssd/seg[6]_i_23__0/O
                         net (fo=1, routed)           1.049    10.499    disp1/ssd/seg[6]_i_23__0_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.623 r  disp1/ssd/seg[6]_i_7/O
                         net (fo=7, routed)           1.007    11.630    disp1/ssd/seg[6]_i_7_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.754 r  disp1/ssd/seg[6]_i_2__0/O
                         net (fo=1, routed)           0.000    11.754    disp1/ssd/p_2_in[6]
    SLICE_X51Y24         FDSE                                         r  disp1/ssd/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_bus_clk_mux_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp1/ssd/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.752ns  (logic 1.946ns (16.559%)  route 9.806ns (83.441%))
  Logic Levels:           11  (FDRE=1 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  sync_bus_clk_mux_reg[5]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sync_bus_clk_mux_reg[5]/Q
                         net (fo=2, routed)           0.984     1.440    disp1/ssd/Q[5]
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.124     1.564 f  disp1/ssd/seg[6]_i_123/O
                         net (fo=2, routed)           0.670     2.233    disp1/ssd/seg[6]_i_123_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I3_O)        0.124     2.357 r  disp1/ssd/seg[6]_i_122/O
                         net (fo=3, routed)           1.038     3.395    disp1/ssd/seg[6]_i_122_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.519 r  disp1/ssd/seg[6]_i_117/O
                         net (fo=8, routed)           1.230     4.750    disp1/ssd/seg[6]_i_117_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  disp1/ssd/seg[6]_i_104/O
                         net (fo=5, routed)           1.107     5.981    disp1/ssd/seg[6]_i_104_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.150     6.131 r  disp1/ssd/seg[6]_i_92/O
                         net (fo=5, routed)           0.864     6.995    disp1/ssd/shift_reg1_out0_in[18]
    SLICE_X46Y18         LUT5 (Prop_lut5_I2_O)        0.348     7.343 r  disp1/ssd/seg[6]_i_72__0/O
                         net (fo=6, routed)           1.049     8.392    disp1/ssd/seg[6]_i_72__0_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.516 r  disp1/ssd/seg[6]_i_47__0/O
                         net (fo=4, routed)           0.810     9.326    disp1/ssd/seg[6]_i_47__0_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.450 f  disp1/ssd/seg[6]_i_23__0/O
                         net (fo=1, routed)           1.049    10.499    disp1/ssd/seg[6]_i_23__0_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.623 r  disp1/ssd/seg[6]_i_7/O
                         net (fo=7, routed)           1.005    11.628    disp1/ssd/seg[6]_i_7_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.752 r  disp1/ssd/seg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.752    disp1/ssd/p_2_in[4]
    SLICE_X51Y24         FDSE                                         r  disp1/ssd/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_bus_clk_mux_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp1/ssd/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.675ns  (logic 1.926ns (16.496%)  route 9.749ns (83.504%))
  Logic Levels:           11  (FDRE=1 LUT4=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  sync_bus_clk_mux_reg[5]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sync_bus_clk_mux_reg[5]/Q
                         net (fo=2, routed)           0.984     1.440    disp1/ssd/Q[5]
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.124     1.564 f  disp1/ssd/seg[6]_i_123/O
                         net (fo=2, routed)           0.670     2.233    disp1/ssd/seg[6]_i_123_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I3_O)        0.124     2.357 r  disp1/ssd/seg[6]_i_122/O
                         net (fo=3, routed)           1.038     3.395    disp1/ssd/seg[6]_i_122_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.519 r  disp1/ssd/seg[6]_i_117/O
                         net (fo=8, routed)           1.230     4.750    disp1/ssd/seg[6]_i_117_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  disp1/ssd/seg[6]_i_104/O
                         net (fo=5, routed)           1.110     5.984    disp1/ssd/seg[6]_i_104_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.150     6.134 r  disp1/ssd/seg[6]_i_93/O
                         net (fo=5, routed)           0.855     6.989    disp1/ssd/shift_reg1_out0_in[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.328     7.317 r  disp1/ssd/seg[6]_i_65__0/O
                         net (fo=5, routed)           0.967     8.284    disp1/ssd/seg[6]_i_65__0_n_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.408 r  disp1/ssd/seg[6]_i_49__0/O
                         net (fo=4, routed)           0.848     9.256    disp1/ssd/seg[6]_i_49__0_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I3_O)        0.124     9.380 f  disp1/ssd/seg[6]_i_15__0/O
                         net (fo=1, routed)           1.175    10.555    disp1/ssd/seg[6]_i_15__0_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.679 r  disp1/ssd/seg[6]_i_5__0/O
                         net (fo=7, routed)           0.873    11.551    disp1/ssd/seg[6]_i_5__0_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.675 r  disp1/ssd/seg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.675    disp1/ssd/p_2_in[1]
    SLICE_X49Y24         FDSE                                         r  disp1/ssd/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_bus_clk_mux_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp1/ssd/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.657ns  (logic 1.926ns (16.523%)  route 9.731ns (83.477%))
  Logic Levels:           11  (FDRE=1 LUT4=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  sync_bus_clk_mux_reg[5]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sync_bus_clk_mux_reg[5]/Q
                         net (fo=2, routed)           0.984     1.440    disp1/ssd/Q[5]
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.124     1.564 f  disp1/ssd/seg[6]_i_123/O
                         net (fo=2, routed)           0.670     2.233    disp1/ssd/seg[6]_i_123_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I3_O)        0.124     2.357 r  disp1/ssd/seg[6]_i_122/O
                         net (fo=3, routed)           1.038     3.395    disp1/ssd/seg[6]_i_122_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.519 r  disp1/ssd/seg[6]_i_117/O
                         net (fo=8, routed)           1.230     4.750    disp1/ssd/seg[6]_i_117_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  disp1/ssd/seg[6]_i_104/O
                         net (fo=5, routed)           1.110     5.984    disp1/ssd/seg[6]_i_104_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.150     6.134 r  disp1/ssd/seg[6]_i_93/O
                         net (fo=5, routed)           0.855     6.989    disp1/ssd/shift_reg1_out0_in[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.328     7.317 r  disp1/ssd/seg[6]_i_65__0/O
                         net (fo=5, routed)           0.967     8.284    disp1/ssd/seg[6]_i_65__0_n_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.408 r  disp1/ssd/seg[6]_i_49__0/O
                         net (fo=4, routed)           0.848     9.256    disp1/ssd/seg[6]_i_49__0_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I3_O)        0.124     9.380 f  disp1/ssd/seg[6]_i_15__0/O
                         net (fo=1, routed)           1.175    10.555    disp1/ssd/seg[6]_i_15__0_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.679 r  disp1/ssd/seg[6]_i_5__0/O
                         net (fo=7, routed)           0.854    11.533    disp1/ssd/seg[6]_i_5__0_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.657 r  disp1/ssd/seg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    11.657    disp1/ssd/p_2_in[5]
    SLICE_X49Y24         FDSE                                         r  disp1/ssd/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_bus_clk_mux_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp0/ssd/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.630ns  (logic 2.384ns (20.499%)  route 9.246ns (79.501%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE                         0.000     0.000 r  sync_bus_clk_mux_reg[24]/C
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync_bus_clk_mux_reg[24]/Q
                         net (fo=3, routed)           1.158     1.614    disp0/ssd/Q[4]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.152     1.766 r  disp0/ssd/seg[6]_i_70/O
                         net (fo=1, routed)           0.293     2.059    disp0/ssd/seg[6]_i_70_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I3_O)        0.326     2.385 f  disp0/ssd/seg[6]_i_38/O
                         net (fo=25, routed)          1.546     3.931    disp0/ssd/seg[6]_i_38_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.083 r  disp0/ssd/seg[6]_i_77/O
                         net (fo=2, routed)           0.617     4.700    disp0/ssd/seg[6]_i_77_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.026 r  disp0/ssd/seg[6]_i_61/O
                         net (fo=16, routed)          1.053     6.079    disp0/ssd/seg[6]_i_61_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.203 f  disp0/ssd/seg[6]_i_42/O
                         net (fo=2, routed)           0.968     7.171    disp0/ssd/seg[6]_i_42_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.295 f  disp0/ssd/seg[6]_i_34__0/O
                         net (fo=4, routed)           0.856     8.151    disp0/ssd/seg[6]_i_34__0_n_0
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  disp0/ssd/seg[6]_i_44/O
                         net (fo=1, routed)           0.719     8.994    disp0/ssd/seg[6]_i_44_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.150     9.144 f  disp0/ssd/seg[6]_i_19/O
                         net (fo=1, routed)           0.864    10.008    disp0/ssd/seg[6]_i_19_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I4_O)        0.326    10.334 f  disp0/ssd/seg[6]_i_4/O
                         net (fo=7, routed)           1.172    11.506    disp0/ssd/seg[6]_i_4_n_0
    SLICE_X48Y34         LUT5 (Prop_lut5_I3_O)        0.124    11.630 r  disp0/ssd/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.630    disp0/ssd/p_2_in[4]
    SLICE_X48Y34         FDRE                                         r  disp0/ssd/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_bus_clk_mux_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp0/ssd/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.623ns  (logic 2.384ns (20.511%)  route 9.239ns (79.489%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE                         0.000     0.000 r  sync_bus_clk_mux_reg[24]/C
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync_bus_clk_mux_reg[24]/Q
                         net (fo=3, routed)           1.158     1.614    disp0/ssd/Q[4]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.152     1.766 r  disp0/ssd/seg[6]_i_70/O
                         net (fo=1, routed)           0.293     2.059    disp0/ssd/seg[6]_i_70_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I3_O)        0.326     2.385 f  disp0/ssd/seg[6]_i_38/O
                         net (fo=25, routed)          1.546     3.931    disp0/ssd/seg[6]_i_38_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.083 r  disp0/ssd/seg[6]_i_77/O
                         net (fo=2, routed)           0.617     4.700    disp0/ssd/seg[6]_i_77_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.026 r  disp0/ssd/seg[6]_i_61/O
                         net (fo=16, routed)          1.053     6.079    disp0/ssd/seg[6]_i_61_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.203 r  disp0/ssd/seg[6]_i_42/O
                         net (fo=2, routed)           0.968     7.171    disp0/ssd/seg[6]_i_42_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.295 r  disp0/ssd/seg[6]_i_34__0/O
                         net (fo=4, routed)           0.856     8.151    disp0/ssd/seg[6]_i_34__0_n_0
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.275 f  disp0/ssd/seg[6]_i_44/O
                         net (fo=1, routed)           0.719     8.994    disp0/ssd/seg[6]_i_44_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.150     9.144 r  disp0/ssd/seg[6]_i_19/O
                         net (fo=1, routed)           0.864    10.008    disp0/ssd/seg[6]_i_19_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I4_O)        0.326    10.334 r  disp0/ssd/seg[6]_i_4/O
                         net (fo=7, routed)           1.165    11.499    disp0/ssd/seg[6]_i_4_n_0
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124    11.623 r  disp0/ssd/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.623    disp0/ssd/p_2_in[5]
    SLICE_X48Y34         FDRE                                         r  disp0/ssd/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_bus_clk_mux_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp1/ssd/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.565ns  (logic 1.946ns (16.827%)  route 9.619ns (83.173%))
  Logic Levels:           11  (FDRE=1 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  sync_bus_clk_mux_reg[5]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sync_bus_clk_mux_reg[5]/Q
                         net (fo=2, routed)           0.984     1.440    disp1/ssd/Q[5]
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.124     1.564 f  disp1/ssd/seg[6]_i_123/O
                         net (fo=2, routed)           0.670     2.233    disp1/ssd/seg[6]_i_123_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I3_O)        0.124     2.357 r  disp1/ssd/seg[6]_i_122/O
                         net (fo=3, routed)           1.038     3.395    disp1/ssd/seg[6]_i_122_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.519 r  disp1/ssd/seg[6]_i_117/O
                         net (fo=8, routed)           1.230     4.750    disp1/ssd/seg[6]_i_117_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  disp1/ssd/seg[6]_i_104/O
                         net (fo=5, routed)           1.107     5.981    disp1/ssd/seg[6]_i_104_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.150     6.131 r  disp1/ssd/seg[6]_i_92/O
                         net (fo=5, routed)           0.864     6.995    disp1/ssd/shift_reg1_out0_in[18]
    SLICE_X46Y18         LUT5 (Prop_lut5_I2_O)        0.348     7.343 r  disp1/ssd/seg[6]_i_72__0/O
                         net (fo=6, routed)           1.049     8.392    disp1/ssd/seg[6]_i_72__0_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.516 r  disp1/ssd/seg[6]_i_47__0/O
                         net (fo=4, routed)           0.810     9.326    disp1/ssd/seg[6]_i_47__0_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.450 f  disp1/ssd/seg[6]_i_23__0/O
                         net (fo=1, routed)           1.049    10.499    disp1/ssd/seg[6]_i_23__0_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.623 r  disp1/ssd/seg[6]_i_7/O
                         net (fo=7, routed)           0.818    11.441    disp1/ssd/seg[6]_i_7_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.565 r  disp1/ssd/seg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.565    disp1/ssd/p_2_in[2]
    SLICE_X48Y24         FDSE                                         r  disp1/ssd/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_bus_clk_mux_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp0/ssd/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.543ns  (logic 2.384ns (20.654%)  route 9.159ns (79.346%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE                         0.000     0.000 r  sync_bus_clk_mux_reg[24]/C
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync_bus_clk_mux_reg[24]/Q
                         net (fo=3, routed)           1.158     1.614    disp0/ssd/Q[4]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.152     1.766 r  disp0/ssd/seg[6]_i_70/O
                         net (fo=1, routed)           0.293     2.059    disp0/ssd/seg[6]_i_70_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I3_O)        0.326     2.385 f  disp0/ssd/seg[6]_i_38/O
                         net (fo=25, routed)          1.546     3.931    disp0/ssd/seg[6]_i_38_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.083 r  disp0/ssd/seg[6]_i_77/O
                         net (fo=2, routed)           0.617     4.700    disp0/ssd/seg[6]_i_77_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.026 r  disp0/ssd/seg[6]_i_61/O
                         net (fo=16, routed)          1.053     6.079    disp0/ssd/seg[6]_i_61_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.203 r  disp0/ssd/seg[6]_i_42/O
                         net (fo=2, routed)           0.968     7.171    disp0/ssd/seg[6]_i_42_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.295 r  disp0/ssd/seg[6]_i_34__0/O
                         net (fo=4, routed)           0.856     8.151    disp0/ssd/seg[6]_i_34__0_n_0
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.275 f  disp0/ssd/seg[6]_i_44/O
                         net (fo=1, routed)           0.719     8.994    disp0/ssd/seg[6]_i_44_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.150     9.144 r  disp0/ssd/seg[6]_i_19/O
                         net (fo=1, routed)           0.864    10.008    disp0/ssd/seg[6]_i_19_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I4_O)        0.326    10.334 r  disp0/ssd/seg[6]_i_4/O
                         net (fo=7, routed)           1.085    11.419    disp0/ssd/seg[6]_i_4_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I2_O)        0.124    11.543 r  disp0/ssd/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.543    disp0/ssd/p_2_in[6]
    SLICE_X50Y36         FDRE                                         r  disp0/ssd/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_bus_clk_mux_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp0/ssd/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.532ns  (logic 2.384ns (20.673%)  route 9.148ns (79.327%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE                         0.000     0.000 r  sync_bus_clk_mux_reg[24]/C
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync_bus_clk_mux_reg[24]/Q
                         net (fo=3, routed)           1.158     1.614    disp0/ssd/Q[4]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.152     1.766 r  disp0/ssd/seg[6]_i_70/O
                         net (fo=1, routed)           0.293     2.059    disp0/ssd/seg[6]_i_70_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I3_O)        0.326     2.385 f  disp0/ssd/seg[6]_i_38/O
                         net (fo=25, routed)          1.546     3.931    disp0/ssd/seg[6]_i_38_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.083 r  disp0/ssd/seg[6]_i_77/O
                         net (fo=2, routed)           0.617     4.700    disp0/ssd/seg[6]_i_77_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.026 r  disp0/ssd/seg[6]_i_61/O
                         net (fo=16, routed)          1.053     6.079    disp0/ssd/seg[6]_i_61_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.203 r  disp0/ssd/seg[6]_i_42/O
                         net (fo=2, routed)           0.968     7.171    disp0/ssd/seg[6]_i_42_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.295 r  disp0/ssd/seg[6]_i_34__0/O
                         net (fo=4, routed)           0.856     8.151    disp0/ssd/seg[6]_i_34__0_n_0
    SLICE_X55Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.275 f  disp0/ssd/seg[6]_i_44/O
                         net (fo=1, routed)           0.719     8.994    disp0/ssd/seg[6]_i_44_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.150     9.144 r  disp0/ssd/seg[6]_i_19/O
                         net (fo=1, routed)           0.864    10.008    disp0/ssd/seg[6]_i_19_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I4_O)        0.326    10.334 r  disp0/ssd/seg[6]_i_4/O
                         net (fo=7, routed)           1.074    11.408    disp0/ssd/seg[6]_i_4_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I2_O)        0.124    11.532 r  disp0/ssd/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.532    disp0/ssd/p_2_in[3]
    SLICE_X50Y36         FDRE                                         r  disp0/ssd/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scroll_msg/char_reg[2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scroll_msg/combined_letter_reg_display0_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE                         0.000     0.000 r  scroll_msg/char_reg[2][1]/C
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  scroll_msg/char_reg[2][1]/Q
                         net (fo=1, routed)           0.059     0.207    scroll_msg/char_reg[2]_1[1]
    SLICE_X53Y30         FDRE                                         r  scroll_msg/combined_letter_reg_display0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_msg/combined_letter_reg_display1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            combined_letter_reg_display1_sync_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE                         0.000     0.000 r  scroll_msg/combined_letter_reg_display1_reg[11]/C
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scroll_msg/combined_letter_reg_display1_reg[11]/Q
                         net (fo=1, routed)           0.099     0.240    combined_letter_reg_display1[11]
    SLICE_X52Y26         FDRE                                         r  combined_letter_reg_display1_sync_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_msg/combined_letter_reg_display1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            combined_letter_reg_display1_sync_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE                         0.000     0.000 r  scroll_msg/combined_letter_reg_display1_reg[4]/C
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scroll_msg/combined_letter_reg_display1_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    combined_letter_reg_display1[4]
    SLICE_X52Y27         FDRE                                         r  combined_letter_reg_display1_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_msg/char_reg[5][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scroll_msg/combined_letter_reg_display1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE                         0.000     0.000 r  scroll_msg/char_reg[5][0]/C
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scroll_msg/char_reg[5][0]/Q
                         net (fo=1, routed)           0.112     0.253    scroll_msg/char_reg[5]_6[0]
    SLICE_X51Y27         FDRE                                         r  scroll_msg/combined_letter_reg_display1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_msg/char_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scroll_msg/combined_letter_reg_display0_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE                         0.000     0.000 r  scroll_msg/char_reg[0][2]/C
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scroll_msg/char_reg[0][2]/Q
                         net (fo=1, routed)           0.116     0.257    scroll_msg/char_reg[0]_3[2]
    SLICE_X52Y29         FDRE                                         r  scroll_msg/combined_letter_reg_display0_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_msg/combined_letter_reg_display0_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            combined_letter_reg_display0_sync_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.130%)  route 0.116ns (43.870%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE                         0.000     0.000 r  scroll_msg/combined_letter_reg_display0_reg[9]/C
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  scroll_msg/combined_letter_reg_display0_reg[9]/Q
                         net (fo=1, routed)           0.116     0.264    combined_letter_reg_display0[9]
    SLICE_X46Y31         FDRE                                         r  combined_letter_reg_display0_sync_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_msg/combined_letter_reg_display0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            combined_letter_reg_display0_sync_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.655%)  route 0.132ns (48.345%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE                         0.000     0.000 r  scroll_msg/combined_letter_reg_display0_reg[10]/C
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scroll_msg/combined_letter_reg_display0_reg[10]/Q
                         net (fo=1, routed)           0.132     0.273    combined_letter_reg_display0[10]
    SLICE_X54Y30         FDRE                                         r  combined_letter_reg_display0_sync_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_msg/combined_letter_reg_display0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            combined_letter_reg_display0_sync_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.655%)  route 0.132ns (48.345%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE                         0.000     0.000 r  scroll_msg/combined_letter_reg_display0_reg[6]/C
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scroll_msg/combined_letter_reg_display0_reg[6]/Q
                         net (fo=1, routed)           0.132     0.273    combined_letter_reg_display0[6]
    SLICE_X54Y30         FDRE                                         r  combined_letter_reg_display0_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_msg/char_reg[4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scroll_msg/combined_letter_reg_display1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE                         0.000     0.000 r  scroll_msg/char_reg[4][0]/C
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  scroll_msg/char_reg[4][0]/Q
                         net (fo=1, routed)           0.110     0.274    scroll_msg/char_reg[4]_7[0]
    SLICE_X46Y27         FDRE                                         r  scroll_msg/combined_letter_reg_display1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll_msg/char_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scroll_msg/combined_letter_reg_display0_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE                         0.000     0.000 r  scroll_msg/char_reg[0][3]/C
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  scroll_msg/char_reg[0][3]/Q
                         net (fo=1, routed)           0.148     0.276    scroll_msg/char_reg[0]_3[3]
    SLICE_X52Y29         FDRE                                         r  scroll_msg/combined_letter_reg_display0_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gclk
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.403ns  (logic 4.496ns (47.822%)  route 4.906ns (52.178%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.622     5.148    clk_100MHz_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  shift_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  shift_enable_reg/Q
                         net (fo=21, routed)          1.808     7.375    u_led_shift_main/shift_enable
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.327     7.702 r  u_led_shift_main/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.098    10.800    led_OBUF[15]
    A4                   OBUF (Prop_obuf_I_O)         3.750    14.551 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.551    led[15]
    A4                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.195ns  (logic 4.462ns (48.523%)  route 4.733ns (51.477%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.622     5.148    clk_100MHz_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  shift_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  shift_enable_reg/Q
                         net (fo=21, routed)          1.282     6.849    u_led_shift_main/shift_enable
    SLICE_X63Y39         LUT3 (Prop_lut3_I0_O)        0.325     7.174 r  u_led_shift_main/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.451    10.625    led_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.718    14.343 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.343    led[7]
    E5                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.125ns  (logic 4.245ns (46.524%)  route 4.880ns (53.476%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.622     5.148    clk_100MHz_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  shift_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  shift_enable_reg/Q
                         net (fo=21, routed)          1.808     7.375    u_led_shift_main/shift_enable
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.299     7.674 r  u_led_shift_main/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.072    10.746    led_OBUF[14]
    B4                   OBUF (Prop_obuf_I_O)         3.527    14.273 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.273    led[14]
    B4                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 4.473ns (49.443%)  route 4.574ns (50.557%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.622     5.148    clk_100MHz_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  shift_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  shift_enable_reg/Q
                         net (fo=21, routed)          1.280     6.847    u_led_shift_main/shift_enable
    SLICE_X63Y39         LUT3 (Prop_lut3_I0_O)        0.325     7.172 r  u_led_shift_main/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.295    10.467    led_OBUF[9]
    C3                   OBUF (Prop_obuf_I_O)         3.729    14.196 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.196    led[9]
    C3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.022ns  (logic 4.489ns (49.756%)  route 4.533ns (50.244%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.622     5.148    clk_100MHz_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  shift_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  shift_enable_reg/Q
                         net (fo=21, routed)          1.439     7.007    u_led_shift_main/shift_enable
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.325     7.332 r  u_led_shift_main/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.094    10.425    led_OBUF[13]
    A3                   OBUF (Prop_obuf_I_O)         3.745    14.170 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.170    led[13]
    A3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.989ns  (logic 4.483ns (49.873%)  route 4.506ns (50.127%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.622     5.148    clk_100MHz_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  shift_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  shift_enable_reg/Q
                         net (fo=21, routed)          1.553     7.121    u_led_shift_main/shift_enable
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.325     7.446 r  u_led_shift_main/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.952    10.398    led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.739    14.137 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.137    led[11]
    A2                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_switches/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.933ns  (logic 4.090ns (45.782%)  route 4.843ns (54.218%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.633     5.159    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  debounce_switches/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  debounce_switches/signal_out_reg[8]/Q
                         net (fo=4, routed)           1.528     7.143    u_led_shift_main/sw_debounced[8]
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.267 r  u_led_shift_main/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.315    10.583    led_OBUF[8]
    E6                   OBUF (Prop_obuf_I_O)         3.510    14.092 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.092    led[8]
    E6                                                                r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.757ns  (logic 4.244ns (48.471%)  route 4.512ns (51.529%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.622     5.148    clk_100MHz_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  shift_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  shift_enable_reg/Q
                         net (fo=21, routed)          1.439     7.007    u_led_shift_main/shift_enable
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.299     7.306 r  u_led_shift_main/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.073    10.379    led_OBUF[12]
    B3                   OBUF (Prop_obuf_I_O)         3.526    13.905 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.905    led[12]
    B3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.669ns  (logic 4.499ns (51.898%)  route 4.170ns (48.102%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.622     5.148    clk_100MHz_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  shift_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  shift_enable_reg/Q
                         net (fo=21, routed)          1.507     7.075    u_led_shift_main/shift_enable
    SLICE_X62Y39         LUT3 (Prop_lut3_I0_O)        0.327     7.402 r  u_led_shift_main/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.663    10.064    led_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.753    13.817 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.817    led[5]
    E2                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_switches/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.658ns  (logic 4.103ns (47.386%)  route 4.555ns (52.614%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.621     5.147    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  debounce_switches/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  debounce_switches/signal_out_reg[2]/Q
                         net (fo=6, routed)           2.090     7.694    u_led_shift_main/sw_debounced[2]
    SLICE_X62Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.818 r  u_led_shift_main/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.465    10.283    led_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523    13.805 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.805    led[2]
    F1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_switches/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_bus_clk_mux_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.164ns (53.176%)  route 0.144ns (46.824%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.568     1.454    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X56Y38         FDRE                                         r  debounce_switches/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.164     1.618 r  debounce_switches/signal_out_reg[7]/Q
                         net (fo=4, routed)           0.144     1.763    sw_debounced[7]
    SLICE_X56Y37         FDRE                                         r  sync_bus_clk_mux_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_switches/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_bus_clk_mux_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.164ns (45.903%)  route 0.193ns (54.097%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.589     1.475    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  debounce_switches/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  debounce_switches/signal_out_reg[5]/Q
                         net (fo=4, routed)           0.193     1.832    sw_debounced[5]
    SLICE_X58Y33         FDRE                                         r  sync_bus_clk_mux_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_switches/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_bus_clk_mux_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.698%)  route 0.214ns (60.302%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.592     1.478    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  debounce_switches/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debounce_switches/signal_out_reg[13]/Q
                         net (fo=4, routed)           0.214     1.833    sw_debounced[13]
    SLICE_X63Y35         FDRE                                         r  sync_bus_clk_mux_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_switches/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_bus_clk_mux_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.593     1.479    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  debounce_switches/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  debounce_switches/signal_out_reg[10]/Q
                         net (fo=4, routed)           0.216     1.837    sw_debounced[10]
    SLICE_X63Y35         FDRE                                         r  sync_bus_clk_mux_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_switches/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_bus_clk_mux_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.450%)  route 0.236ns (62.550%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.592     1.478    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  debounce_switches/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debounce_switches/signal_out_reg[6]/Q
                         net (fo=4, routed)           0.236     1.855    sw_debounced[6]
    SLICE_X58Y33         FDRE                                         r  sync_bus_clk_mux_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bpm_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_bus_clk_mux_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.141ns (34.139%)  route 0.272ns (65.861%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.564     1.450    clk_100MHz_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  bpm_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  bpm_reg_reg[5]/Q
                         net (fo=16, routed)          0.272     1.863    bpm_reg_reg_n_0_[5]
    SLICE_X51Y13         FDRE                                         r  sync_bus_clk_mux_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_switches/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_bus_clk_mux_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.141ns (36.269%)  route 0.248ns (63.731%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.592     1.478    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  debounce_switches/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debounce_switches/signal_out_reg[11]/Q
                         net (fo=4, routed)           0.248     1.867    sw_debounced[11]
    SLICE_X63Y35         FDRE                                         r  sync_bus_clk_mux_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_switches/signal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_bus_clk_mux_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.141ns (35.853%)  route 0.252ns (64.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.595     1.481    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  debounce_switches/signal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  debounce_switches/signal_out_reg[9]/Q
                         net (fo=4, routed)           0.252     1.874    sw_debounced[9]
    SLICE_X63Y35         FDRE                                         r  sync_bus_clk_mux_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_switches/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_bus_clk_mux_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.141ns (35.193%)  route 0.260ns (64.807%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.591     1.477    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  debounce_switches/signal_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  debounce_switches/signal_out_reg[12]/Q
                         net (fo=4, routed)           0.260     1.878    sw_debounced[12]
    SLICE_X63Y35         FDRE                                         r  sync_bus_clk_mux_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bpm_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_bus_clk_mux_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.141ns (31.611%)  route 0.305ns (68.389%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.566     1.452    clk_100MHz_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  bpm_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  bpm_reg_reg[11]/Q
                         net (fo=10, routed)          0.305     1.898    bpm_reg_reg_n_0_[11]
    SLICE_X48Y16         FDRE                                         r  sync_bus_clk_mux_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gclk

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            db_btn1/signal_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.407ns  (logic 1.443ns (42.341%)  route 1.965ns (57.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn1_IBUF_inst/O
                         net (fo=1, routed)           1.965     3.407    db_btn1/signal_in
    SLICE_X62Y19         FDRE                                         r  db_btn1/signal_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.511     4.858    db_btn1/clk_100MHz_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  db_btn1/signal_sync_0_reg/C

Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            db_btn3/signal_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 1.462ns (43.823%)  route 1.874ns (56.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn3_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.335    db_btn3/signal_in
    SLICE_X59Y23         FDRE                                         r  db_btn3/signal_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.506     4.853    db_btn3/clk_100MHz_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  db_btn3/signal_sync_0_reg/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            db_btn2/signal_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.220ns  (logic 1.457ns (45.260%)  route 1.762ns (54.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    H2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.762     3.220    db_btn2/signal_in
    SLICE_X63Y24         FDRE                                         r  db_btn2/signal_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.505     4.852    db_btn2/clk_100MHz_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  db_btn2/signal_sync_0_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            db_btn0/signal_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.456ns (45.246%)  route 1.763ns (54.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           1.763     3.219    db_btn0/signal_in
    SLICE_X62Y21         FDRE                                         r  db_btn0/signal_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.510     4.857    db_btn0/clk_100MHz_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  db_btn0/signal_sync_0_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.853ns  (logic 1.457ns (51.070%)  route 1.396ns (48.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    P2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.396     2.853    debounce_switches/signal_in[7]
    SLICE_X56Y38         FDRE                                         r  debounce_switches/signal_sync_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.453     4.800    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X56Y38         FDRE                                         r  debounce_switches/signal_sync_0_reg[7]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 1.454ns (51.974%)  route 1.344ns (48.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.344     2.798    debounce_switches/signal_in[1]
    SLICE_X58Y29         FDRE                                         r  debounce_switches/signal_sync_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.510     4.857    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  debounce_switches/signal_sync_0_reg[1]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.735ns  (logic 1.448ns (52.924%)  route 1.288ns (47.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.288     2.735    debounce_switches/signal_in[6]
    SLICE_X58Y35         FDRE                                         r  debounce_switches/signal_sync_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.516     4.863    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  debounce_switches/signal_sync_0_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.727ns  (logic 1.445ns (53.011%)  route 1.281ns (46.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           1.281     2.727    debounce_switches/signal_in[3]
    SLICE_X58Y30         FDRE                                         r  debounce_switches/signal_sync_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.510     4.857    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  debounce_switches/signal_sync_0_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 1.461ns (54.308%)  route 1.229ns (45.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.229     2.690    debounce_switches/signal_in[0]
    SLICE_X63Y24         FDRE                                         r  debounce_switches/signal_sync_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.505     4.852    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  debounce_switches/signal_sync_0_reg[0]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 1.449ns (55.479%)  route 1.163ns (44.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    L1                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           1.163     2.611    debounce_switches/signal_in[13]
    SLICE_X62Y33         FDRE                                         r  debounce_switches/signal_sync_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         1.515     4.862    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  debounce_switches/signal_sync_0_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.220ns (39.914%)  route 0.331ns (60.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    N1                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.331     0.550    debounce_switches/signal_in[10]
    SLICE_X65Y35         FDRE                                         r  debounce_switches/signal_sync_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.863     1.994    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  debounce_switches/signal_sync_0_reg[10]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.218ns (37.968%)  route 0.356ns (62.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.356     0.574    debounce_switches/signal_in[15]
    SLICE_X65Y42         FDRE                                         r  debounce_switches/signal_sync_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.867     1.998    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  debounce_switches/signal_sync_0_reg[15]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.216ns (37.427%)  route 0.360ns (62.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.360     0.576    debounce_switches/signal_in[5]
    SLICE_X61Y27         FDRE                                         r  debounce_switches/signal_sync_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.853     1.984    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  debounce_switches/signal_sync_0_reg[5]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.225ns (38.100%)  route 0.366ns (61.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.366     0.591    debounce_switches/signal_in[14]
    SLICE_X62Y42         FDRE                                         r  debounce_switches/signal_sync_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.867     1.998    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  debounce_switches/signal_sync_0_reg[14]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.234ns (36.947%)  route 0.399ns (63.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    M2                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.399     0.633    debounce_switches/signal_in[11]
    SLICE_X62Y33         FDRE                                         r  debounce_switches/signal_sync_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.861     1.992    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  debounce_switches/signal_sync_0_reg[11]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.218ns (34.355%)  route 0.417ns (65.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.417     0.635    debounce_switches/signal_in[12]
    SLICE_X62Y32         FDRE                                         r  debounce_switches/signal_sync_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.860     1.991    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  debounce_switches/signal_sync_0_reg[12]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.224ns (34.880%)  route 0.418ns (65.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.418     0.642    debounce_switches/signal_in[9]
    SLICE_X63Y38         FDRE                                         r  debounce_switches/signal_sync_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.866     1.997    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  debounce_switches/signal_sync_0_reg[9]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.231ns (34.866%)  route 0.431ns (65.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.431     0.662    debounce_switches/signal_in[8]
    SLICE_X65Y34         FDRE                                         r  debounce_switches/signal_sync_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.862     1.993    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  debounce_switches/signal_sync_0_reg[8]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.221ns (32.835%)  route 0.452ns (67.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.452     0.673    debounce_switches/signal_in[2]
    SLICE_X58Y26         FDRE                                         r  debounce_switches/signal_sync_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.851     1.982    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  debounce_switches/signal_sync_0_reg[2]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            debounce_switches/signal_sync_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.224ns (32.684%)  route 0.461ns (67.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T1                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.461     0.684    debounce_switches/signal_in[4]
    SLICE_X62Y27         FDRE                                         r  debounce_switches/signal_sync_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=662, routed)         0.855     1.986    debounce_switches/clk_100MHz_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  debounce_switches/signal_sync_0_reg[4]/C





