set ::env(PROJECT_NAME) wb_dma_wrapper
set ::env(DESIGN_TOP) dma_wrapper_top
set ::env(DESIGN_DIR) RTL_Benchmark/other/wb_wrapper_net
set ::env(TOP_VERILOG) RTL_Benchmark/other/wb_wrapper_net/dma_wrapper_top_output_verilog.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
