// Seed: 2994197381
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2
    , id_8,
    input supply0 id_3,
    input tri0 id_4,
    output wor id_5,
    output supply1 id_6
);
  wire id_9, id_10;
  wor id_11 = (id_9) && 1;
  assign id_6 = id_8 * id_9 - id_10;
  supply0 id_12 = 1;
  supply0 id_13;
  assign id_9 = 1;
  assign id_9 = 1;
  supply1 id_14;
  assign id_14 = 1;
  id_15(
      .id_0(1'b0), .id_1(1), .id_2(id_13 >>> 1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input uwire id_5
);
  tri0 id_7 = id_3;
  tri1 id_8;
  assign id_8 = 1 == 1'b0;
  assign id_4 = 1;
  wire id_9;
  tri0 id_10 = 1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_7,
      id_5,
      id_1,
      id_7
  );
  wire id_11, id_12, id_13;
endmodule
