

================================================================
== Vitis HLS Report for 'hls_snn_izikevich_Pipeline_VITIS_LOOP_44_2'
================================================================
* Date:           Thu Mar  7 19:18:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        proj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  5.125 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  1.360 us|  1.360 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2  |       32|       32|         1|          1|          2|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%bits = alloca i32 1"   --->   Operation 4 'alloca' 'bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_input_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_input_load"   --->   Operation 6 'read' 'p_input_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %x"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %bits"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i.i9"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%b = load i6 %x" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 10 'load' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.82ns)   --->   "%icmp_ln44 = icmp_eq  i6 %b, i6 32" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 11 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.82ns)   --->   "%add_ln44 = add i6 %b, i6 1" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 12 'add' 'add_ln44' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body3.i.i9.split, void %for.body3.i.i.i.preheader.exitStub" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 13 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%bits_load = load i32 %bits" [src/snn_izhikevich_axi.h:50->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 14 'load' 'bits_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %b" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 15 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_22" [src/snn_izhikevich_axi.h:46->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 16 'specpipeline' 'specpipeline_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/snn_izhikevich_axi.h:40->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 18 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.82ns)   --->   "%icmp_ln50 = icmp_eq  i6 %b, i6 0" [src/snn_izhikevich_axi.h:50->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 19 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln44)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.69ns)   --->   "%bits_1 = select i1 %icmp_ln50, i32 %p_input_load_read, i32 %bits_load" [src/snn_izhikevich_axi.h:50->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 20 'select' 'bits_1' <Predicate = (!icmp_ln44)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%icmp_ln55 = icmp_ult  i6 %b, i6 6" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 21 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln44)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc.i.i, void %if.then6.i.i16" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 22 'br' 'br_ln55' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i6 %b" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 23 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i3 %trunc_ln55" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 24 'zext' 'zext_ln55' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bit_select_i_i_i_i_i1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bits_1, i32 %zext_ln55" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 25 'bitselect' 'bit_select_i_i_i_i_i1' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_mem_addr = getelementptr i1 %p_mem, i64 0, i64 %zext_ln44" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 26 'getelementptr' 'p_mem_addr' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln55 = store i1 %bit_select_i_i_i_i_i1, i3 %p_mem_addr" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 27 'store' 'store_ln55' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc.i.i" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 28 'br' 'br_ln55' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln44 = store i6 %add_ln44, i6 %x" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 29 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %bits_1, i32 %bits" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 30 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body3.i.i9" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 31 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_input_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bits                   (alloca           ) [ 011]
x                      (alloca           ) [ 011]
p_input_load_read      (read             ) [ 011]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
b                      (load             ) [ 000]
icmp_ln44              (icmp             ) [ 011]
add_ln44               (add              ) [ 000]
br_ln44                (br               ) [ 000]
bits_load              (load             ) [ 000]
zext_ln44              (zext             ) [ 000]
specpipeline_ln46      (specpipeline     ) [ 000]
speclooptripcount_ln40 (speclooptripcount) [ 000]
specloopname_ln44      (specloopname     ) [ 000]
icmp_ln50              (icmp             ) [ 000]
bits_1                 (select           ) [ 000]
icmp_ln55              (icmp             ) [ 011]
br_ln55                (br               ) [ 000]
trunc_ln55             (trunc            ) [ 000]
zext_ln55              (zext             ) [ 000]
bit_select_i_i_i_i_i1  (bitselect        ) [ 000]
p_mem_addr             (getelementptr    ) [ 000]
store_ln55             (store            ) [ 000]
br_ln55                (br               ) [ 000]
store_ln44             (store            ) [ 000]
store_ln44             (store            ) [ 000]
br_ln44                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_input_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_input_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mem"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="bits_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bits/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="x_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_input_load_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_input_load_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_mem_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="6" slack="0"/>
<pin id="54" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_mem_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="store_ln55_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="3" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="6" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="b_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="1"/>
<pin id="75" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln44_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln44_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="bits_load_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bits_load/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln44_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln50_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="bits_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bits_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln55_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln55_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln55_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="bit_select_i_i_i_i_i1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i_i_i_i1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln44_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="1"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln44_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="bits_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bits "/>
</bind>
</comp>

<comp id="149" class="1005" name="x_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_input_load_read_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_input_load_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="34" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="73" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="100"><net_src comp="73" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="88" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="73" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="73" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="102" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="123" pin="3"/><net_sink comp="57" pin=1"/></net>

<net id="136"><net_src comp="82" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="102" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="36" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="148"><net_src comp="142" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="152"><net_src comp="40" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="159"><net_src comp="44" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="102" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_mem | {2 }
 - Input state : 
	Port: hls_snn_izikevich_Pipeline_VITIS_LOOP_44_2 : p_input_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln44 : 1
		add_ln44 : 1
		br_ln44 : 2
		zext_ln44 : 1
		icmp_ln50 : 1
		bits_1 : 2
		icmp_ln55 : 1
		br_ln55 : 2
		trunc_ln55 : 1
		zext_ln55 : 2
		bit_select_i_i_i_i_i1 : 3
		p_mem_addr : 2
		store_ln55 : 4
		store_ln44 : 2
		store_ln44 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        icmp_ln44_fu_76       |    0    |    14   |
|   icmp   |        icmp_ln50_fu_96       |    0    |    14   |
|          |       icmp_ln55_fu_109       |    0    |    14   |
|----------|------------------------------|---------|---------|
|  select  |         bits_1_fu_102        |    0    |    32   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln44_fu_82        |    0    |    14   |
|----------|------------------------------|---------|---------|
|   read   | p_input_load_read_read_fu_44 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |        zext_ln44_fu_91       |    0    |    0    |
|          |       zext_ln55_fu_119       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln55_fu_115      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect| bit_select_i_i_i_i_i1_fu_123 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    88   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       bits_reg_142      |   32   |
|p_input_load_read_reg_156|   32   |
|        x_reg_149        |    6   |
+-------------------------+--------+
|          Total          |   70   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   88   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   70   |    -   |
+-----------+--------+--------+
|   Total   |   70   |   88   |
+-----------+--------+--------+
