m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/restador8bits/simulation/qsim
Erestador8bits
Z1 w1731958703
Z2 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z3 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 3HQPc5MVbmOPN?>a5EBYj2
Z4 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z5 DPx8 cyclonev 19 cyclonev_components 0 22 jZ]H46BQLgIP5mfRTO`3B1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z8 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 ^Ch;U@;bMk1;>A2B<UV`k2
!i122 10
R0
Z9 8restador8bits.vho
Z10 Frestador8bits.vho
l0
L37 1
V;zkkMD93MSmNJA?Bbo9F82
!s100 TVSEnNkBgfERJAHPdUoI`1
Z11 OV;C;2020.1;71
32
Z12 !s110 1731958705
!i10b 1
Z13 !s108 1731958705.000000
Z14 !s90 -work|work|restador8bits.vho|
Z15 !s107 restador8bits.vho|
!i113 1
Z16 o-work work
Z17 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
DEx4 work 13 restador8bits 0 22 ;zkkMD93MSmNJA?Bbo9F82
!i122 10
l149
L74 616
VJnBX=k`@CcKaU6BKgJ=VX3
!s100 jbDT]Z6UfFPn2?B0[QEza1
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Erestador8bits_vhd_vec_tst
Z18 w1731958701
R6
R7
!i122 11
R0
Z19 8Waveform1.vwf.vht
Z20 FWaveform1.vwf.vht
l0
L32 1
VZMPL>M93k^kPbW`;Nllek2
!s100 D951CB3TjDaodf@<:Q1IW1
R11
32
R12
!i10b 1
R13
Z21 !s90 -work|work|Waveform1.vwf.vht|
!s107 Waveform1.vwf.vht|
!i113 1
R16
R17
Arestador8bits_arch
R6
R7
Z22 DEx4 work 25 restador8bits_vhd_vec_tst 0 22 ZMPL>M93k^kPbW`;Nllek2
!i122 11
l49
L34 1681
VFZ9BK_4Lcl>`A5^D`0NLW2
!s100 HC8Z<Z[HAK0j6=HV>PIMD3
R11
32
!s110 1731958706
!i10b 1
R13
R21
Z23 !s107 Waveform1.vwf.vht|
!i113 1
R16
R17
