#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1806da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1806f30 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x18178d0 .functor NOT 1, L_0x18453a0, C4<0>, C4<0>, C4<0>;
L_0x1845130 .functor XOR 25, L_0x1844ff0, L_0x1845090, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1845290 .functor XOR 25, L_0x1845130, L_0x18451f0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x183eb60_0 .net *"_ivl_10", 24 0, L_0x18451f0;  1 drivers
v0x183ec60_0 .net *"_ivl_12", 24 0, L_0x1845290;  1 drivers
v0x183ed40_0 .net *"_ivl_2", 24 0, L_0x1844f50;  1 drivers
v0x183ee00_0 .net *"_ivl_4", 24 0, L_0x1844ff0;  1 drivers
v0x183eee0_0 .net *"_ivl_6", 24 0, L_0x1845090;  1 drivers
v0x183f010_0 .net *"_ivl_8", 24 0, L_0x1845130;  1 drivers
v0x183f0f0_0 .net "a", 0 0, v0x183ad50_0;  1 drivers
v0x183f190_0 .net "b", 0 0, v0x183ae10_0;  1 drivers
v0x183f230_0 .net "c", 0 0, v0x183aeb0_0;  1 drivers
v0x183f2d0_0 .var "clk", 0 0;
v0x183f370_0 .net "d", 0 0, v0x183aff0_0;  1 drivers
v0x183f410_0 .net "e", 0 0, v0x183b0e0_0;  1 drivers
v0x183f4b0_0 .net "out_dut", 24 0, L_0x1841810;  1 drivers
v0x183f550_0 .net "out_ref", 24 0, L_0x1817fb0;  1 drivers
v0x183f5f0_0 .var/2u "stats1", 159 0;
v0x183f6b0_0 .var/2u "strobe", 0 0;
v0x183f770_0 .net "tb_match", 0 0, L_0x18453a0;  1 drivers
v0x183f830_0 .net "tb_mismatch", 0 0, L_0x18178d0;  1 drivers
L_0x1844f50 .concat [ 25 0 0 0], L_0x1817fb0;
L_0x1844ff0 .concat [ 25 0 0 0], L_0x1817fb0;
L_0x1845090 .concat [ 25 0 0 0], L_0x1841810;
L_0x18451f0 .concat [ 25 0 0 0], L_0x1817fb0;
L_0x18453a0 .cmp/eeq 25, L_0x1844f50, L_0x1845290;
S_0x18070c0 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1806f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1807840 .functor NOT 25, L_0x1840370, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1817fb0 .functor XOR 25, L_0x1807840, L_0x18404c0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1814640_0 .net *"_ivl_0", 4 0, L_0x183f910;  1 drivers
v0x1814f40_0 .net *"_ivl_10", 24 0, L_0x1840370;  1 drivers
v0x1815840_0 .net *"_ivl_12", 24 0, L_0x1807840;  1 drivers
v0x183a0a0_0 .net *"_ivl_14", 24 0, L_0x18404c0;  1 drivers
v0x183a180_0 .net *"_ivl_2", 4 0, L_0x183fac0;  1 drivers
v0x183a2b0_0 .net *"_ivl_4", 4 0, L_0x183fce0;  1 drivers
v0x183a390_0 .net *"_ivl_6", 4 0, L_0x183ff00;  1 drivers
v0x183a470_0 .net *"_ivl_8", 4 0, L_0x1840150;  1 drivers
v0x183a550_0 .net "a", 0 0, v0x183ad50_0;  alias, 1 drivers
v0x183a610_0 .net "b", 0 0, v0x183ae10_0;  alias, 1 drivers
v0x183a6d0_0 .net "c", 0 0, v0x183aeb0_0;  alias, 1 drivers
v0x183a790_0 .net "d", 0 0, v0x183aff0_0;  alias, 1 drivers
v0x183a850_0 .net "e", 0 0, v0x183b0e0_0;  alias, 1 drivers
v0x183a910_0 .net "out", 24 0, L_0x1817fb0;  alias, 1 drivers
LS_0x183f910_0_0 .concat [ 1 1 1 1], v0x183ad50_0, v0x183ad50_0, v0x183ad50_0, v0x183ad50_0;
LS_0x183f910_0_4 .concat [ 1 0 0 0], v0x183ad50_0;
L_0x183f910 .concat [ 4 1 0 0], LS_0x183f910_0_0, LS_0x183f910_0_4;
LS_0x183fac0_0_0 .concat [ 1 1 1 1], v0x183ae10_0, v0x183ae10_0, v0x183ae10_0, v0x183ae10_0;
LS_0x183fac0_0_4 .concat [ 1 0 0 0], v0x183ae10_0;
L_0x183fac0 .concat [ 4 1 0 0], LS_0x183fac0_0_0, LS_0x183fac0_0_4;
LS_0x183fce0_0_0 .concat [ 1 1 1 1], v0x183aeb0_0, v0x183aeb0_0, v0x183aeb0_0, v0x183aeb0_0;
LS_0x183fce0_0_4 .concat [ 1 0 0 0], v0x183aeb0_0;
L_0x183fce0 .concat [ 4 1 0 0], LS_0x183fce0_0_0, LS_0x183fce0_0_4;
LS_0x183ff00_0_0 .concat [ 1 1 1 1], v0x183aff0_0, v0x183aff0_0, v0x183aff0_0, v0x183aff0_0;
LS_0x183ff00_0_4 .concat [ 1 0 0 0], v0x183aff0_0;
L_0x183ff00 .concat [ 4 1 0 0], LS_0x183ff00_0_0, LS_0x183ff00_0_4;
LS_0x1840150_0_0 .concat [ 1 1 1 1], v0x183b0e0_0, v0x183b0e0_0, v0x183b0e0_0, v0x183b0e0_0;
LS_0x1840150_0_4 .concat [ 1 0 0 0], v0x183b0e0_0;
L_0x1840150 .concat [ 4 1 0 0], LS_0x1840150_0_0, LS_0x1840150_0_4;
LS_0x1840370_0_0 .concat [ 5 5 5 5], L_0x1840150, L_0x183ff00, L_0x183fce0, L_0x183fac0;
LS_0x1840370_0_4 .concat [ 5 0 0 0], L_0x183f910;
L_0x1840370 .concat [ 20 5 0 0], LS_0x1840370_0_0, LS_0x1840370_0_4;
LS_0x18404c0_0_0 .concat [ 1 1 1 1], v0x183b0e0_0, v0x183aff0_0, v0x183aeb0_0, v0x183ae10_0;
LS_0x18404c0_0_4 .concat [ 1 1 1 1], v0x183ad50_0, v0x183b0e0_0, v0x183aff0_0, v0x183aeb0_0;
LS_0x18404c0_0_8 .concat [ 1 1 1 1], v0x183ae10_0, v0x183ad50_0, v0x183b0e0_0, v0x183aff0_0;
LS_0x18404c0_0_12 .concat [ 1 1 1 1], v0x183aeb0_0, v0x183ae10_0, v0x183ad50_0, v0x183b0e0_0;
LS_0x18404c0_0_16 .concat [ 1 1 1 1], v0x183aff0_0, v0x183aeb0_0, v0x183ae10_0, v0x183ad50_0;
LS_0x18404c0_0_20 .concat [ 1 1 1 1], v0x183b0e0_0, v0x183aff0_0, v0x183aeb0_0, v0x183ae10_0;
LS_0x18404c0_0_24 .concat [ 1 0 0 0], v0x183ad50_0;
LS_0x18404c0_1_0 .concat [ 4 4 4 4], LS_0x18404c0_0_0, LS_0x18404c0_0_4, LS_0x18404c0_0_8, LS_0x18404c0_0_12;
LS_0x18404c0_1_4 .concat [ 4 4 1 0], LS_0x18404c0_0_16, LS_0x18404c0_0_20, LS_0x18404c0_0_24;
L_0x18404c0 .concat [ 16 9 0 0], LS_0x18404c0_1_0, LS_0x18404c0_1_4;
S_0x183aab0 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1806f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x183ad50_0 .var "a", 0 0;
v0x183ae10_0 .var "b", 0 0;
v0x183aeb0_0 .var "c", 0 0;
v0x183af50_0 .net "clk", 0 0, v0x183f2d0_0;  1 drivers
v0x183aff0_0 .var "d", 0 0;
v0x183b0e0_0 .var "e", 0 0;
E_0x1803d20/0 .event negedge, v0x183af50_0;
E_0x1803d20/1 .event posedge, v0x183af50_0;
E_0x1803d20 .event/or E_0x1803d20/0, E_0x1803d20/1;
S_0x183b1a0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1806f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1840730 .functor NOT 1, v0x183ad50_0, C4<0>, C4<0>, C4<0>;
L_0x18407a0 .functor XOR 1, L_0x1840730, v0x183ad50_0, C4<0>, C4<0>;
L_0x1840860 .functor NOT 1, v0x183ad50_0, C4<0>, C4<0>, C4<0>;
L_0x1840ae0 .functor XOR 1, L_0x1840860, v0x183ae10_0, C4<0>, C4<0>;
L_0x1840ba0 .functor NOT 1, v0x183ad50_0, C4<0>, C4<0>, C4<0>;
L_0x1840c10 .functor XOR 1, L_0x1840ba0, v0x183aeb0_0, C4<0>, C4<0>;
L_0x1840d10 .functor NOT 1, v0x183ad50_0, C4<0>, C4<0>, C4<0>;
L_0x1840d80 .functor XOR 1, L_0x1840d10, v0x183aff0_0, C4<0>, C4<0>;
L_0x1840e90 .functor NOT 1, v0x183ad50_0, C4<0>, C4<0>, C4<0>;
L_0x1840f00 .functor XOR 1, L_0x1840e90, v0x183b0e0_0, C4<0>, C4<0>;
L_0x1841020 .functor NOT 1, v0x183ae10_0, C4<0>, C4<0>, C4<0>;
L_0x1841090 .functor XOR 1, L_0x1841020, v0x183ad50_0, C4<0>, C4<0>;
L_0x1841170 .functor NOT 1, v0x183ae10_0, C4<0>, C4<0>, C4<0>;
L_0x18413f0 .functor XOR 1, L_0x1841170, v0x183ae10_0, C4<0>, C4<0>;
L_0x1841100 .functor NOT 1, v0x183ae10_0, C4<0>, C4<0>, C4<0>;
L_0x1841530 .functor XOR 1, L_0x1841100, v0x183aeb0_0, C4<0>, C4<0>;
L_0x18416b0 .functor NOT 1, v0x183ae10_0, C4<0>, C4<0>, C4<0>;
L_0x1841720 .functor XOR 1, L_0x18416b0, v0x183aff0_0, C4<0>, C4<0>;
L_0x18418b0 .functor NOT 1, v0x183ae10_0, C4<0>, C4<0>, C4<0>;
L_0x1841920 .functor XOR 1, L_0x18418b0, v0x183b0e0_0, C4<0>, C4<0>;
L_0x1841ac0 .functor NOT 1, v0x183aeb0_0, C4<0>, C4<0>, C4<0>;
L_0x1841d40 .functor XOR 1, L_0x1841ac0, v0x183ad50_0, C4<0>, C4<0>;
L_0x1841ef0 .functor NOT 1, v0x183aeb0_0, C4<0>, C4<0>, C4<0>;
L_0x1841f60 .functor XOR 1, L_0x1841ef0, v0x183ae10_0, C4<0>, C4<0>;
L_0x1842120 .functor NOT 1, v0x183aeb0_0, C4<0>, C4<0>, C4<0>;
L_0x1842190 .functor XOR 1, L_0x1842120, v0x183aeb0_0, C4<0>, C4<0>;
L_0x1842360 .functor NOT 1, v0x183aeb0_0, C4<0>, C4<0>, C4<0>;
L_0x18423d0 .functor XOR 1, L_0x1842360, v0x183aff0_0, C4<0>, C4<0>;
L_0x18427c0 .functor NOT 1, v0x183aeb0_0, C4<0>, C4<0>, C4<0>;
L_0x1842830 .functor XOR 1, L_0x18427c0, v0x183b0e0_0, C4<0>, C4<0>;
L_0x1842c30 .functor NOT 1, v0x183aff0_0, C4<0>, C4<0>, C4<0>;
L_0x1842ca0 .functor XOR 1, L_0x1842c30, v0x183ad50_0, C4<0>, C4<0>;
L_0x1842ea0 .functor NOT 1, v0x183aff0_0, C4<0>, C4<0>, C4<0>;
L_0x1842f10 .functor XOR 1, L_0x1842ea0, v0x183ae10_0, C4<0>, C4<0>;
L_0x1843120 .functor NOT 1, v0x183aff0_0, C4<0>, C4<0>, C4<0>;
L_0x1843190 .functor XOR 1, L_0x1843120, v0x183aeb0_0, C4<0>, C4<0>;
L_0x18433b0 .functor NOT 1, v0x183aff0_0, C4<0>, C4<0>, C4<0>;
L_0x1843420 .functor XOR 1, L_0x18433b0, v0x183aff0_0, C4<0>, C4<0>;
L_0x1843650 .functor NOT 1, v0x183aff0_0, C4<0>, C4<0>, C4<0>;
L_0x18436c0 .functor XOR 1, L_0x1843650, v0x183b0e0_0, C4<0>, C4<0>;
L_0x1843900 .functor NOT 1, v0x183b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1843970 .functor XOR 1, L_0x1843900, v0x183ad50_0, C4<0>, C4<0>;
L_0x1843bc0 .functor NOT 1, v0x183b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1843c30 .functor XOR 1, L_0x1843bc0, v0x183ae10_0, C4<0>, C4<0>;
L_0x1843e90 .functor NOT 1, v0x183b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1843f00 .functor XOR 1, L_0x1843e90, v0x183aeb0_0, C4<0>, C4<0>;
L_0x1844170 .functor NOT 1, v0x183b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x18441e0 .functor XOR 1, L_0x1844170, v0x183aff0_0, C4<0>, C4<0>;
L_0x1844c30 .functor NOT 1, v0x183b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1844ca0 .functor XOR 1, L_0x1844c30, v0x183b0e0_0, C4<0>, C4<0>;
v0x183b480_0 .net *"_ivl_10", 0 0, L_0x1840ae0;  1 drivers
v0x183b560_0 .net *"_ivl_100", 0 0, L_0x1842f10;  1 drivers
v0x183b640_0 .net *"_ivl_104", 0 0, L_0x1843120;  1 drivers
v0x183b730_0 .net *"_ivl_106", 0 0, L_0x1843190;  1 drivers
v0x183b810_0 .net *"_ivl_110", 0 0, L_0x18433b0;  1 drivers
v0x183b940_0 .net *"_ivl_112", 0 0, L_0x1843420;  1 drivers
v0x183ba20_0 .net *"_ivl_116", 0 0, L_0x1843650;  1 drivers
v0x183bb00_0 .net *"_ivl_118", 0 0, L_0x18436c0;  1 drivers
v0x183bbe0_0 .net *"_ivl_122", 0 0, L_0x1843900;  1 drivers
v0x183bd50_0 .net *"_ivl_124", 0 0, L_0x1843970;  1 drivers
v0x183be30_0 .net *"_ivl_128", 0 0, L_0x1843bc0;  1 drivers
v0x183bf10_0 .net *"_ivl_130", 0 0, L_0x1843c30;  1 drivers
v0x183bff0_0 .net *"_ivl_134", 0 0, L_0x1843e90;  1 drivers
v0x183c0d0_0 .net *"_ivl_136", 0 0, L_0x1843f00;  1 drivers
v0x183c1b0_0 .net *"_ivl_14", 0 0, L_0x1840ba0;  1 drivers
v0x183c290_0 .net *"_ivl_140", 0 0, L_0x1844170;  1 drivers
v0x183c370_0 .net *"_ivl_142", 0 0, L_0x18441e0;  1 drivers
v0x183c450_0 .net *"_ivl_147", 0 0, L_0x1844c30;  1 drivers
v0x183c530_0 .net *"_ivl_149", 0 0, L_0x1844ca0;  1 drivers
v0x183c610_0 .net *"_ivl_16", 0 0, L_0x1840c10;  1 drivers
v0x183c6f0_0 .net *"_ivl_2", 0 0, L_0x1840730;  1 drivers
v0x183c7d0_0 .net *"_ivl_20", 0 0, L_0x1840d10;  1 drivers
v0x183c8b0_0 .net *"_ivl_22", 0 0, L_0x1840d80;  1 drivers
v0x183c990_0 .net *"_ivl_26", 0 0, L_0x1840e90;  1 drivers
v0x183ca70_0 .net *"_ivl_28", 0 0, L_0x1840f00;  1 drivers
v0x183cb50_0 .net *"_ivl_32", 0 0, L_0x1841020;  1 drivers
v0x183cc30_0 .net *"_ivl_34", 0 0, L_0x1841090;  1 drivers
v0x183cd10_0 .net *"_ivl_38", 0 0, L_0x1841170;  1 drivers
v0x183cdf0_0 .net *"_ivl_4", 0 0, L_0x18407a0;  1 drivers
v0x183ced0_0 .net *"_ivl_40", 0 0, L_0x18413f0;  1 drivers
v0x183cfb0_0 .net *"_ivl_44", 0 0, L_0x1841100;  1 drivers
v0x183d090_0 .net *"_ivl_46", 0 0, L_0x1841530;  1 drivers
v0x183d170_0 .net *"_ivl_50", 0 0, L_0x18416b0;  1 drivers
v0x183d460_0 .net *"_ivl_52", 0 0, L_0x1841720;  1 drivers
v0x183d540_0 .net *"_ivl_56", 0 0, L_0x18418b0;  1 drivers
v0x183d620_0 .net *"_ivl_58", 0 0, L_0x1841920;  1 drivers
v0x183d700_0 .net *"_ivl_62", 0 0, L_0x1841ac0;  1 drivers
v0x183d7e0_0 .net *"_ivl_64", 0 0, L_0x1841d40;  1 drivers
v0x183d8c0_0 .net *"_ivl_68", 0 0, L_0x1841ef0;  1 drivers
v0x183d9a0_0 .net *"_ivl_70", 0 0, L_0x1841f60;  1 drivers
v0x183da80_0 .net *"_ivl_74", 0 0, L_0x1842120;  1 drivers
v0x183db60_0 .net *"_ivl_76", 0 0, L_0x1842190;  1 drivers
v0x183dc40_0 .net *"_ivl_8", 0 0, L_0x1840860;  1 drivers
v0x183dd20_0 .net *"_ivl_80", 0 0, L_0x1842360;  1 drivers
v0x183de00_0 .net *"_ivl_82", 0 0, L_0x18423d0;  1 drivers
v0x183dee0_0 .net *"_ivl_86", 0 0, L_0x18427c0;  1 drivers
v0x183dfc0_0 .net *"_ivl_88", 0 0, L_0x1842830;  1 drivers
v0x183e0a0_0 .net *"_ivl_92", 0 0, L_0x1842c30;  1 drivers
v0x183e180_0 .net *"_ivl_94", 0 0, L_0x1842ca0;  1 drivers
v0x183e260_0 .net *"_ivl_98", 0 0, L_0x1842ea0;  1 drivers
v0x183e340_0 .net "a", 0 0, v0x183ad50_0;  alias, 1 drivers
v0x183e3e0_0 .net "b", 0 0, v0x183ae10_0;  alias, 1 drivers
v0x183e4d0_0 .net "c", 0 0, v0x183aeb0_0;  alias, 1 drivers
v0x183e5c0_0 .net "d", 0 0, v0x183aff0_0;  alias, 1 drivers
v0x183e6b0_0 .net "e", 0 0, v0x183b0e0_0;  alias, 1 drivers
v0x183e7a0_0 .net "out", 24 0, L_0x1841810;  alias, 1 drivers
LS_0x1841810_0_0 .concat8 [ 1 1 1 1], L_0x1844ca0, L_0x18441e0, L_0x1843f00, L_0x1843c30;
LS_0x1841810_0_4 .concat8 [ 1 1 1 1], L_0x1843970, L_0x18436c0, L_0x1843420, L_0x1843190;
LS_0x1841810_0_8 .concat8 [ 1 1 1 1], L_0x1842f10, L_0x1842ca0, L_0x1842830, L_0x18423d0;
LS_0x1841810_0_12 .concat8 [ 1 1 1 1], L_0x1842190, L_0x1841f60, L_0x1841d40, L_0x1841920;
LS_0x1841810_0_16 .concat8 [ 1 1 1 1], L_0x1841720, L_0x1841530, L_0x18413f0, L_0x1841090;
LS_0x1841810_0_20 .concat8 [ 1 1 1 1], L_0x1840f00, L_0x1840d80, L_0x1840c10, L_0x1840ae0;
LS_0x1841810_0_24 .concat8 [ 1 0 0 0], L_0x18407a0;
LS_0x1841810_1_0 .concat8 [ 4 4 4 4], LS_0x1841810_0_0, LS_0x1841810_0_4, LS_0x1841810_0_8, LS_0x1841810_0_12;
LS_0x1841810_1_4 .concat8 [ 4 4 1 0], LS_0x1841810_0_16, LS_0x1841810_0_20, LS_0x1841810_0_24;
L_0x1841810 .concat8 [ 16 9 0 0], LS_0x1841810_1_0, LS_0x1841810_1_4;
S_0x183e940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1806f30;
 .timescale -12 -12;
E_0x1803910 .event anyedge, v0x183f6b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x183f6b0_0;
    %nor/r;
    %assign/vec4 v0x183f6b0_0, 0;
    %wait E_0x1803910;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x183aab0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1803d20;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x183b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x183aff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x183aeb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x183ae10_0, 0;
    %assign/vec4 v0x183ad50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1806f30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183f6b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1806f30;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x183f2d0_0;
    %inv;
    %store/vec4 v0x183f2d0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1806f30;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x183af50_0, v0x183f830_0, v0x183f0f0_0, v0x183f190_0, v0x183f230_0, v0x183f370_0, v0x183f410_0, v0x183f550_0, v0x183f4b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1806f30;
T_5 ;
    %load/vec4 v0x183f5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x183f5f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x183f5f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x183f5f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x183f5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x183f5f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x183f5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1806f30;
T_6 ;
    %wait E_0x1803d20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183f5f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f5f0_0, 4, 32;
    %load/vec4 v0x183f770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x183f5f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f5f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183f5f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f5f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x183f550_0;
    %load/vec4 v0x183f550_0;
    %load/vec4 v0x183f4b0_0;
    %xor;
    %load/vec4 v0x183f550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x183f5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f5f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x183f5f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f5f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/vector5/iter0/response3/top_module.sv";
