<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p827" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_827{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_827{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_827{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_827{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_827{left:165px;bottom:1022px;letter-spacing:-0.16px;}
#t6_827{left:236px;bottom:1022px;letter-spacing:-0.12px;}
#t7_827{left:236px;bottom:1005px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_827{left:236px;bottom:988px;letter-spacing:-0.11px;}
#t9_827{left:236px;bottom:972px;letter-spacing:-0.11px;word-spacing:-0.2px;}
#ta_827{left:236px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_827{left:236px;bottom:938px;letter-spacing:-0.11px;}
#tc_827{left:236px;bottom:921px;letter-spacing:-0.12px;}
#td_827{left:236px;bottom:904px;letter-spacing:-0.13px;}
#te_827{left:236px;bottom:888px;letter-spacing:-0.11px;}
#tf_827{left:236px;bottom:871px;letter-spacing:-0.12px;}
#tg_827{left:236px;bottom:854px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#th_827{left:236px;bottom:837px;letter-spacing:-0.12px;}
#ti_827{left:236px;bottom:820px;letter-spacing:-0.12px;}
#tj_827{left:236px;bottom:804px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tk_827{left:236px;bottom:779px;letter-spacing:-0.11px;}
#tl_827{left:236px;bottom:762px;letter-spacing:-0.12px;}
#tm_827{left:236px;bottom:745px;letter-spacing:-0.11px;}
#tn_827{left:165px;bottom:721px;letter-spacing:-0.16px;}
#to_827{left:236px;bottom:721px;letter-spacing:-0.12px;}
#tp_827{left:236px;bottom:704px;letter-spacing:-0.13px;}
#tq_827{left:236px;bottom:687px;letter-spacing:-0.11px;}
#tr_827{left:236px;bottom:671px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_827{left:236px;bottom:654px;letter-spacing:-0.11px;}
#tt_827{left:236px;bottom:637px;letter-spacing:-0.11px;}
#tu_827{left:236px;bottom:620px;letter-spacing:-0.12px;}
#tv_827{left:236px;bottom:603px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tw_827{left:236px;bottom:587px;letter-spacing:-0.12px;}
#tx_827{left:165px;bottom:562px;letter-spacing:-0.15px;}
#ty_827{left:236px;bottom:562px;letter-spacing:-0.12px;}
#tz_827{left:165px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_827{left:103px;bottom:513px;letter-spacing:-0.17px;}
#t11_827{left:165px;bottom:513px;letter-spacing:-0.17px;}
#t12_827{left:236px;bottom:513px;letter-spacing:-0.12px;}
#t13_827{left:236px;bottom:496px;letter-spacing:-0.12px;}
#t14_827{left:236px;bottom:480px;letter-spacing:-0.12px;}
#t15_827{left:165px;bottom:455px;letter-spacing:-0.15px;}
#t16_827{left:236px;bottom:455px;letter-spacing:-0.12px;}
#t17_827{left:236px;bottom:438px;letter-spacing:-0.12px;}
#t18_827{left:165px;bottom:414px;letter-spacing:-0.16px;}
#t19_827{left:236px;bottom:414px;letter-spacing:-0.12px;}
#t1a_827{left:165px;bottom:389px;letter-spacing:-0.11px;}
#t1b_827{left:236px;bottom:389px;letter-spacing:-0.12px;}
#t1c_827{left:165px;bottom:365px;letter-spacing:-0.12px;}
#t1d_827{left:103px;bottom:341px;letter-spacing:-0.17px;}
#t1e_827{left:236px;bottom:341px;letter-spacing:-0.16px;}
#t1f_827{left:251px;bottom:321px;letter-spacing:-0.11px;}
#t1g_827{left:251px;bottom:301px;letter-spacing:-0.11px;}
#t1h_827{left:251px;bottom:281px;letter-spacing:-0.11px;}
#t1i_827{left:251px;bottom:261px;letter-spacing:-0.11px;}
#t1j_827{left:249px;bottom:241px;letter-spacing:-0.11px;}
#t1k_827{left:165px;bottom:217px;letter-spacing:-0.16px;}
#t1l_827{left:236px;bottom:217px;letter-spacing:-0.11px;}
#t1m_827{left:165px;bottom:192px;letter-spacing:-0.16px;}
#t1n_827{left:236px;bottom:192px;letter-spacing:-0.11px;}
#t1o_827{left:165px;bottom:168px;letter-spacing:-0.14px;}
#t1p_827{left:236px;bottom:168px;letter-spacing:-0.11px;}
#t1q_827{left:165px;bottom:144px;letter-spacing:-0.15px;}
#t1r_827{left:236px;bottom:144px;letter-spacing:-0.12px;}
#t1s_827{left:248px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1t_827{left:324px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1u_827{left:84px;bottom:1063px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1v_827{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t1w_827{left:375px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}

.s1_827{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_827{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_827{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_827{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s5_827{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_827{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_827{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts827" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg827Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg827" style="-webkit-user-select: none;"><object width="935" height="1210" data="827/827.svg" type="image/svg+xml" id="pdf827" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_827" class="t s1_827">CPUID—CPU Identification </span>
<span id="t2_827" class="t s2_827">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_827" class="t s1_827">Vol. 2A </span><span id="t4_827" class="t s1_827">3-231 </span>
<span id="t5_827" class="t s3_827">EBX </span><span id="t6_827" class="t s3_827">Bit 00: If 1, indicates that IA32_RTIT_CTL.CR3Filter can be set to 1, and that IA32_RTIT_CR3_MATCH </span>
<span id="t7_827" class="t s3_827">MSR can be accessed. </span>
<span id="t8_827" class="t s3_827">Bit 01: If 1, indicates support of Configurable PSB and Cycle-Accurate Mode. </span>
<span id="t9_827" class="t s3_827">Bit 02: If 1, indicates support of IP Filtering, TraceStop filtering, and preservation of Intel PT MSRs across </span>
<span id="ta_827" class="t s3_827">warm reset. </span>
<span id="tb_827" class="t s3_827">Bit 03: If 1, indicates support of MTC timing packet and suppression of COFI-based packets. </span>
<span id="tc_827" class="t s3_827">Bit 04: If 1, indicates support of PTWRITE. Writes can set IA32_RTIT_CTL[12] (PTWEn) and </span>
<span id="td_827" class="t s3_827">IA32_RTIT_CTL[5] (FUPonPTW), and PTWRITE can generate packets. </span>
<span id="te_827" class="t s3_827">Bit 05: If 1, indicates support of Power Event Trace. Writes can set IA32_RTIT_CTL[4] (PwrEvtEn), </span>
<span id="tf_827" class="t s3_827">enabling Power Event Trace packet generation. </span>
<span id="tg_827" class="t s3_827">Bit 06: If 1, indicates support for PSB and PMI preservation. Writes can set IA32_RTIT_CTL[56] (InjectPsb- </span>
<span id="th_827" class="t s3_827">PmiOnEnable), enabling the processor to set IA32_RTIT_STATUS[7] (PendTopaPMI) and/or IA32_R- </span>
<span id="ti_827" class="t s3_827">TIT_STATUS[6] (PendPSB) in order to preserve ToPA PMIs and/or PSBs otherwise lost due to Intel PT </span>
<span id="tj_827" class="t s3_827">disable. Writes can also set PendToPAPMI and PendPSB. </span>
<span id="tk_827" class="t s3_827">Bit 07: If 1, writes can set IA32_RTIT_CTL[31] (EventEn), enabling Event Trace packet generation. </span>
<span id="tl_827" class="t s3_827">Bit 08: If 1, writes can set IA32_RTIT_CTL[55] (DisTNT), disabling TNT packet generation. </span>
<span id="tm_827" class="t s3_827">Bit 31-09: Reserved. </span>
<span id="tn_827" class="t s3_827">ECX </span><span id="to_827" class="t s3_827">Bit 00: If 1, Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1, hence utilizing the ToPA output </span>
<span id="tp_827" class="t s3_827">scheme; IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be accessed. </span>
<span id="tq_827" class="t s3_827">Bit 01: If 1, ToPA tables can hold any number of output entries, up to the maximum allowed by the </span>
<span id="tr_827" class="t s3_827">MaskOrTableOffset field of IA32_RTIT_OUTPUT_MASK_PTRS. </span>
<span id="ts_827" class="t s3_827">Bit 02: If 1, indicates support of Single-Range Output scheme. </span>
<span id="tt_827" class="t s3_827">Bit 03: If 1, indicates support of output to Trace Transport subsystem. </span>
<span id="tu_827" class="t s3_827">Bit 30-04: Reserved. </span>
<span id="tv_827" class="t s3_827">Bit 31: If 1, generated packets which contain IP payloads have LIP values, which include the CS base com- </span>
<span id="tw_827" class="t s3_827">ponent. </span>
<span id="tx_827" class="t s3_827">EDX </span><span id="ty_827" class="t s3_827">Bits 31-00: Reserved. </span>
<span id="tz_827" class="t s4_827">Intel® Processor Trace Enumeration Sub-leaf (Initial EAX Value = 14H, ECX = 1) </span>
<span id="t10_827" class="t s3_827">14H </span><span id="t11_827" class="t s3_827">EAX </span><span id="t12_827" class="t s3_827">Bits 02-00: Number of configurable Address Ranges for filtering. </span>
<span id="t13_827" class="t s3_827">Bits 15-03: Reserved. </span>
<span id="t14_827" class="t s3_827">Bits 31-16: Bitmap of supported MTC period encodings. </span>
<span id="t15_827" class="t s3_827">EBX </span><span id="t16_827" class="t s3_827">Bits 15-00: Bitmap of supported Cycle Threshold value encodings. </span>
<span id="t17_827" class="t s3_827">Bit 31-16: Bitmap of supported Configurable PSB frequency encodings. </span>
<span id="t18_827" class="t s3_827">ECX </span><span id="t19_827" class="t s3_827">Bits 31-00: Reserved. </span>
<span id="t1a_827" class="t s3_827">EDX </span><span id="t1b_827" class="t s3_827">Bits 31-00: Reserved. </span>
<span id="t1c_827" class="t s4_827">Time Stamp Counter and Nominal Core Crystal Clock Information Leaf (Initial EAX Value = 15H) </span>
<span id="t1d_827" class="t s3_827">15H </span><span id="t1e_827" class="t s5_827">NOTES: </span>
<span id="t1f_827" class="t s3_827">If EBX[31:0] is 0, the TSC/”core crystal clock” ratio is not enumerated. </span>
<span id="t1g_827" class="t s3_827">EBX[31:0]/EAX[31:0] indicates the ratio of the TSC frequency and the core crystal clock frequency. </span>
<span id="t1h_827" class="t s3_827">If ECX is 0, the nominal core crystal clock frequency is not enumerated. </span>
<span id="t1i_827" class="t s3_827">“TSC frequency” = “core crystal clock frequency” * EBX/EAX. </span>
<span id="t1j_827" class="t s3_827">The core crystal clock may differ from the reference clock, bus clock, or core clock frequencies. </span>
<span id="t1k_827" class="t s3_827">EAX </span><span id="t1l_827" class="t s3_827">Bits 31-00: An unsigned integer which is the denominator of the TSC/”core crystal clock” ratio. </span>
<span id="t1m_827" class="t s3_827">EBX </span><span id="t1n_827" class="t s3_827">Bits 31-00: An unsigned integer which is the numerator of the TSC/”core crystal clock” ratio. </span>
<span id="t1o_827" class="t s3_827">ECX </span><span id="t1p_827" class="t s3_827">Bits 31-00: An unsigned integer which is the nominal frequency of the core crystal clock in Hz. </span>
<span id="t1q_827" class="t s3_827">EDX </span><span id="t1r_827" class="t s3_827">Bits 31-00: Reserved = 0. </span>
<span id="t1s_827" class="t s6_827">Table 3-8. </span><span id="t1t_827" class="t s6_827">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1u_827" class="t s7_827">Initial EAX </span>
<span id="t1v_827" class="t s7_827">Value </span><span id="t1w_827" class="t s7_827">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
