// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module led_serial_top_staten (
        ap_ready,
        state,
        i,
        j,
        ap_return
);


output   ap_ready;
input  [63:0] state;
input  [1:0] i;
input  [1:0] j;
output  [3:0] ap_return;

wire   [3:0] shl_ln_fu_40_p3;
wire   [3:0] xor_ln754_fu_48_p2;
wire   [3:0] j_cast_fu_36_p1;
wire   [3:0] sub_ln754_fu_54_p2;
wire   [5:0] shl_ln754_1_fu_60_p3;
wire   [63:0] zext_ln628_fu_68_p1;
wire   [63:0] lshr_ln628_fu_72_p2;

assign ap_ready = 1'b1;

assign j_cast_fu_36_p1 = j;

assign lshr_ln628_fu_72_p2 = state >> zext_ln628_fu_68_p1;

assign shl_ln754_1_fu_60_p3 = {{sub_ln754_fu_54_p2}, {2'd0}};

assign shl_ln_fu_40_p3 = {{i}, {2'd0}};

assign sub_ln754_fu_54_p2 = (xor_ln754_fu_48_p2 - j_cast_fu_36_p1);

assign xor_ln754_fu_48_p2 = (shl_ln_fu_40_p3 ^ 4'd15);

assign zext_ln628_fu_68_p1 = shl_ln754_1_fu_60_p3;

assign ap_return = lshr_ln628_fu_72_p2[3:0];

endmodule //led_serial_top_staten
