<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='372' type='llvm::LaneBitmask llvm::ScheduleDAGInstrs::getLaneMaskForMO(const llvm::MachineOperand &amp; MO) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='370'>/// Returns a mask for which lanes get read/written by the given (register)
    /// machine operand.</doc>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='368' ll='380' type='llvm::LaneBitmask llvm::ScheduleDAGInstrs::getLaneMaskForMO(const llvm::MachineOperand &amp; MO) const'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='386' u='c' c='_ZN4llvm17ScheduleDAGInstrs15deadDefHasNoUseERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='404' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='417' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='523' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
