# Simulation files
*.vcd
*.vvp
*.bin
*.hex

# Object files
*.o

# Logs
*.log

# Temporary files
*.tmp
*~
sim/verilator/ao486/obj_dir/
*.gch
sim/iverilog/ao486/build.sh
sim/verilator/soc/soc
