--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml maquina_divisor.twx
maquina_divisor.ncd -o maquina_divisor.twr maquina_divisor.pcf

Design file:              maquina_divisor.ncd
Physical constraint file: maquina_divisor.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dividendo<0>|    2.008(R)|   -0.624(R)|clk_BUFGP         |   0.000|
dividendo<1>|    1.912(R)|   -0.547(R)|clk_BUFGP         |   0.000|
dividendo<2>|    1.889(R)|   -0.528(R)|clk_BUFGP         |   0.000|
dividendo<3>|    1.810(R)|   -0.463(R)|clk_BUFGP         |   0.000|
dividendo<4>|    1.558(R)|   -0.262(R)|clk_BUFGP         |   0.000|
dividendo<5>|    1.239(R)|   -0.008(R)|clk_BUFGP         |   0.000|
dividendo<6>|    2.002(R)|   -0.614(R)|clk_BUFGP         |   0.000|
dividendo<7>|    0.944(R)|    0.231(R)|clk_BUFGP         |   0.000|
dividendo<8>|    1.640(R)|   -0.317(R)|clk_BUFGP         |   0.000|
dividendo<9>|    0.922(R)|    0.257(R)|clk_BUFGP         |   0.000|
divisor<0>  |    2.531(R)|   -1.034(R)|clk_BUFGP         |   0.000|
divisor<1>  |    1.566(R)|   -0.253(R)|clk_BUFGP         |   0.000|
divisor<2>  |    1.470(R)|   -0.177(R)|clk_BUFGP         |   0.000|
divisor<3>  |    1.026(R)|    0.178(R)|clk_BUFGP         |   0.000|
divisor<4>  |    1.172(R)|    0.061(R)|clk_BUFGP         |   0.000|
inicio      |    0.900(R)|    0.317(R)|clk_BUFGP         |   0.000|
reset       |    2.611(R)|    0.800(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cociente<0> |    6.335(R)|clk_BUFGP         |   0.000|
cociente<1> |    6.335(R)|clk_BUFGP         |   0.000|
cociente<2> |    6.348(R)|clk_BUFGP         |   0.000|
cociente<3> |    6.348(R)|clk_BUFGP         |   0.000|
cociente<4> |    6.327(R)|clk_BUFGP         |   0.000|
cociente<5> |    6.349(R)|clk_BUFGP         |   0.000|
cociente<6> |    6.349(R)|clk_BUFGP         |   0.000|
cociente<7> |    6.350(R)|clk_BUFGP         |   0.000|
cociente<8> |    6.350(R)|clk_BUFGP         |   0.000|
cociente<9> |    6.350(R)|clk_BUFGP         |   0.000|
ready       |    8.130(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.534|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 02 14:23:52 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



