// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP3C16F484C6,
// with speed grade 6, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "RAMCore2")
  (DATE "06/08/2024 16:38:16")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (987:987:987) (1018:1018:1018))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (974:974:974) (993:993:993))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (764:764:764) (795:795:795))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1077:1077:1077) (1110:1110:1110))
        (IOPATH i o (2060:2060:2060) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (994:994:994) (1022:1022:1022))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1195:1195:1195) (1207:1207:1207))
        (IOPATH i o (3436:3436:3436) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1075:1075:1075) (1120:1120:1120))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (751:751:751) (779:779:779))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (887:887:887) (965:965:965))
        (IOPATH i o (2060:2060:2060) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1016:1016:1016) (1048:1048:1048))
        (IOPATH i o (2216:2216:2216) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (730:730:730) (758:758:758))
        (IOPATH i o (2137:2137:2137) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1287:1287:1287) (1327:1327:1327))
        (IOPATH i o (2100:2100:2100) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (745:745:745) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (775:775:775) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE \\CLK25\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT areset (3676:3676:3676) (3676:3676:3676))
        (PORT inclk[0] (1881:1881:1881) (1881:1881:1881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\CLK25\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1871:1871:1871) (1859:1859:1859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (379:379:379))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (745:745:745) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1918:1918:1918))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1323:1323:1323) (1283:1283:1283))
        (PORT ena (3702:3702:3702) (3893:3893:3893))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (487:487:487))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1918:1918:1918))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1323:1323:1323) (1283:1283:1283))
        (PORT ena (3702:3702:3702) (3893:3893:3893))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (357:357:357))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1918:1918:1918))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1323:1323:1323) (1283:1283:1283))
        (PORT ena (3702:3702:3702) (3893:3893:3893))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1918:1918:1918))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1323:1323:1323) (1283:1283:1283))
        (PORT ena (3702:3702:3702) (3893:3893:3893))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (368:368:368))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1918:1918:1918))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1323:1323:1323) (1283:1283:1283))
        (PORT ena (3702:3702:3702) (3893:3893:3893))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (502:502:502))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (690:690:690))
        (PORT datab (426:426:426) (499:499:499))
        (PORT datac (387:387:387) (456:456:456))
        (PORT datad (390:390:390) (454:454:454))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (374:374:374))
        (PORT datab (280:280:280) (367:367:367))
        (PORT datac (378:378:378) (452:452:452))
        (PORT datad (252:252:252) (327:327:327))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (247:247:247))
        (PORT datab (620:620:620) (678:678:678))
        (PORT datac (544:544:544) (562:562:562))
        (PORT datad (387:387:387) (446:446:446))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (239:239:239))
        (PORT datad (340:340:340) (362:362:362))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1918:1918:1918))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1323:1323:1323) (1283:1283:1283))
        (PORT ena (3702:3702:3702) (3893:3893:3893))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (362:362:362))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1918:1918:1918))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1323:1323:1323) (1283:1283:1283))
        (PORT ena (3702:3702:3702) (3893:3893:3893))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (344:344:344))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1918:1918:1918))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1323:1323:1323) (1283:1283:1283))
        (PORT ena (3702:3702:3702) (3893:3893:3893))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (350:350:350))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (335:335:335) (358:358:358))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1918:1918:1918))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1323:1323:1323) (1283:1283:1283))
        (PORT ena (3702:3702:3702) (3893:3893:3893))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (349:349:349))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (240:240:240))
        (PORT datad (340:340:340) (362:362:362))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1918:1918:1918))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1323:1323:1323) (1283:1283:1283))
        (PORT ena (3702:3702:3702) (3893:3893:3893))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (844:844:844))
        (PORT datac (791:791:791) (827:827:827))
        (PORT datad (770:770:770) (809:809:809))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|video_on_h\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1927:1927:1927))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1563:1563:1563) (1528:1528:1528))
        (PORT ena (3585:3585:3585) (3791:3791:3791))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (765:765:765) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (445:445:445))
        (PORT datac (311:311:311) (335:335:335))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (686:686:686))
        (PORT datab (422:422:422) (495:495:495))
        (PORT datac (389:389:389) (456:456:456))
        (PORT datad (392:392:392) (452:452:452))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (614:614:614) (671:671:671))
        (PORT datac (539:539:539) (557:557:557))
        (PORT datad (391:391:391) (447:447:447))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (260:260:260))
        (PORT datab (208:208:208) (251:251:251))
        (PORT datac (2925:2925:2925) (3156:3156:3156))
        (PORT datad (204:204:204) (233:233:233))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1892:1892:1892))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1304:1304:1304) (1264:1264:1264))
        (PORT ena (1011:1011:1011) (1018:1018:1018))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (382:382:382) (406:406:406))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1892:1892:1892))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1304:1304:1304) (1264:1264:1264))
        (PORT ena (1011:1011:1011) (1018:1018:1018))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (365:365:365))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (447:447:447))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1892:1892:1892))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1304:1304:1304) (1264:1264:1264))
        (PORT ena (1011:1011:1011) (1018:1018:1018))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (261:261:261))
        (PORT datab (207:207:207) (248:248:248))
        (PORT datac (2923:2923:2923) (3154:3154:3154))
        (PORT datad (204:204:204) (233:233:233))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (363:363:363))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (358:358:358))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (411:411:411))
        (PORT datab (200:200:200) (239:239:239))
        (PORT datad (362:362:362) (379:379:379))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1928:1928:1928))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1304:1304:1304) (1264:1264:1264))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (488:488:488))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (311:311:311))
        (PORT datab (252:252:252) (304:304:304))
        (PORT datad (341:341:341) (360:360:360))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1898:1898:1898))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1401:1401:1401) (1376:1376:1376))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (362:362:362))
        (PORT datab (271:271:271) (354:354:354))
        (PORT datac (390:390:390) (453:453:453))
        (PORT datad (244:244:244) (316:316:316))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (510:510:510))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (314:314:314))
        (PORT datab (257:257:257) (309:309:309))
        (PORT datad (546:546:546) (558:558:558))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1898:1898:1898))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1401:1401:1401) (1376:1376:1376))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (656:656:656))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (311:311:311))
        (PORT datab (253:253:253) (304:304:304))
        (PORT datad (341:341:341) (360:360:360))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1898:1898:1898))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1401:1401:1401) (1376:1376:1376))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (413:413:413) (477:477:477))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (317:317:317))
        (PORT datab (259:259:259) (311:311:311))
        (PORT datad (316:316:316) (335:335:335))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1898:1898:1898))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1401:1401:1401) (1376:1376:1376))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (403:403:403) (463:463:463))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (409:409:409))
        (PORT datab (258:258:258) (310:310:310))
        (PORT datad (225:225:225) (267:267:267))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1898:1898:1898))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1401:1401:1401) (1376:1376:1376))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (355:355:355))
        (PORT datac (267:267:267) (348:348:348))
        (PORT datad (246:246:246) (318:318:318))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (389:389:389))
        (PORT datab (262:262:262) (344:344:344))
        (PORT datac (590:590:590) (644:644:644))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (375:375:375))
        (PORT datab (407:407:407) (486:486:486))
        (PORT datac (244:244:244) (323:323:323))
        (PORT datad (390:390:390) (454:454:454))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (404:404:404))
        (PORT datab (282:282:282) (371:371:371))
        (PORT datac (245:245:245) (327:327:327))
        (PORT datad (254:254:254) (330:330:330))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (689:689:689))
        (PORT datab (425:425:425) (497:497:497))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (329:329:329) (345:345:345))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (445:445:445))
        (PORT datad (175:175:175) (200:200:200))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1892:1892:1892))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1304:1304:1304) (1264:1264:1264))
        (PORT ena (1011:1011:1011) (1018:1018:1018))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1510:1510:1510))
        (PORT asdata (1435:1435:1435) (1473:1473:1473))
        (PORT clrn (1620:1620:1620) (1593:1593:1593))
        (PORT ena (3695:3695:3695) (3945:3945:3945))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1510:1510:1510))
        (PORT asdata (1412:1412:1412) (1448:1448:1448))
        (PORT clrn (1620:1620:1620) (1593:1593:1593))
        (PORT ena (3695:3695:3695) (3945:3945:3945))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1510:1510:1510))
        (PORT asdata (1183:1183:1183) (1226:1226:1226))
        (PORT clrn (1620:1620:1620) (1593:1593:1593))
        (PORT ena (3695:3695:3695) (3945:3945:3945))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1511:1511:1511))
        (PORT asdata (1198:1198:1198) (1233:1233:1233))
        (PORT clrn (1619:1619:1619) (1579:1579:1579))
        (PORT ena (3690:3690:3690) (3955:3955:3955))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1375:1375:1375))
        (PORT datab (1193:1193:1193) (1277:1277:1277))
        (PORT datac (1072:1072:1072) (1135:1135:1135))
        (PORT datad (1411:1411:1411) (1485:1485:1485))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Vcount\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (566:566:566) (615:615:615))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1916:1916:1916))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1550:1550:1550) (1482:1482:1482))
        (PORT ena (3945:3945:3945) (4135:4135:4135))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Vcount\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (744:744:744) (780:780:780))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1916:1916:1916))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1550:1550:1550) (1482:1482:1482))
        (PORT ena (3945:3945:3945) (4135:4135:4135))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1032:1032:1032))
        (PORT datab (2315:2315:2315) (2393:2393:2393))
        (PORT datad (2246:2246:2246) (2279:2279:2279))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1510:1510:1510))
        (PORT asdata (1193:1193:1193) (1242:1242:1242))
        (PORT clrn (1620:1620:1620) (1593:1593:1593))
        (PORT ena (3695:3695:3695) (3945:3945:3945))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1886:1886:1886))
        (PORT asdata (1144:1144:1144) (1164:1164:1164))
        (PORT clrn (1620:1620:1620) (1593:1593:1593))
        (PORT ena (3664:3664:3664) (3895:3895:3895))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (653:653:653))
        (PORT datab (276:276:276) (364:364:364))
        (PORT datad (403:403:403) (464:464:464))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (359:359:359))
        (PORT datab (453:453:453) (522:522:522))
        (PORT datad (385:385:385) (446:446:446))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (811:811:811))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datac (181:181:181) (220:220:220))
        (PORT datad (715:715:715) (764:764:764))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (506:506:506))
        (PORT datac (424:424:424) (495:495:495))
        (PORT datad (413:413:413) (481:481:481))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (600:600:600))
        (PORT datac (192:192:192) (225:225:225))
        (PORT datad (249:249:249) (325:325:325))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (405:405:405))
        (PORT datab (655:655:655) (713:713:713))
        (PORT datac (277:277:277) (363:363:363))
        (PORT datad (277:277:277) (354:354:354))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (598:598:598))
        (PORT datab (646:646:646) (709:709:709))
        (PORT datad (893:893:893) (945:945:945))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (598:598:598))
        (PORT datab (277:277:277) (362:362:362))
        (PORT datad (610:610:610) (670:670:670))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (599:599:599))
        (PORT datad (249:249:249) (325:325:325))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1886:1886:1886))
        (PORT asdata (1395:1395:1395) (1432:1432:1432))
        (PORT clrn (1619:1619:1619) (1579:1579:1579))
        (PORT ena (3659:3659:3659) (3905:3905:3905))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (849:849:849))
        (IOPATH dataa cout (436:436:436) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (720:720:720))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (808:808:808) (857:857:857))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1066:1066:1066))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1367:1367:1367))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1083:1083:1083))
        (PORT datab (987:987:987) (1025:1025:1025))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1113:1113:1113))
        (PORT datab (368:368:368) (402:402:402))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (558:558:558))
        (PORT datab (1141:1141:1141) (1186:1186:1186))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (587:587:587))
        (PORT datab (1528:1528:1528) (1552:1552:1552))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (750:750:750))
        (PORT datab (2309:2309:2309) (2409:2409:2409))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (778:778:778))
        (PORT datab (2286:2286:2286) (2364:2364:2364))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1112:1112:1112))
        (PORT datab (2643:2643:2643) (2686:2686:2686))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (760:760:760))
        (PORT datab (2468:2468:2468) (2496:2496:2496))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2648:2648:2648) (2670:2670:2670))
        (PORT datab (775:775:775) (779:779:779))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1875:1875:1875))
        (PORT asdata (1162:1162:1162) (1206:1206:1206))
        (PORT clrn (1627:1627:1627) (1607:1607:1607))
        (PORT ena (3554:3554:3554) (3759:3759:3759))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1875:1875:1875))
        (PORT asdata (1120:1120:1120) (1163:1163:1163))
        (PORT clrn (1627:1627:1627) (1607:1607:1607))
        (PORT ena (3554:3554:3554) (3759:3759:3759))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1875:1875:1875))
        (PORT asdata (1143:1143:1143) (1179:1179:1179))
        (PORT clrn (1627:1627:1627) (1607:1607:1607))
        (PORT ena (3554:3554:3554) (3759:3759:3759))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1499:1499:1499))
        (PORT asdata (1627:1627:1627) (1643:1643:1643))
        (PORT clrn (1627:1627:1627) (1607:1607:1607))
        (PORT ena (3934:3934:3934) (4185:4185:4185))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1875:1875:1875))
        (PORT asdata (1162:1162:1162) (1205:1205:1205))
        (PORT clrn (1627:1627:1627) (1607:1607:1607))
        (PORT ena (3554:3554:3554) (3759:3759:3759))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1499:1499:1499))
        (PORT asdata (1127:1127:1127) (1166:1166:1166))
        (PORT clrn (1627:1627:1627) (1607:1607:1607))
        (PORT ena (3934:3934:3934) (4185:4185:4185))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1499:1499:1499))
        (PORT asdata (1105:1105:1105) (1140:1140:1140))
        (PORT clrn (1627:1627:1627) (1607:1607:1607))
        (PORT ena (3934:3934:3934) (4185:4185:4185))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (320:320:320))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (327:327:327))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (321:321:321))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (329:329:329))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (329:329:329))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1875:1875:1875))
        (PORT asdata (1137:1137:1137) (1172:1172:1172))
        (PORT clrn (1627:1627:1627) (1607:1607:1607))
        (PORT ena (3554:3554:3554) (3759:3759:3759))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (322:322:322))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (606:606:606))
        (PORT datab (410:410:410) (439:439:439))
        (PORT datac (332:332:332) (369:369:369))
        (PORT datad (551:551:551) (562:562:562))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1875:1875:1875))
        (PORT asdata (1134:1134:1134) (1179:1179:1179))
        (PORT clrn (1627:1627:1627) (1607:1607:1607))
        (PORT ena (3554:3554:3554) (3759:3759:3759))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1875:1875:1875))
        (PORT asdata (1159:1159:1159) (1200:1200:1200))
        (PORT clrn (1627:1627:1627) (1607:1607:1607))
        (PORT ena (3554:3554:3554) (3759:3759:3759))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (322:322:322))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (285:285:285))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1886:1886:1886))
        (PORT asdata (1429:1429:1429) (1463:1463:1463))
        (PORT clrn (1620:1620:1620) (1593:1593:1593))
        (PORT ena (3664:3664:3664) (3895:3895:3895))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (816:816:816))
        (PORT datab (281:281:281) (369:369:369))
        (PORT datad (398:398:398) (460:460:460))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (255:255:255))
        (PORT datab (926:926:926) (971:971:971))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (243:243:243))
        (PORT datab (581:581:581) (608:608:608))
        (PORT datac (551:551:551) (560:560:560))
        (PORT datad (323:323:323) (346:346:346))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|read_addressing\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (563:563:563))
        (PORT datad (1480:1480:1480) (1513:1513:1513))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (652:652:652) (710:710:710))
        (PORT datac (277:277:277) (364:364:364))
        (PORT datad (276:276:276) (354:354:354))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (755:755:755))
        (PORT datab (335:335:335) (358:358:358))
        (PORT datac (651:651:651) (709:709:709))
        (PORT datad (801:801:801) (797:797:797))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (570:570:570))
        (PORT datab (410:410:410) (436:436:436))
        (PORT datac (334:334:334) (366:366:366))
        (PORT datad (552:552:552) (559:559:559))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3018:3018:3018) (3261:3261:3261))
        (PORT datac (838:838:838) (881:881:881))
        (PORT datad (972:972:972) (940:940:940))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1374:1374:1374))
        (PORT datab (1140:1140:1140) (1179:1179:1179))
        (PORT datac (758:758:758) (760:760:760))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|read_addressing\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (582:582:582))
        (PORT datab (1150:1150:1150) (1202:1202:1202))
        (PORT datac (1658:1658:1658) (1719:1719:1719))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (500:500:500))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (365:365:365))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (514:514:514))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (514:514:514))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (523:523:523))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (675:675:675))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (815:815:815))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1097:1097:1097) (1156:1156:1156))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1110:1110:1110) (1195:1195:1195))
        (IOPATH datab cout (446:446:446) (318:318:318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (766:766:766))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (409:409:409))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (412:412:412))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (379:379:379))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (409:409:409))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (572:572:572))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (596:596:596) (602:602:602))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (545:545:545))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2773:2773:2773) (2871:2871:2871))
        (PORT datab (528:528:528) (552:552:552))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (570:570:570))
        (PORT datab (2317:2317:2317) (2297:2297:2297))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (2070:2070:2070))
        (PORT datab (606:606:606) (615:615:615))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1875:1875:1875) (1924:1924:1924))
        (PORT datab (532:532:532) (556:556:556))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2326:2326:2326) (2356:2356:2356))
        (PORT datab (557:557:557) (568:568:568))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (401:401:401))
        (PORT datac (828:828:828) (837:837:837))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (593:593:593) (630:630:630))
        (PORT datac (586:586:586) (590:590:590))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (637:637:637))
        (PORT datac (172:172:172) (204:204:204))
        (PORT datad (743:743:743) (742:742:742))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (395:395:395))
        (PORT datac (571:571:571) (597:597:597))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (596:596:596))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (764:764:764))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (804:804:804) (814:814:814))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (792:792:792))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (780:780:780))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1177:1177:1177))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1105:1105:1105) (1074:1074:1074))
        (PORT datac (593:593:593) (609:609:609))
        (PORT datad (568:568:568) (591:591:591))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1048:1048:1048))
        (PORT datab (1649:1649:1649) (1713:1713:1713))
        (PORT datad (368:368:368) (399:399:399))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1383:1383:1383))
        (PORT datac (1961:1961:1961) (1965:1965:1965))
        (PORT datad (363:363:363) (393:393:393))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2088:2088:2088) (2239:2239:2239))
        (PORT datac (1709:1709:1709) (1727:1727:1727))
        (PORT datad (552:552:552) (574:574:574))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3571:3571:3571) (3653:3653:3653))
        (PORT datab (1063:1063:1063) (1067:1067:1067))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1211:1211:1211))
        (PORT datab (198:198:198) (237:237:237))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (546:546:546))
        (PORT datab (1249:1249:1249) (1262:1262:1262))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1221:1221:1221))
        (PORT datab (530:530:530) (547:547:547))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1270:1270:1270))
        (PORT datab (336:336:336) (359:359:359))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (364:364:364))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (391:391:391))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (393:393:393))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (360:360:360))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3512:3512:3512) (3437:3437:3437))
        (PORT datab (4851:4851:4851) (4915:4915:4915))
        (PORT datac (4605:4605:4605) (4701:4701:4701))
        (PORT datad (566:566:566) (576:576:576))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (607:607:607))
        (PORT datab (343:343:343) (370:370:370))
        (PORT datac (378:378:378) (409:409:409))
        (PORT datad (204:204:204) (233:233:233))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (603:603:603))
        (PORT datab (206:206:206) (246:246:246))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (365:365:365))
        (PORT datab (394:394:394) (415:415:415))
        (PORT datad (409:409:409) (479:479:479))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (663:663:663))
        (PORT datab (656:656:656) (716:716:716))
        (PORT datac (278:278:278) (362:362:362))
        (PORT datad (278:278:278) (354:354:354))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (923:923:923))
        (PORT datab (220:220:220) (259:259:259))
        (PORT datac (279:279:279) (366:366:366))
        (PORT datad (278:278:278) (357:357:357))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (264:264:264))
        (PORT datab (626:626:626) (635:635:635))
        (PORT datac (824:824:824) (820:820:820))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~2clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1310:1310:1310) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (239:239:239))
        (PORT datac (344:344:344) (369:369:369))
        (PORT datad (1280:1280:1280) (1297:1297:1297))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1233:1233:1233))
        (PORT datad (212:212:212) (244:244:244))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1008:1008:1008))
        (PORT datab (1063:1063:1063) (1058:1058:1058))
        (PORT datac (2343:2343:2343) (2344:2344:2344))
        (PORT datad (1066:1066:1066) (1053:1053:1053))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1716:1716:1716))
        (PORT datab (1730:1730:1730) (1770:1770:1770))
        (PORT datac (813:813:813) (816:816:816))
        (PORT datad (216:216:216) (242:242:242))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1889:1889:1889))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1209:1209:1209) (1188:1188:1188))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE \\CLK_24M\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT areset (3371:3371:3371) (3371:3371:3371))
        (PORT inclk[0] (2315:2315:2315) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\CLK_24M\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1879:1879:1879) (1865:1865:1865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (342:342:342))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1848:1848:1848))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1684:1684:1684) (1662:1662:1662))
        (PORT ena (3954:3954:3954) (4199:4199:4199))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (509:509:509))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1848:1848:1848))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1684:1684:1684) (1662:1662:1662))
        (PORT ena (3954:3954:3954) (4199:4199:4199))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (354:354:354))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1848:1848:1848))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1684:1684:1684) (1662:1662:1662))
        (PORT ena (3954:3954:3954) (4199:4199:4199))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (359:359:359))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1848:1848:1848))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1684:1684:1684) (1662:1662:1662))
        (PORT ena (3954:3954:3954) (4199:4199:4199))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (346:346:346))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1848:1848:1848))
        (PORT asdata (517:517:517) (548:548:548))
        (PORT clrn (1684:1684:1684) (1662:1662:1662))
        (PORT ena (3954:3954:3954) (4199:4199:4199))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (838:838:838))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_write\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (610:610:610) (650:650:650))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1845:1845:1845))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1750:1750:1750) (1768:1768:1768))
        (PORT ena (4276:4276:4276) (4545:4545:4545))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (814:814:814))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1845:1845:1845))
        (PORT asdata (951:951:951) (990:990:990))
        (PORT clrn (1750:1750:1750) (1768:1768:1768))
        (PORT ena (4276:4276:4276) (4545:4545:4545))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (990:990:990))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (515:515:515))
        (PORT datab (273:273:273) (359:359:359))
        (PORT datad (716:716:716) (796:796:796))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2601:2601:2601) (2768:2768:2768))
        (PORT datab (1768:1768:1768) (1843:1843:1843))
        (PORT datac (647:647:647) (742:742:742))
        (PORT datad (966:966:966) (1039:1039:1039))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (813:813:813))
        (PORT datab (339:339:339) (370:370:370))
        (PORT datac (596:596:596) (632:632:632))
        (PORT datad (245:245:245) (318:318:318))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_write\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (881:881:881))
        (PORT datad (643:643:643) (687:687:687))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1845:1845:1845))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1750:1750:1750) (1768:1768:1768))
        (PORT ena (4276:4276:4276) (4545:4545:4545))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1150:1150:1150) (1208:1208:1208))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1848:1848:1848))
        (PORT asdata (660:660:660) (678:678:678))
        (PORT clrn (1684:1684:1684) (1662:1662:1662))
        (PORT ena (3954:3954:3954) (4199:4199:4199))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (677:677:677) (744:744:744))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (633:633:633) (686:686:686))
        (PORT datad (642:642:642) (687:687:687))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1845:1845:1845))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1750:1750:1750) (1768:1768:1768))
        (PORT ena (4276:4276:4276) (4545:4545:4545))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (361:361:361))
        (PORT datab (730:730:730) (816:816:816))
        (PORT datac (234:234:234) (310:310:310))
        (PORT datad (244:244:244) (314:314:314))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (371:371:371))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3452:3452:3452) (3796:3796:3796))
        (PORT datad (643:643:643) (684:684:684))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1484:1484:1484))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1663:1663:1663) (1647:1647:1647))
        (PORT ena (2253:2253:2253) (2223:2223:2223))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (376:376:376))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1484:1484:1484))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1663:1663:1663) (1647:1647:1647))
        (PORT ena (2253:2253:2253) (2223:2223:2223))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1484:1484:1484))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1663:1663:1663) (1647:1647:1647))
        (PORT ena (2253:2253:2253) (2223:2223:2223))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (383:383:383))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1484:1484:1484))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1663:1663:1663) (1647:1647:1647))
        (PORT ena (2253:2253:2253) (2223:2223:2223))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (401:401:401))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1484:1484:1484))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1663:1663:1663) (1647:1647:1647))
        (PORT ena (2253:2253:2253) (2223:2223:2223))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (377:377:377))
        (PORT datac (280:280:280) (368:368:368))
        (PORT datad (266:266:266) (340:340:340))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3395:3395:3395) (3681:3681:3681))
        (PORT datab (305:305:305) (395:395:395))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (263:263:263) (336:336:336))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (362:362:362))
        (PORT datac (678:678:678) (761:761:761))
        (PORT datad (237:237:237) (306:306:306))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (702:702:702))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (1045:1045:1045))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (205:205:205) (235:235:235))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1848:1848:1848))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1663:1663:1663) (1647:1647:1647))
        (PORT ena (2217:2217:2217) (2174:2174:2174))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (746:746:746))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (408:408:408))
        (PORT datad (319:319:319) (337:337:337))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1483:1483:1483))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1675:1675:1675) (1669:1669:1669))
        (PORT ena (2429:2429:2429) (2399:2399:2399))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (245:245:245) (316:316:316))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1848:1848:1848))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1663:1663:1663) (1647:1647:1647))
        (PORT ena (2217:2217:2217) (2174:2174:2174))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (747:747:747))
        (PORT datab (448:448:448) (519:519:519))
        (PORT datac (281:281:281) (369:369:369))
        (PORT datad (244:244:244) (315:315:315))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (478:478:478) (559:559:559))
        (PORT datad (458:458:458) (519:519:519))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (537:537:537))
        (PORT datab (1420:1420:1420) (1495:1495:1495))
        (PORT datac (521:521:521) (533:533:533))
        (PORT datad (191:191:191) (223:223:223))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (1045:1045:1045))
        (PORT datab (338:338:338) (370:370:370))
        (PORT datac (610:610:610) (672:672:672))
        (PORT datad (325:325:325) (346:346:346))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (518:518:518))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (408:408:408))
        (PORT datad (342:342:342) (362:362:362))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1483:1483:1483))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1675:1675:1675) (1669:1669:1669))
        (PORT ena (2429:2429:2429) (2399:2399:2399))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (240:240:240))
        (PORT datad (205:205:205) (235:235:235))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1484:1484:1484))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1663:1663:1663) (1647:1647:1647))
        (PORT ena (2253:2253:2253) (2223:2223:2223))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (334:334:334))
        (PORT datad (258:258:258) (328:328:328))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (473:473:473))
        (PORT datab (201:201:201) (240:240:240))
        (PORT datac (407:407:407) (470:470:470))
        (PORT datad (413:413:413) (481:481:481))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (780:780:780))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (838:838:838) (867:867:867))
        (PORT datad (244:244:244) (316:316:316))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (638:638:638))
        (PORT datab (822:822:822) (854:854:854))
        (PORT datac (1193:1193:1193) (1228:1228:1228))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\RAM_controller\|Write_addressing\~7clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1324:1324:1324) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (568:568:568))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (518:518:518))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (735:735:735))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (803:803:803))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (687:687:687) (761:761:761))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (775:775:775))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1149:1149:1149))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1074:1074:1074))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1499:1499:1499) (1603:1603:1603))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (984:984:984) (1060:1060:1060))
        (IOPATH datab cout (446:446:446) (318:318:318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1377:1377:1377))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (723:723:723))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (687:687:687))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (704:704:704))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (664:664:664) (705:705:705))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (730:730:730))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (882:882:882) (892:892:892))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (842:842:842) (863:863:863))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1254:1254:1254) (1305:1305:1305))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (370:370:370))
        (PORT datab (2403:2403:2403) (2545:2545:2545))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2440:2440:2440) (2570:2570:2570))
        (PORT datab (332:332:332) (361:361:361))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (2417:2417:2417))
        (PORT datab (523:523:523) (545:545:545))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2269:2269:2269))
        (PORT datab (564:564:564) (577:577:577))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (591:591:591))
        (PORT datab (2342:2342:2342) (2468:2468:2468))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2369:2369:2369) (2492:2492:2492))
        (PORT datab (548:548:548) (558:558:558))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (783:783:783))
        (PORT datab (2727:2727:2727) (2809:2809:2809))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1713:1713:1713))
        (PORT datab (1542:1542:1542) (1613:1613:1613))
        (PORT datad (2040:2040:2040) (2114:2114:2114))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (894:894:894) (946:946:946))
        (PORT datad (910:910:910) (970:970:970))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1709:1709:1709))
        (PORT datab (1501:1501:1501) (1548:1548:1548))
        (PORT datac (1588:1588:1588) (1638:1638:1638))
        (PORT datad (566:566:566) (602:602:602))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (989:989:989))
        (PORT datab (950:950:950) (1012:1012:1012))
        (PORT datac (1182:1182:1182) (1230:1230:1230))
        (PORT datad (1071:1071:1071) (1109:1109:1109))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (985:985:985))
        (PORT datab (948:948:948) (1009:1009:1009))
        (PORT datad (1071:1071:1071) (1111:1111:1111))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (728:728:728) (799:799:799))
        (IOPATH datab cout (446:446:446) (318:318:318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1542:1542:1542))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1215:1215:1215) (1320:1320:1320))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1537:1537:1537))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1541:1541:1541) (1617:1617:1617))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1697:1697:1697))
        (PORT datab (1542:1542:1542) (1617:1617:1617))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1709:1709:1709))
        (PORT datab (593:593:593) (640:640:640))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (594:594:594))
        (PORT datab (1870:1870:1870) (1905:1905:1905))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (1867:1867:1867))
        (PORT datab (574:574:574) (592:592:592))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2284:2284:2284) (2352:2352:2352))
        (PORT datab (594:594:594) (630:630:630))
        (IOPATH dataa combout (337:337:337) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1822:1822:1822) (1897:1897:1897))
        (PORT datac (1761:1761:1761) (1830:1830:1830))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (391:391:391))
        (PORT datab (2059:2059:2059) (2133:2133:2133))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (390:390:390))
        (PORT datab (2675:2675:2675) (2781:2781:2781))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (366:366:366))
        (PORT datab (2910:2910:2910) (3015:3015:3015))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (559:559:559))
        (PORT datab (2896:2896:2896) (3038:3038:3038))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2866:2866:2866) (3004:3004:3004))
        (PORT datab (334:334:334) (366:366:366))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (587:587:587))
        (PORT datab (1146:1146:1146) (1209:1209:1209))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1403:1403:1403))
        (PORT datab (541:541:541) (563:563:563))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1644:1644:1644) (1716:1716:1716))
        (PORT datac (310:310:310) (336:336:336))
        (PORT datad (1002:1002:1002) (1002:1002:1002))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (1174:1174:1174) (1231:1231:1231))
        (PORT datad (815:815:815) (840:840:840))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1166:1166:1166) (1206:1206:1206))
        (PORT datac (830:830:830) (841:841:841))
        (PORT datad (308:308:308) (322:322:322))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (673:673:673) (692:692:692))
        (PORT datad (1096:1096:1096) (1123:1123:1123))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (675:675:675))
        (PORT datac (635:635:635) (652:652:652))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (848:848:848) (863:863:863))
        (PORT datac (637:637:637) (653:653:653))
        (PORT datad (307:307:307) (322:322:322))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1660:1660:1660) (1743:1743:1743))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1679:1679:1679) (1793:1793:1793))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1872:1872:1872))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1762:1762:1762) (1838:1838:1838))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (2117:2117:2117))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2578:2578:2578) (2730:2730:2730))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (672:672:672))
        (PORT datab (345:345:345) (369:369:369))
        (PORT datad (830:830:830) (843:843:843))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1053:1053:1053) (1075:1075:1075))
        (PORT datac (1136:1136:1136) (1150:1150:1150))
        (PORT datad (1610:1610:1610) (1648:1648:1648))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1198:1198:1198))
        (PORT datac (1632:1632:1632) (1699:1699:1699))
        (PORT datad (1097:1097:1097) (1121:1121:1121))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1129:1129:1129))
        (PORT datac (1662:1662:1662) (1707:1707:1707))
        (PORT datad (606:606:606) (628:628:628))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3061:3061:3061) (3172:3172:3172))
        (PORT datab (1315:1315:1315) (1346:1346:1346))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (388:388:388))
        (PORT datab (1717:1717:1717) (1750:1750:1750))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (1920:1920:1920))
        (PORT datab (336:336:336) (365:365:365))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1762:1762:1762))
        (PORT datab (330:330:330) (358:358:358))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1860:1860:1860) (1889:1889:1889))
        (PORT datab (554:554:554) (572:572:572))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (238:238:238))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (399:399:399))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (388:388:388))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (371:371:371))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (386:386:386))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (358:358:358))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (327:327:327))
        (PORT datac (1303:1303:1303) (1338:1338:1338))
        (PORT datad (309:309:309) (327:327:327))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (323:323:323))
        (PORT datac (508:508:508) (518:518:518))
        (PORT datad (1282:1282:1282) (1304:1304:1304))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (288:288:288))
        (PORT datac (1304:1304:1304) (1339:1339:1339))
        (PORT datad (525:525:525) (531:531:531))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode339w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (401:401:401))
        (PORT datab (273:273:273) (330:330:330))
        (PORT datac (612:612:612) (631:631:631))
        (PORT datad (218:218:218) (251:251:251))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1775:1775:1775))
        (PORT datac (1982:1982:1982) (1995:1995:1995))
        (PORT datad (1898:1898:1898) (1965:1965:1965))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (884:884:884))
        (PORT datab (2048:2048:2048) (2097:2097:2097))
        (IOPATH dataa combout (337:337:337) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1573:1573:1573) (1604:1604:1604))
        (PORT datad (1551:1551:1551) (1605:1605:1605))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1415:1415:1415))
        (PORT datab (922:922:922) (923:923:923))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1600:1600:1600))
        (PORT datad (1034:1034:1034) (1032:1032:1032))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1542:1542:1542) (1603:1603:1603))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1009:1009:1009) (997:997:997))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2489:2489:2489) (2465:2465:2465))
        (PORT datab (559:559:559) (575:575:575))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2634:2634:2634) (2595:2595:2595))
        (PORT datad (1008:1008:1008) (1007:1007:1007))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1397:1397:1397))
        (PORT datac (768:768:768) (773:773:773))
        (PORT datad (506:506:506) (510:510:510))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (562:562:562) (571:571:571))
        (PORT datad (1062:1062:1062) (1055:1055:1055))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (394:394:394))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (386:386:386))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3409:3409:3409) (3369:3369:3369))
        (PORT datab (366:366:366) (387:387:387))
        (PORT datac (4618:4618:4618) (4680:4680:4680))
        (PORT datad (5058:5058:5058) (5213:5213:5213))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (256:256:256))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (1325:1325:1325) (1350:1350:1350))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1233:1233:1233))
        (PORT datad (613:613:613) (624:624:624))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_b_store\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_b_store\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1873:1873:1873))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (685:685:685))
        (PORT datab (1559:1559:1559) (1582:1582:1582))
        (PORT datac (597:597:597) (645:645:645))
        (PORT datad (543:543:543) (555:555:555))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3515:3515:3515) (3439:3439:3439))
        (PORT datab (4848:4848:4848) (4912:4912:4912))
        (PORT datac (592:592:592) (610:610:610))
        (PORT datad (4597:4597:4597) (4698:4698:4698))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (448:448:448))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (1283:1283:1283) (1300:1300:1300))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1232:1232:1232))
        (PORT datac (386:386:386) (412:412:412))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode339w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (292:292:292))
        (PORT datab (270:270:270) (326:326:326))
        (PORT datac (228:228:228) (281:281:281))
        (PORT datad (360:360:360) (381:381:381))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\SW\[1\]\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (163:163:163) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5388:5388:5388) (5583:5583:5583))
        (PORT datab (220:220:220) (259:259:259))
        (PORT datad (1280:1280:1280) (1301:1301:1301))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (595:595:595))
        (PORT datac (5493:5493:5493) (5474:5474:5474))
        (PORT datad (1281:1281:1281) (1303:1303:1303))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5341:5341:5341) (5354:5354:5354))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (1282:1282:1282) (1304:1304:1304))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5230:5230:5230) (5303:5303:5303))
        (PORT datac (545:545:545) (571:571:571))
        (PORT datad (1281:1281:1281) (1303:1303:1303))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3389:3389:3389) (3476:3476:3476))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (1275:1275:1275) (1294:1294:1294))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1388:1388:1388) (1411:1411:1411))
        (PORT datac (212:212:212) (245:245:245))
        (PORT datad (1264:1264:1264) (1280:1280:1280))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (264:264:264))
        (PORT datac (988:988:988) (981:981:981))
        (PORT datad (1281:1281:1281) (1303:1303:1303))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (280:280:280))
        (PORT datac (1303:1303:1303) (1338:1338:1338))
        (PORT datad (522:522:522) (534:534:534))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (266:266:266))
        (PORT datac (1305:1305:1305) (1340:1340:1340))
        (PORT datad (304:304:304) (320:320:320))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (257:257:257))
        (PORT datac (1305:1305:1305) (1339:1339:1339))
        (PORT datad (328:328:328) (344:344:344))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (246:246:246))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (1280:1280:1280) (1301:1301:1301))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (256:256:256))
        (PORT datac (172:172:172) (204:204:204))
        (PORT datad (1281:1281:1281) (1303:1303:1303))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (263:263:263))
        (PORT datac (1270:1270:1270) (1297:1297:1297))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1456:1456:1456))
        (PORT datab (2382:2382:2382) (2412:2412:2412))
        (PORT datac (1332:1332:1332) (1311:1311:1311))
        (PORT datad (2477:2477:2477) (2475:2475:2475))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (423:423:423))
        (PORT datad (4230:4230:4230) (4318:4318:4318))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (372:372:372))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (1305:1305:1305) (1328:1328:1328))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (424:424:424))
        (PORT datac (3689:3689:3689) (3888:3888:3888))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (409:409:409))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (1305:1305:1305) (1328:1328:1328))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (418:418:418))
        (PORT datac (3859:3859:3859) (3978:3978:3978))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (365:365:365))
        (PORT datac (340:340:340) (360:360:360))
        (PORT datad (1304:1304:1304) (1327:1327:1327))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (419:419:419))
        (PORT datad (3708:3708:3708) (3878:3878:3878))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (377:377:377))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (1304:1304:1304) (1327:1327:1327))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (423:423:423))
        (PORT datac (2807:2807:2807) (2961:2961:2961))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (370:370:370))
        (PORT datac (337:337:337) (355:355:355))
        (PORT datad (1305:1305:1305) (1328:1328:1328))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3854:3854:3854) (3860:3860:3860))
        (PORT datab (612:612:612) (639:639:639))
        (PORT datac (2342:2342:2342) (2347:2347:2347))
        (PORT datad (3282:3282:3282) (3350:3350:3350))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (263:263:263))
        (PORT datac (567:567:567) (577:577:577))
        (PORT datad (1324:1324:1324) (1350:1350:1350))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3871:3871:3871) (3895:3895:3895))
        (PORT datab (2424:2424:2424) (2435:2435:2435))
        (PORT datac (566:566:566) (578:578:578))
        (PORT datad (3432:3432:3432) (3485:3485:3485))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (257:257:257))
        (PORT datac (346:346:346) (369:369:369))
        (PORT datad (1321:1321:1321) (1346:1346:1346))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3459:3459:3459) (3527:3527:3527))
        (PORT datab (2506:2506:2506) (2499:2499:2499))
        (PORT datac (4277:4277:4277) (4335:4335:4335))
        (PORT datad (307:307:307) (322:322:322))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (259:259:259))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (1320:1320:1320) (1345:1345:1345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3620:3620:3620) (3706:3706:3706))
        (PORT datab (2508:2508:2508) (2504:2504:2504))
        (PORT datac (4272:4272:4272) (4331:4331:4331))
        (PORT datad (328:328:328) (345:345:345))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (258:258:258))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (1324:1324:1324) (1350:1350:1350))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3619:3619:3619) (3708:3708:3708))
        (PORT datab (2506:2506:2506) (2504:2504:2504))
        (PORT datac (4274:4274:4274) (4335:4335:4335))
        (PORT datad (330:330:330) (348:348:348))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (263:263:263))
        (PORT datac (1298:1298:1298) (1325:1325:1325))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3620:3620:3620) (3709:3709:3709))
        (PORT datab (2505:2505:2505) (2504:2504:2504))
        (PORT datac (4274:4274:4274) (4337:4337:4337))
        (PORT datad (314:314:314) (327:327:327))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (259:259:259))
        (PORT datac (1298:1298:1298) (1324:1324:1324))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4122:4122:4122) (4157:4157:4157))
        (PORT datab (2420:2420:2420) (2407:2407:2407))
        (PORT datac (3585:3585:3585) (3647:3647:3647))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (256:256:256))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (1294:1294:1294) (1312:1312:1312))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3624:3624:3624) (3689:3689:3689))
        (PORT datab (2420:2420:2420) (2404:2404:2404))
        (PORT datac (4282:4282:4282) (4342:4342:4342))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (263:263:263))
        (PORT datac (1291:1291:1291) (1316:1316:1316))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4423:4423:4423) (4813:4813:4813))
        (PORT clk (1811:1811:1811) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1873:1873:1873))
        (PORT d[1] (1547:1547:1547) (1636:1636:1636))
        (PORT d[2] (1816:1816:1816) (1901:1901:1901))
        (PORT d[3] (1548:1548:1548) (1625:1625:1625))
        (PORT d[4] (1183:1183:1183) (1231:1231:1231))
        (PORT d[5] (1587:1587:1587) (1657:1657:1657))
        (PORT d[6] (1254:1254:1254) (1321:1321:1321))
        (PORT d[7] (924:924:924) (975:975:975))
        (PORT d[8] (1757:1757:1757) (1802:1802:1802))
        (PORT d[9] (1012:1012:1012) (1067:1067:1067))
        (PORT d[10] (1303:1303:1303) (1367:1367:1367))
        (PORT d[11] (1309:1309:1309) (1353:1353:1353))
        (PORT d[12] (1555:1555:1555) (1599:1599:1599))
        (PORT clk (1808:1808:1808) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1229:1229:1229))
        (PORT clk (1808:1808:1808) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1840:1840:1840))
        (PORT d[0] (1776:1776:1776) (1766:1766:1766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1937:1937:1937))
        (PORT d[1] (1549:1549:1549) (1628:1628:1628))
        (PORT d[2] (1800:1800:1800) (1910:1910:1910))
        (PORT d[3] (1603:1603:1603) (1704:1704:1704))
        (PORT d[4] (1726:1726:1726) (1875:1875:1875))
        (PORT d[5] (1614:1614:1614) (1720:1720:1720))
        (PORT d[6] (2646:2646:2646) (2748:2748:2748))
        (PORT d[7] (1910:1910:1910) (1967:1967:1967))
        (PORT d[8] (1737:1737:1737) (1843:1843:1843))
        (PORT d[9] (1717:1717:1717) (1802:1802:1802))
        (PORT d[10] (1313:1313:1313) (1385:1385:1385))
        (PORT d[11] (1994:1994:1994) (2153:2153:2153))
        (PORT d[12] (1690:1690:1690) (1818:1818:1818))
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (PORT aclr (1814:1814:1814) (1817:1817:1817))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1254:1254:1254))
        (PORT clk (1792:1792:1792) (1773:1773:1773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (PORT d[0] (1993:1993:1993) (2026:2026:2026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1889:1889:1889))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1209:1209:1209) (1188:1188:1188))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode359w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (443:443:443))
        (PORT datab (271:271:271) (328:328:328))
        (PORT datac (237:237:237) (288:288:288))
        (PORT datad (869:869:869) (886:886:886))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode359w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (396:396:396))
        (PORT datab (236:236:236) (281:281:281))
        (PORT datac (225:225:225) (278:278:278))
        (PORT datad (359:359:359) (379:379:379))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3399:3399:3399) (3695:3695:3695))
        (PORT clk (1804:1804:1804) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1253:1253:1253))
        (PORT d[1] (914:914:914) (955:955:955))
        (PORT d[2] (977:977:977) (1002:1002:1002))
        (PORT d[3] (912:912:912) (916:916:916))
        (PORT d[4] (1930:1930:1930) (2019:2019:2019))
        (PORT d[5] (1286:1286:1286) (1338:1338:1338))
        (PORT d[6] (1209:1209:1209) (1274:1274:1274))
        (PORT d[7] (945:945:945) (988:988:988))
        (PORT d[8] (1416:1416:1416) (1430:1430:1430))
        (PORT d[9] (952:952:952) (996:996:996))
        (PORT d[10] (995:995:995) (1042:1042:1042))
        (PORT d[11] (1501:1501:1501) (1577:1577:1577))
        (PORT d[12] (1049:1049:1049) (1094:1094:1094))
        (PORT clk (1801:1801:1801) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1254:1254:1254))
        (PORT clk (1801:1801:1801) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1836:1836:1836))
        (PORT d[0] (1799:1799:1799) (1791:1791:1791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (864:864:864) (932:932:932))
        (PORT d[1] (1117:1117:1117) (1157:1157:1157))
        (PORT d[2] (1281:1281:1281) (1370:1370:1370))
        (PORT d[3] (1005:1005:1005) (1039:1039:1039))
        (PORT d[4] (876:876:876) (951:951:951))
        (PORT d[5] (1031:1031:1031) (1077:1077:1077))
        (PORT d[6] (1524:1524:1524) (1565:1565:1565))
        (PORT d[7] (1641:1641:1641) (1698:1698:1698))
        (PORT d[8] (1713:1713:1713) (1757:1757:1757))
        (PORT d[9] (1095:1095:1095) (1143:1143:1143))
        (PORT d[10] (1010:1010:1010) (1044:1044:1044))
        (PORT d[11] (1033:1033:1033) (1075:1075:1075))
        (PORT d[12] (1017:1017:1017) (1057:1057:1057))
        (PORT clk (1788:1788:1788) (1766:1766:1766))
        (PORT aclr (1796:1796:1796) (1801:1801:1801))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (905:905:905))
        (PORT clk (1788:1788:1788) (1766:1766:1766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1766:1766:1766))
        (PORT d[0] (1197:1197:1197) (1159:1159:1159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1430:1430:1430))
        (PORT datab (710:710:710) (760:760:760))
        (PORT datac (1478:1478:1478) (1557:1557:1557))
        (PORT datad (871:871:871) (890:890:890))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode369w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (440:440:440))
        (PORT datab (267:267:267) (323:323:323))
        (PORT datac (242:242:242) (290:290:290))
        (PORT datad (868:868:868) (882:882:882))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode369w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (293:293:293))
        (PORT datab (229:229:229) (272:272:272))
        (PORT datac (224:224:224) (278:278:278))
        (PORT datad (241:241:241) (283:283:283))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4049:4049:4049) (4451:4451:4451))
        (PORT clk (1808:1808:1808) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1315:1315:1315))
        (PORT d[1] (1223:1223:1223) (1234:1234:1234))
        (PORT d[2] (1220:1220:1220) (1229:1229:1229))
        (PORT d[3] (1178:1178:1178) (1213:1213:1213))
        (PORT d[4] (1180:1180:1180) (1193:1193:1193))
        (PORT d[5] (1195:1195:1195) (1221:1221:1221))
        (PORT d[6] (1745:1745:1745) (1829:1829:1829))
        (PORT d[7] (1491:1491:1491) (1513:1513:1513))
        (PORT d[8] (1458:1458:1458) (1478:1478:1478))
        (PORT d[9] (1474:1474:1474) (1499:1499:1499))
        (PORT d[10] (1403:1403:1403) (1434:1434:1434))
        (PORT d[11] (1798:1798:1798) (1838:1838:1838))
        (PORT d[12] (1426:1426:1426) (1464:1464:1464))
        (PORT clk (1805:1805:1805) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1382:1382:1382))
        (PORT clk (1805:1805:1805) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1838:1838:1838))
        (PORT d[0] (1970:1970:1970) (1919:1919:1919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1839:1839:1839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2445:2445:2445))
        (PORT d[1] (2158:2158:2158) (2273:2273:2273))
        (PORT d[2] (2024:2024:2024) (2070:2070:2070))
        (PORT d[3] (1954:1954:1954) (2075:2075:2075))
        (PORT d[4] (1905:1905:1905) (2008:2008:2008))
        (PORT d[5] (1724:1724:1724) (1766:1766:1766))
        (PORT d[6] (1665:1665:1665) (1766:1766:1766))
        (PORT d[7] (1821:1821:1821) (1872:1872:1872))
        (PORT d[8] (1628:1628:1628) (1733:1733:1733))
        (PORT d[9] (2008:2008:2008) (2167:2167:2167))
        (PORT d[10] (2115:2115:2115) (2200:2200:2200))
        (PORT d[11] (2699:2699:2699) (2892:2892:2892))
        (PORT d[12] (2139:2139:2139) (2375:2375:2375))
        (PORT clk (1790:1790:1790) (1770:1770:1770))
        (PORT aclr (1811:1811:1811) (1815:1815:1815))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2036:2036:2036))
        (PORT clk (1790:1790:1790) (1770:1770:1770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1770:1770:1770))
        (PORT d[0] (2305:2305:2305) (2329:2329:2329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode349w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (413:413:413))
        (PORT datab (244:244:244) (291:291:291))
        (PORT datac (610:610:610) (629:629:629))
        (PORT datad (242:242:242) (286:286:286))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode349w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (288:288:288))
        (PORT datab (266:266:266) (321:321:321))
        (PORT datac (225:225:225) (281:281:281))
        (PORT datad (361:361:361) (377:377:377))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (4051:4051:4051))
        (PORT clk (1810:1810:1810) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2229:2229:2229))
        (PORT d[1] (1816:1816:1816) (1909:1909:1909))
        (PORT d[2] (1918:1918:1918) (2007:2007:2007))
        (PORT d[3] (1568:1568:1568) (1666:1666:1666))
        (PORT d[4] (1569:1569:1569) (1634:1634:1634))
        (PORT d[5] (1357:1357:1357) (1444:1444:1444))
        (PORT d[6] (1235:1235:1235) (1318:1318:1318))
        (PORT d[7] (1227:1227:1227) (1287:1287:1287))
        (PORT d[8] (1733:1733:1733) (1769:1769:1769))
        (PORT d[9] (1340:1340:1340) (1397:1397:1397))
        (PORT d[10] (1277:1277:1277) (1305:1305:1305))
        (PORT d[11] (1333:1333:1333) (1379:1379:1379))
        (PORT d[12] (1604:1604:1604) (1709:1709:1709))
        (PORT clk (1807:1807:1807) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1505:1505:1505))
        (PORT clk (1807:1807:1807) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1839:1839:1839))
        (PORT d[0] (2066:2066:2066) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1972:1972:1972))
        (PORT d[1] (1803:1803:1803) (1874:1874:1874))
        (PORT d[2] (2055:2055:2055) (2174:2174:2174))
        (PORT d[3] (1906:1906:1906) (1984:1984:1984))
        (PORT d[4] (2186:2186:2186) (2382:2382:2382))
        (PORT d[5] (1599:1599:1599) (1659:1659:1659))
        (PORT d[6] (2155:2155:2155) (2245:2245:2245))
        (PORT d[7] (1746:1746:1746) (1832:1832:1832))
        (PORT d[8] (1777:1777:1777) (1901:1901:1901))
        (PORT d[9] (1705:1705:1705) (1817:1817:1817))
        (PORT d[10] (2086:2086:2086) (2164:2164:2164))
        (PORT d[11] (1959:1959:1959) (2100:2100:2100))
        (PORT d[12] (1655:1655:1655) (1762:1762:1762))
        (PORT clk (1791:1791:1791) (1772:1772:1772))
        (PORT aclr (1813:1813:1813) (1816:1816:1816))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1550:1550:1550))
        (PORT clk (1791:1791:1791) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1772:1772:1772))
        (PORT d[0] (2340:2340:2340) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1889:1889:1889))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1209:1209:1209) (1188:1188:1188))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (258:258:258))
        (PORT datab (1112:1112:1112) (1118:1118:1118))
        (PORT datac (928:928:928) (988:988:988))
        (PORT datad (1425:1425:1425) (1477:1477:1477))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (354:354:354))
        (PORT datab (273:273:273) (359:359:359))
        (PORT datac (265:265:265) (345:345:345))
        (PORT datad (246:246:246) (318:318:318))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (715:715:715))
        (PORT datad (495:495:495) (503:503:503))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|video_on_v\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1896:1896:1896))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1549:1549:1549) (1510:1510:1510))
        (PORT ena (3760:3760:3760) (3957:3957:3957))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode322w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (440:440:440))
        (PORT datab (270:270:270) (322:322:322))
        (PORT datac (243:243:243) (294:294:294))
        (PORT datad (869:869:869) (881:881:881))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode322w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (289:289:289))
        (PORT datab (266:266:266) (321:321:321))
        (PORT datac (226:226:226) (281:281:281))
        (PORT datad (361:361:361) (377:377:377))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4114:4114:4114) (4466:4466:4466))
        (PORT clk (1811:1811:1811) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2178:2178:2178))
        (PORT d[1] (1781:1781:1781) (1855:1855:1855))
        (PORT d[2] (1877:1877:1877) (1969:1969:1969))
        (PORT d[3] (1574:1574:1574) (1669:1669:1669))
        (PORT d[4] (1963:1963:1963) (2033:2033:2033))
        (PORT d[5] (1297:1297:1297) (1380:1380:1380))
        (PORT d[6] (1239:1239:1239) (1279:1279:1279))
        (PORT d[7] (1213:1213:1213) (1261:1261:1261))
        (PORT d[8] (1453:1453:1453) (1475:1475:1475))
        (PORT d[9] (1300:1300:1300) (1371:1371:1371))
        (PORT d[10] (1004:1004:1004) (1033:1033:1033))
        (PORT d[11] (1328:1328:1328) (1369:1369:1369))
        (PORT d[12] (1581:1581:1581) (1684:1684:1684))
        (PORT clk (1808:1808:1808) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1497:1497:1497))
        (PORT clk (1808:1808:1808) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1840:1840:1840))
        (PORT d[0] (1981:1981:1981) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1970:1970:1970))
        (PORT d[1] (1854:1854:1854) (1956:1956:1956))
        (PORT d[2] (1619:1619:1619) (1694:1694:1694))
        (PORT d[3] (1555:1555:1555) (1652:1652:1652))
        (PORT d[4] (1739:1739:1739) (1896:1896:1896))
        (PORT d[5] (1621:1621:1621) (1733:1733:1733))
        (PORT d[6] (2364:2364:2364) (2438:2438:2438))
        (PORT d[7] (1772:1772:1772) (1863:1863:1863))
        (PORT d[8] (1749:1749:1749) (1869:1869:1869))
        (PORT d[9] (1719:1719:1719) (1831:1831:1831))
        (PORT d[10] (2085:2085:2085) (2187:2187:2187))
        (PORT d[11] (1639:1639:1639) (1744:1744:1744))
        (PORT d[12] (1382:1382:1382) (1493:1493:1493))
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (PORT aclr (1814:1814:1814) (1817:1817:1817))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1519:1519:1519))
        (PORT clk (1792:1792:1792) (1773:1773:1773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (PORT d[0] (2275:2275:2275) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (257:257:257))
        (PORT datab (1232:1232:1232) (1268:1268:1268))
        (PORT datac (1306:1306:1306) (1402:1402:1402))
        (PORT datad (1425:1425:1425) (1474:1474:1474))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1328:1328:1328))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (1646:1646:1646) (1691:1691:1691))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode379w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (442:442:442))
        (PORT datab (269:269:269) (324:324:324))
        (PORT datac (610:610:610) (627:627:627))
        (PORT datad (240:240:240) (282:282:282))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode379w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (404:404:404))
        (PORT datab (228:228:228) (269:269:269))
        (PORT datac (222:222:222) (274:274:274))
        (PORT datad (237:237:237) (279:279:279))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3791:3791:3791))
        (PORT clk (1802:1802:1802) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2142:2142:2142))
        (PORT d[1] (2210:2210:2210) (2305:2305:2305))
        (PORT d[2] (2010:2010:2010) (2069:2069:2069))
        (PORT d[3] (1988:1988:1988) (2101:2101:2101))
        (PORT d[4] (1846:1846:1846) (1897:1897:1897))
        (PORT d[5] (1631:1631:1631) (1717:1717:1717))
        (PORT d[6] (1492:1492:1492) (1570:1570:1570))
        (PORT d[7] (1483:1483:1483) (1570:1570:1570))
        (PORT d[8] (1980:1980:1980) (2016:2016:2016))
        (PORT d[9] (1630:1630:1630) (1683:1683:1683))
        (PORT d[10] (1710:1710:1710) (1762:1762:1762))
        (PORT d[11] (1624:1624:1624) (1685:1685:1685))
        (PORT d[12] (1563:1563:1563) (1649:1649:1649))
        (PORT clk (1799:1799:1799) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1616:1616:1616))
        (PORT clk (1799:1799:1799) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (PORT d[0] (2125:2125:2125) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2425:2425:2425))
        (PORT d[1] (2159:2159:2159) (2294:2294:2294))
        (PORT d[2] (2483:2483:2483) (2593:2593:2593))
        (PORT d[3] (2667:2667:2667) (2772:2772:2772))
        (PORT d[4] (2570:2570:2570) (2770:2770:2770))
        (PORT d[5] (2175:2175:2175) (2293:2293:2293))
        (PORT d[6] (2442:2442:2442) (2543:2543:2543))
        (PORT d[7] (2029:2029:2029) (2134:2134:2134))
        (PORT d[8] (2068:2068:2068) (2212:2212:2212))
        (PORT d[9] (1728:1728:1728) (1816:1816:1816))
        (PORT d[10] (2102:2102:2102) (2181:2181:2181))
        (PORT d[11] (1652:1652:1652) (1757:1757:1757))
        (PORT d[12] (1685:1685:1685) (1798:1798:1798))
        (PORT clk (1784:1784:1784) (1764:1764:1764))
        (PORT aclr (1805:1805:1805) (1809:1809:1809))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1618:1618:1618))
        (PORT clk (1784:1784:1784) (1764:1764:1764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1764:1764:1764))
        (PORT d[0] (2570:2570:2570) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode389w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (447:447:447))
        (PORT datab (265:265:265) (320:320:320))
        (PORT datac (338:338:338) (366:366:366))
        (PORT datad (872:872:872) (887:887:887))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode389w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (290:290:290))
        (PORT datab (219:219:219) (258:258:258))
        (PORT datac (227:227:227) (281:281:281))
        (PORT datad (240:240:240) (281:281:281))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4025:4025:4025) (4407:4407:4407))
        (PORT clk (1810:1810:1810) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1626:1626:1626))
        (PORT d[1] (1830:1830:1830) (1845:1845:1845))
        (PORT d[2] (1654:1654:1654) (1692:1692:1692))
        (PORT d[3] (1506:1506:1506) (1539:1539:1539))
        (PORT d[4] (1253:1253:1253) (1291:1291:1291))
        (PORT d[5] (1534:1534:1534) (1562:1562:1562))
        (PORT d[6] (1772:1772:1772) (1829:1829:1829))
        (PORT d[7] (1424:1424:1424) (1434:1434:1434))
        (PORT d[8] (1493:1493:1493) (1533:1533:1533))
        (PORT d[9] (1459:1459:1459) (1501:1501:1501))
        (PORT d[10] (1445:1445:1445) (1473:1473:1473))
        (PORT d[11] (1357:1357:1357) (1448:1448:1448))
        (PORT d[12] (1446:1446:1446) (1503:1503:1503))
        (PORT clk (1807:1807:1807) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1427:1427:1427))
        (PORT clk (1807:1807:1807) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (PORT d[0] (1995:1995:1995) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3392:3392:3392))
        (PORT d[1] (2218:2218:2218) (2352:2352:2352))
        (PORT d[2] (2062:2062:2062) (2132:2132:2132))
        (PORT d[3] (1949:1949:1949) (2100:2100:2100))
        (PORT d[4] (2161:2161:2161) (2243:2243:2243))
        (PORT d[5] (1979:1979:1979) (2036:2036:2036))
        (PORT d[6] (1989:1989:1989) (2081:2081:2081))
        (PORT d[7] (2146:2146:2146) (2205:2205:2205))
        (PORT d[8] (2216:2216:2216) (2312:2312:2312))
        (PORT d[9] (2322:2322:2322) (2497:2497:2497))
        (PORT d[10] (2462:2462:2462) (2540:2540:2540))
        (PORT d[11] (2383:2383:2383) (2573:2573:2573))
        (PORT d[12] (2039:2039:2039) (2221:2221:2221))
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (PORT aclr (1813:1813:1813) (1817:1817:1817))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2115:2115:2115))
        (PORT clk (1792:1792:1792) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (PORT d[0] (2411:2411:2411) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode399w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (409:409:409))
        (PORT datab (271:271:271) (328:328:328))
        (PORT datac (610:610:610) (626:626:626))
        (PORT datad (220:220:220) (256:256:256))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode399w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (455:455:455))
        (PORT datab (236:236:236) (279:279:279))
        (PORT datac (221:221:221) (273:273:273))
        (PORT datad (240:240:240) (278:278:278))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (4467:4467:4467))
        (PORT clk (1809:1809:1809) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1291:1291:1291))
        (PORT d[1] (1562:1562:1562) (1580:1580:1580))
        (PORT d[2] (1221:1221:1221) (1230:1230:1230))
        (PORT d[3] (1510:1510:1510) (1548:1548:1548))
        (PORT d[4] (936:936:936) (930:930:930))
        (PORT d[5] (1515:1515:1515) (1542:1542:1542))
        (PORT d[6] (926:926:926) (966:966:966))
        (PORT d[7] (1739:1739:1739) (1804:1804:1804))
        (PORT d[8] (1226:1226:1226) (1253:1253:1253))
        (PORT d[9] (1149:1149:1149) (1168:1168:1168))
        (PORT d[10] (1137:1137:1137) (1148:1148:1148))
        (PORT d[11] (1776:1776:1776) (1818:1818:1818))
        (PORT d[12] (1938:1938:1938) (1996:1996:1996))
        (PORT clk (1806:1806:1806) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1053:1053:1053))
        (PORT clk (1806:1806:1806) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1839:1839:1839))
        (PORT d[0] (1646:1646:1646) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2668:2668:2668))
        (PORT d[1] (2248:2248:2248) (2340:2340:2340))
        (PORT d[2] (2328:2328:2328) (2387:2387:2387))
        (PORT d[3] (1918:1918:1918) (2054:2054:2054))
        (PORT d[4] (1877:1877:1877) (1970:1970:1970))
        (PORT d[5] (2576:2576:2576) (2639:2639:2639))
        (PORT d[6] (1976:1976:1976) (2096:2096:2096))
        (PORT d[7] (2365:2365:2365) (2440:2440:2440))
        (PORT d[8] (2179:2179:2179) (2269:2269:2269))
        (PORT d[9] (1999:1999:1999) (2144:2144:2144))
        (PORT d[10] (2466:2466:2466) (2564:2564:2564))
        (PORT d[11] (2269:2269:2269) (2342:2342:2342))
        (PORT d[12] (2160:2160:2160) (2393:2393:2393))
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (PORT aclr (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2043:2043:2043))
        (PORT clk (1791:1791:1791) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (PORT d[0] (2326:2326:2326) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1426:1426:1426))
        (PORT datab (1693:1693:1693) (1792:1792:1792))
        (PORT datac (1319:1319:1319) (1339:1339:1339))
        (PORT datad (1385:1385:1385) (1380:1380:1380))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1554:1554:1554))
        (PORT datab (199:199:199) (237:237:237))
        (PORT datac (1477:1477:1477) (1554:1554:1554))
        (PORT datad (1428:1428:1428) (1472:1472:1472))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (306:306:306) (310:310:310))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1720:1720:1720))
        (PORT datab (228:228:228) (268:268:268))
        (PORT datad (179:179:179) (206:206:206))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2335:2335:2335))
        (PORT datab (2129:2129:2129) (2195:2195:2195))
        (PORT datac (1334:1334:1334) (1357:1357:1357))
        (PORT datad (1413:1413:1413) (1455:1455:1455))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (569:569:569))
        (PORT datac (415:415:415) (484:484:484))
        (PORT datad (426:426:426) (491:491:491))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Par_Reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (802:802:802))
        (PORT datab (220:220:220) (259:259:259))
        (PORT datac (436:436:436) (503:503:503))
        (PORT datad (215:215:215) (240:240:240))
        (IOPATH dataa combout (303:303:303) (307:307:307))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Par_Reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (517:517:517))
        (PORT datab (605:605:605) (614:614:614))
        (PORT datac (554:554:554) (568:568:568))
        (PORT datad (429:429:429) (490:490:490))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (635:635:635))
        (PORT datab (504:504:504) (589:589:589))
        (PORT datac (233:233:233) (279:279:279))
        (PORT datad (452:452:452) (514:514:514))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (723:723:723) (802:802:802))
        (PORT datad (726:726:726) (816:816:816))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (901:901:901))
        (PORT datab (206:206:206) (248:248:248))
        (PORT datac (693:693:693) (741:741:741))
        (PORT datad (785:785:785) (867:867:867))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (762:762:762))
        (PORT datac (182:182:182) (218:218:218))
        (PORT datad (338:338:338) (357:357:357))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (573:573:573))
        (PORT datac (215:215:215) (249:249:249))
        (PORT datad (430:430:430) (496:496:496))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (641:641:641))
        (PORT datab (506:506:506) (593:593:593))
        (PORT datac (234:234:234) (282:282:282))
        (PORT datad (453:453:453) (520:520:520))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (567:567:567))
        (PORT datab (636:636:636) (694:694:694))
        (PORT datac (618:618:618) (625:625:625))
        (PORT datad (331:331:331) (346:346:346))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1281:1281:1281) (1345:1345:1345))
        (PORT datac (791:791:791) (820:820:820))
        (PORT datad (181:181:181) (210:210:210))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3307:3307:3307) (3383:3383:3383))
        (PORT datac (180:180:180) (217:217:217))
        (PORT datad (180:180:180) (210:210:210))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (566:566:566))
        (PORT datad (515:515:515) (594:594:594))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (641:641:641))
        (PORT datab (511:511:511) (598:598:598))
        (PORT datac (230:230:230) (273:273:273))
        (PORT datad (459:459:459) (522:522:522))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (715:715:715))
        (PORT datab (205:205:205) (246:246:246))
        (PORT datac (635:635:635) (643:643:643))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (256:256:256))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (580:580:580) (577:577:577))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (642:642:642))
        (PORT datab (512:512:512) (599:599:599))
        (PORT datac (230:230:230) (274:274:274))
        (PORT datad (459:459:459) (523:523:523))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (642:642:642))
        (PORT datab (668:668:668) (678:678:678))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (260:260:260))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (579:579:579) (579:579:579))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2781:2781:2781) (2881:2881:2881))
        (PORT datac (793:793:793) (802:802:802))
        (PORT datad (840:840:840) (858:858:858))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (898:898:898))
        (PORT datab (752:752:752) (838:838:838))
        (PORT datac (735:735:735) (834:834:834))
        (PORT datad (785:785:785) (868:868:868))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (909:909:909))
        (PORT datab (340:340:340) (373:373:373))
        (PORT datac (696:696:696) (743:743:743))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (816:816:816))
        (PORT datac (181:181:181) (217:217:217))
        (PORT datad (321:321:321) (342:342:342))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (637:637:637))
        (PORT datab (505:505:505) (591:591:591))
        (PORT datac (234:234:234) (279:279:279))
        (PORT datad (452:452:452) (515:515:515))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (641:641:641))
        (PORT datab (667:667:667) (680:680:680))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (190:190:190) (222:222:222))
        (IOPATH dataa combout (301:301:301) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1265:1265:1265))
        (PORT datac (792:792:792) (806:806:806))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3306:3306:3306) (3380:3380:3380))
        (PORT datac (179:179:179) (215:215:215))
        (PORT datad (180:180:180) (208:208:208))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (897:897:897))
        (PORT datab (753:753:753) (838:838:838))
        (PORT datac (735:735:735) (834:834:834))
        (PORT datad (786:786:786) (868:868:868))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (700:700:700))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (694:694:694) (741:741:741))
        (PORT datad (725:725:725) (817:817:817))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (999:999:999))
        (PORT datac (182:182:182) (220:220:220))
        (PORT datad (313:313:313) (333:333:333))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (640:640:640))
        (PORT datab (510:510:510) (595:595:595))
        (PORT datac (231:231:231) (277:277:277))
        (PORT datad (457:457:457) (519:519:519))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (622:622:622))
        (PORT datab (509:509:509) (597:597:597))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (182:182:182) (211:211:211))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (996:996:996))
        (PORT datac (812:812:812) (823:823:823))
        (PORT datad (182:182:182) (210:210:210))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3307:3307:3307) (3379:3379:3379))
        (PORT datac (180:180:180) (217:217:217))
        (PORT datad (180:180:180) (207:207:207))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1560:1560:1560))
        (PORT datab (2319:2319:2319) (2383:2383:2383))
        (PORT datac (179:179:179) (216:216:216))
        (PORT datad (181:181:181) (210:210:210))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (252:252:252))
        (PORT datab (1186:1186:1186) (1242:1242:1242))
        (PORT datac (325:325:325) (353:353:353))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1181:1181:1181))
        (PORT datab (2335:2335:2335) (2321:2321:2321))
        (PORT datac (181:181:181) (218:218:218))
        (PORT datad (182:182:182) (213:213:213))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1178:1178:1178))
        (PORT datab (209:209:209) (251:251:251))
        (PORT datac (325:325:325) (354:354:354))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1233:1233:1233))
        (PORT datab (590:590:590) (602:602:602))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (765:765:765))
        (PORT datab (1168:1168:1168) (1268:1268:1268))
        (PORT datac (1840:1840:1840) (1899:1899:1899))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1526:1526:1526))
        (PORT datab (1156:1156:1156) (1191:1191:1191))
        (PORT datac (554:554:554) (554:554:554))
        (PORT datad (564:564:564) (573:573:573))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1916:1916:1916))
        (PORT asdata (524:524:524) (558:558:558))
        (PORT clrn (1550:1550:1550) (1482:1482:1482))
        (PORT ena (3945:3945:3945) (4135:4135:4135))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (4037:4037:4037))
        (PORT clk (1803:1803:1803) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1172:1172:1172))
        (PORT d[1] (1417:1417:1417) (1409:1409:1409))
        (PORT d[2] (1197:1197:1197) (1203:1203:1203))
        (PORT d[3] (1492:1492:1492) (1541:1541:1541))
        (PORT d[4] (1492:1492:1492) (1515:1515:1515))
        (PORT d[5] (1704:1704:1704) (1806:1806:1806))
        (PORT d[6] (1765:1765:1765) (1790:1790:1790))
        (PORT d[7] (1737:1737:1737) (1763:1763:1763))
        (PORT d[8] (2046:2046:2046) (2063:2063:2063))
        (PORT d[9] (1813:1813:1813) (1839:1839:1839))
        (PORT d[10] (1697:1697:1697) (1741:1741:1741))
        (PORT d[11] (1724:1724:1724) (1755:1755:1755))
        (PORT d[12] (1738:1738:1738) (1790:1790:1790))
        (PORT clk (1800:1800:1800) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1657:1657:1657))
        (PORT clk (1800:1800:1800) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (PORT d[0] (2177:2177:2177) (2139:2139:2139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2552:2552:2552))
        (PORT d[1] (1914:1914:1914) (1991:1991:1991))
        (PORT d[2] (1480:1480:1480) (1504:1504:1504))
        (PORT d[3] (1562:1562:1562) (1648:1648:1648))
        (PORT d[4] (1212:1212:1212) (1254:1254:1254))
        (PORT d[5] (1751:1751:1751) (1776:1776:1776))
        (PORT d[6] (1581:1581:1581) (1639:1639:1639))
        (PORT d[7] (2245:2245:2245) (2282:2282:2282))
        (PORT d[8] (2132:2132:2132) (2221:2221:2221))
        (PORT d[9] (2321:2321:2321) (2502:2502:2502))
        (PORT d[10] (2485:2485:2485) (2557:2557:2557))
        (PORT d[11] (2290:2290:2290) (2365:2365:2365))
        (PORT d[12] (2478:2478:2478) (2741:2741:2741))
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (PORT aclr (1806:1806:1806) (1810:1810:1810))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2022:2022:2022))
        (PORT clk (1785:1785:1785) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (PORT d[0] (2337:2337:2337) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3886:3886:3886))
        (PORT clk (1821:1821:1821) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (1904:1904:1904))
        (PORT d[1] (1565:1565:1565) (1613:1613:1613))
        (PORT d[2] (1516:1516:1516) (1553:1553:1553))
        (PORT d[3] (1793:1793:1793) (1858:1858:1858))
        (PORT d[4] (1249:1249:1249) (1265:1265:1265))
        (PORT d[5] (1816:1816:1816) (1847:1847:1847))
        (PORT d[6] (1239:1239:1239) (1315:1315:1315))
        (PORT d[7] (1793:1793:1793) (1864:1864:1864))
        (PORT d[8] (1795:1795:1795) (1846:1846:1846))
        (PORT d[9] (1494:1494:1494) (1548:1548:1548))
        (PORT d[10] (1773:1773:1773) (1791:1791:1791))
        (PORT d[11] (2123:2123:2123) (2196:2196:2196))
        (PORT d[12] (1479:1479:1479) (1544:1544:1544))
        (PORT clk (1818:1818:1818) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1437:1437:1437))
        (PORT clk (1818:1818:1818) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1849:1849:1849))
        (PORT d[0] (1996:1996:1996) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (3064:3064:3064))
        (PORT d[1] (2417:2417:2417) (2528:2528:2528))
        (PORT d[2] (2401:2401:2401) (2470:2470:2470))
        (PORT d[3] (2228:2228:2228) (2397:2397:2397))
        (PORT d[4] (1904:1904:1904) (1988:1988:1988))
        (PORT d[5] (2525:2525:2525) (2688:2688:2688))
        (PORT d[6] (2290:2290:2290) (2443:2443:2443))
        (PORT d[7] (2356:2356:2356) (2412:2412:2412))
        (PORT d[8] (2209:2209:2209) (2341:2341:2341))
        (PORT d[9] (2319:2319:2319) (2477:2477:2477))
        (PORT d[10] (2153:2153:2153) (2233:2233:2233))
        (PORT d[11] (2292:2292:2292) (2450:2450:2450))
        (PORT d[12] (2103:2103:2103) (2332:2332:2332))
        (PORT clk (1801:1801:1801) (1783:1783:1783))
        (PORT aclr (1824:1824:1824) (1826:1826:1826))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2127:2127:2127))
        (PORT clk (1801:1801:1801) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1783:1783:1783))
        (PORT d[0] (2662:2662:2662) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (4045:4045:4045))
        (PORT clk (1790:1790:1790) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1653:1653:1653))
        (PORT d[1] (1343:1343:1343) (1403:1403:1403))
        (PORT d[2] (1203:1203:1203) (1241:1241:1241))
        (PORT d[3] (1173:1173:1173) (1200:1200:1200))
        (PORT d[4] (1801:1801:1801) (1916:1916:1916))
        (PORT d[5] (1290:1290:1290) (1346:1346:1346))
        (PORT d[6] (1190:1190:1190) (1255:1255:1255))
        (PORT d[7] (1273:1273:1273) (1338:1338:1338))
        (PORT d[8] (1666:1666:1666) (1707:1707:1707))
        (PORT d[9] (1221:1221:1221) (1258:1258:1258))
        (PORT d[10] (1254:1254:1254) (1299:1299:1299))
        (PORT d[11] (1541:1541:1541) (1611:1611:1611))
        (PORT d[12] (1377:1377:1377) (1444:1444:1444))
        (PORT clk (1787:1787:1787) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1451:1451:1451))
        (PORT clk (1787:1787:1787) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1822:1822:1822))
        (PORT d[0] (2003:2003:2003) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1471:1471:1471))
        (PORT d[1] (719:719:719) (742:742:742))
        (PORT d[2] (854:854:854) (928:928:928))
        (PORT d[3] (979:979:979) (1006:1006:1006))
        (PORT d[4] (866:866:866) (936:936:936))
        (PORT d[5] (744:744:744) (783:783:783))
        (PORT d[6] (775:775:775) (809:809:809))
        (PORT d[7] (1857:1857:1857) (1886:1886:1886))
        (PORT d[8] (1721:1721:1721) (1776:1776:1776))
        (PORT d[9] (753:753:753) (789:789:789))
        (PORT d[10] (721:721:721) (750:750:750))
        (PORT d[11] (1018:1018:1018) (1071:1071:1071))
        (PORT d[12] (722:722:722) (760:760:760))
        (PORT clk (1786:1786:1786) (1762:1762:1762))
        (PORT aclr (1793:1793:1793) (1799:1799:1799))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1316:1316:1316))
        (PORT clk (1786:1786:1786) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1762:1762:1762))
        (PORT d[0] (1610:1610:1610) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1754:1754:1754))
        (PORT datab (735:735:735) (758:758:758))
        (PORT datac (1529:1529:1529) (1612:1612:1612))
        (PORT datad (1741:1741:1741) (1827:1827:1827))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4532:4532:4532) (4924:4924:4924))
        (PORT clk (1800:1800:1800) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1576:1576:1576))
        (PORT d[1] (1234:1234:1234) (1254:1254:1254))
        (PORT d[2] (1170:1170:1170) (1215:1215:1215))
        (PORT d[3] (1217:1217:1217) (1232:1232:1232))
        (PORT d[4] (994:994:994) (1028:1028:1028))
        (PORT d[5] (1043:1043:1043) (1089:1089:1089))
        (PORT d[6] (640:640:640) (660:660:660))
        (PORT d[7] (661:661:661) (679:679:679))
        (PORT d[8] (2038:2038:2038) (2103:2103:2103))
        (PORT d[9] (1464:1464:1464) (1524:1524:1524))
        (PORT d[10] (686:686:686) (715:715:715))
        (PORT d[11] (1056:1056:1056) (1086:1086:1086))
        (PORT d[12] (738:738:738) (770:770:770))
        (PORT clk (1797:1797:1797) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (921:921:921))
        (PORT clk (1797:1797:1797) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
        (PORT d[0] (1493:1493:1493) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1414:1414:1414))
        (PORT d[1] (1373:1373:1373) (1465:1465:1465))
        (PORT d[2] (1344:1344:1344) (1438:1438:1438))
        (PORT d[3] (1350:1350:1350) (1433:1433:1433))
        (PORT d[4] (1311:1311:1311) (1428:1428:1428))
        (PORT d[5] (1330:1330:1330) (1391:1391:1391))
        (PORT d[6] (1781:1781:1781) (1811:1811:1811))
        (PORT d[7] (1415:1415:1415) (1482:1482:1482))
        (PORT d[8] (1457:1457:1457) (1549:1549:1549))
        (PORT d[9] (1408:1408:1408) (1452:1452:1452))
        (PORT d[10] (1359:1359:1359) (1436:1436:1436))
        (PORT d[11] (1638:1638:1638) (1706:1706:1706))
        (PORT d[12] (2000:2000:2000) (2112:2112:2112))
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (PORT aclr (1803:1803:1803) (1807:1807:1807))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1474:1474:1474))
        (PORT clk (1782:1782:1782) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (PORT d[0] (1852:1852:1852) (1804:1804:1804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1025:1025:1025))
        (PORT datab (1736:1736:1736) (1816:1816:1816))
        (PORT datac (1126:1126:1126) (1151:1151:1151))
        (PORT datad (1200:1200:1200) (1239:1239:1239))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4140:4140:4140) (4480:4480:4480))
        (PORT clk (1796:1796:1796) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1530:1530:1530))
        (PORT d[1] (1592:1592:1592) (1659:1659:1659))
        (PORT d[2] (962:962:962) (1002:1002:1002))
        (PORT d[3] (1208:1208:1208) (1234:1234:1234))
        (PORT d[4] (1942:1942:1942) (2034:2034:2034))
        (PORT d[5] (1304:1304:1304) (1347:1347:1347))
        (PORT d[6] (954:954:954) (1003:1003:1003))
        (PORT d[7] (971:971:971) (1019:1019:1019))
        (PORT d[8] (1146:1146:1146) (1167:1167:1167))
        (PORT d[9] (978:978:978) (1026:1026:1026))
        (PORT d[10] (989:989:989) (1033:1033:1033))
        (PORT d[11] (1532:1532:1532) (1616:1616:1616))
        (PORT d[12] (1022:1022:1022) (1061:1061:1061))
        (PORT clk (1793:1793:1793) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1241:1241:1241))
        (PORT clk (1793:1793:1793) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (PORT d[0] (1763:1763:1763) (1755:1755:1755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (921:921:921) (1009:1009:1009))
        (PORT d[1] (1102:1102:1102) (1148:1148:1148))
        (PORT d[2] (899:899:899) (981:981:981))
        (PORT d[3] (1710:1710:1710) (1797:1797:1797))
        (PORT d[4] (890:890:890) (965:965:965))
        (PORT d[5] (1056:1056:1056) (1102:1102:1102))
        (PORT d[6] (1506:1506:1506) (1522:1522:1522))
        (PORT d[7] (1322:1322:1322) (1371:1371:1371))
        (PORT d[8] (1389:1389:1389) (1440:1440:1440))
        (PORT d[9] (1100:1100:1100) (1164:1164:1164))
        (PORT d[10] (1045:1045:1045) (1097:1097:1097))
        (PORT d[11] (1041:1041:1041) (1112:1112:1112))
        (PORT d[12] (1319:1319:1319) (1386:1386:1386))
        (PORT clk (1778:1778:1778) (1758:1758:1758))
        (PORT aclr (1799:1799:1799) (1803:1803:1803))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1050:1050:1050))
        (PORT clk (1778:1778:1778) (1758:1758:1758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1758:1758:1758))
        (PORT d[0] (1584:1584:1584) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4130:4130:4130) (4493:4493:4493))
        (PORT clk (1797:1797:1797) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1601:1601:1601))
        (PORT d[1] (1220:1220:1220) (1248:1248:1248))
        (PORT d[2] (1188:1188:1188) (1209:1209:1209))
        (PORT d[3] (1241:1241:1241) (1272:1272:1272))
        (PORT d[4] (1943:1943:1943) (2035:2035:2035))
        (PORT d[5] (1029:1029:1029) (1065:1065:1065))
        (PORT d[6] (932:932:932) (977:977:977))
        (PORT d[7] (961:961:961) (1002:1002:1002))
        (PORT d[8] (933:933:933) (950:950:950))
        (PORT d[9] (1504:1504:1504) (1541:1541:1541))
        (PORT d[10] (943:943:943) (988:988:988))
        (PORT d[11] (1505:1505:1505) (1585:1585:1585))
        (PORT d[12] (1034:1034:1034) (1097:1097:1097))
        (PORT clk (1794:1794:1794) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1169:1169:1169))
        (PORT clk (1794:1794:1794) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
        (PORT d[0] (1747:1747:1747) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (900:900:900) (986:986:986))
        (PORT d[1] (1395:1395:1395) (1486:1486:1486))
        (PORT d[2] (878:878:878) (954:954:954))
        (PORT d[3] (1705:1705:1705) (1806:1806:1806))
        (PORT d[4] (891:891:891) (966:966:966))
        (PORT d[5] (1044:1044:1044) (1109:1109:1109))
        (PORT d[6] (1602:1602:1602) (1643:1643:1643))
        (PORT d[7] (1117:1117:1117) (1166:1166:1166))
        (PORT d[8] (1126:1126:1126) (1196:1196:1196))
        (PORT d[9] (1117:1117:1117) (1164:1164:1164))
        (PORT d[10] (1049:1049:1049) (1106:1106:1106))
        (PORT d[11] (1621:1621:1621) (1681:1681:1681))
        (PORT d[12] (1016:1016:1016) (1073:1073:1073))
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (PORT aclr (1800:1800:1800) (1804:1804:1804))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1510:1510:1510))
        (PORT clk (1779:1779:1779) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (PORT d[0] (1839:1839:1839) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5335:5335:5335) (5737:5737:5737))
        (PORT clk (1804:1804:1804) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1803:1803:1803))
        (PORT d[1] (2148:2148:2148) (2239:2239:2239))
        (PORT d[2] (2137:2137:2137) (2240:2240:2240))
        (PORT d[3] (1993:1993:1993) (2112:2112:2112))
        (PORT d[4] (1792:1792:1792) (1862:1862:1862))
        (PORT d[5] (1657:1657:1657) (1747:1747:1747))
        (PORT d[6] (1513:1513:1513) (1609:1609:1609))
        (PORT d[7] (1519:1519:1519) (1579:1579:1579))
        (PORT d[8] (1734:1734:1734) (1777:1777:1777))
        (PORT d[9] (1656:1656:1656) (1712:1712:1712))
        (PORT d[10] (1702:1702:1702) (1752:1752:1752))
        (PORT d[11] (1622:1622:1622) (1666:1666:1666))
        (PORT d[12] (1554:1554:1554) (1632:1632:1632))
        (PORT clk (1801:1801:1801) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1811:1811:1811))
        (PORT clk (1801:1801:1801) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1835:1835:1835))
        (PORT d[0] (2135:2135:2135) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2449:2449:2449))
        (PORT d[1] (2100:2100:2100) (2149:2149:2149))
        (PORT d[2] (2071:2071:2071) (2167:2167:2167))
        (PORT d[3] (2302:2302:2302) (2400:2400:2400))
        (PORT d[4] (2188:2188:2188) (2384:2384:2384))
        (PORT d[5] (1939:1939:1939) (2069:2069:2069))
        (PORT d[6] (2362:2362:2362) (2452:2452:2452))
        (PORT d[7] (2068:2068:2068) (2155:2155:2155))
        (PORT d[8] (2041:2041:2041) (2180:2180:2180))
        (PORT d[9] (1445:1445:1445) (1546:1546:1546))
        (PORT d[10] (2061:2061:2061) (2133:2133:2133))
        (PORT d[11] (1728:1728:1728) (1867:1867:1867))
        (PORT d[12] (1691:1691:1691) (1803:1803:1803))
        (PORT clk (1787:1787:1787) (1766:1766:1766))
        (PORT aclr (1807:1807:1807) (1812:1812:1812))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1633:1633:1633))
        (PORT clk (1787:1787:1787) (1766:1766:1766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1766:1766:1766))
        (PORT d[0] (2156:2156:2156) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (753:753:753))
        (PORT datab (934:934:934) (1032:1032:1032))
        (PORT datac (2013:2013:2013) (2108:2108:2108))
        (PORT datad (1490:1490:1490) (1571:1571:1571))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (4196:4196:4196))
        (PORT clk (1820:1820:1820) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (1905:1905:1905))
        (PORT d[1] (1905:1905:1905) (1925:1925:1925))
        (PORT d[2] (1756:1756:1756) (1817:1817:1817))
        (PORT d[3] (1697:1697:1697) (1774:1774:1774))
        (PORT d[4] (1600:1600:1600) (1617:1617:1617))
        (PORT d[5] (1828:1828:1828) (1880:1880:1880))
        (PORT d[6] (1566:1566:1566) (1650:1650:1650))
        (PORT d[7] (1786:1786:1786) (1856:1856:1856))
        (PORT d[8] (1804:1804:1804) (1872:1872:1872))
        (PORT d[9] (1784:1784:1784) (1854:1854:1854))
        (PORT d[10] (1755:1755:1755) (1783:1783:1783))
        (PORT d[11] (2150:2150:2150) (2229:2229:2229))
        (PORT d[12] (1750:1750:1750) (1808:1808:1808))
        (PORT clk (1817:1817:1817) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1666:1666:1666))
        (PORT clk (1817:1817:1817) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (PORT d[0] (2235:2235:2235) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (3061:3061:3061))
        (PORT d[1] (2206:2206:2206) (2321:2321:2321))
        (PORT d[2] (2393:2393:2393) (2491:2491:2491))
        (PORT d[3] (2276:2276:2276) (2424:2424:2424))
        (PORT d[4] (1873:1873:1873) (1947:1947:1947))
        (PORT d[5] (2309:2309:2309) (2474:2474:2474))
        (PORT d[6] (2277:2277:2277) (2406:2406:2406))
        (PORT d[7] (2647:2647:2647) (2716:2716:2716))
        (PORT d[8] (2217:2217:2217) (2362:2362:2362))
        (PORT d[9] (2284:2284:2284) (2435:2435:2435))
        (PORT d[10] (2109:2109:2109) (2151:2151:2151))
        (PORT d[11] (2275:2275:2275) (2437:2437:2437))
        (PORT d[12] (2101:2101:2101) (2331:2331:2331))
        (PORT clk (1801:1801:1801) (1782:1782:1782))
        (PORT aclr (1823:1823:1823) (1826:1826:1826))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2094:2094:2094))
        (PORT clk (1801:1801:1801) (1782:1782:1782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1782:1782:1782))
        (PORT d[0] (2404:2404:2404) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (967:967:967))
        (PORT datab (1143:1143:1143) (1172:1172:1172))
        (PORT datac (1055:1055:1055) (1056:1056:1056))
        (PORT datad (1857:1857:1857) (1877:1877:1877))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (529:529:529) (553:553:553))
        (PORT datac (1904:1904:1904) (1951:1951:1951))
        (PORT datad (379:379:379) (408:408:408))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (428:428:428) (497:497:497))
        (PORT datac (380:380:380) (441:441:441))
        (PORT datad (542:542:542) (562:562:562))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (181:181:181) (208:208:208))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1896:1896:1896))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1549:1549:1549) (1510:1510:1510))
        (PORT ena (3760:3760:3760) (3957:3957:3957))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5718:5718:5718) (6149:6149:6149))
        (PORT clk (1806:1806:1806) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2197:2197:2197))
        (PORT d[1] (1806:1806:1806) (1914:1914:1914))
        (PORT d[2] (1750:1750:1750) (1845:1845:1845))
        (PORT d[3] (1575:1575:1575) (1681:1681:1681))
        (PORT d[4] (1536:1536:1536) (1599:1599:1599))
        (PORT d[5] (1595:1595:1595) (1697:1697:1697))
        (PORT d[6] (1262:1262:1262) (1345:1345:1345))
        (PORT d[7] (1237:1237:1237) (1276:1276:1276))
        (PORT d[8] (1766:1766:1766) (1829:1829:1829))
        (PORT d[9] (1619:1619:1619) (1691:1691:1691))
        (PORT d[10] (1403:1403:1403) (1456:1456:1456))
        (PORT d[11] (1614:1614:1614) (1657:1657:1657))
        (PORT d[12] (1310:1310:1310) (1403:1403:1403))
        (PORT clk (1803:1803:1803) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1550:1550:1550))
        (PORT clk (1803:1803:1803) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1837:1837:1837))
        (PORT d[0] (2069:2069:2069) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2378:2378:2378))
        (PORT d[1] (1846:1846:1846) (1906:1906:1906))
        (PORT d[2] (1543:1543:1543) (1607:1607:1607))
        (PORT d[3] (1941:1941:1941) (2042:2042:2042))
        (PORT d[4] (2187:2187:2187) (2386:2386:2386))
        (PORT d[5] (2223:2223:2223) (2364:2364:2364))
        (PORT d[6] (2359:2359:2359) (2432:2432:2432))
        (PORT d[7] (2094:2094:2094) (2176:2176:2176))
        (PORT d[8] (2064:2064:2064) (2205:2205:2205))
        (PORT d[9] (1932:1932:1932) (2047:2047:2047))
        (PORT d[10] (2007:2007:2007) (2060:2060:2060))
        (PORT d[11] (1707:1707:1707) (1847:1847:1847))
        (PORT d[12] (1649:1649:1649) (1759:1759:1759))
        (PORT clk (1789:1789:1789) (1768:1768:1768))
        (PORT aclr (1809:1809:1809) (1814:1814:1814))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2078:2078:2078))
        (PORT clk (1789:1789:1789) (1768:1768:1768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1768:1768:1768))
        (PORT d[0] (2222:2222:2222) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1769:1769:1769))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1769:1769:1769))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1769:1769:1769))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5214:5214:5214) (5649:5649:5649))
        (PORT clk (1809:1809:1809) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1777:1777:1777))
        (PORT d[1] (1876:1876:1876) (1976:1976:1976))
        (PORT d[2] (1886:1886:1886) (1999:1999:1999))
        (PORT d[3] (1806:1806:1806) (1889:1889:1889))
        (PORT d[4] (1944:1944:1944) (2023:2023:2023))
        (PORT d[5] (1613:1613:1613) (1701:1701:1701))
        (PORT d[6] (1504:1504:1504) (1581:1581:1581))
        (PORT d[7] (1214:1214:1214) (1287:1287:1287))
        (PORT d[8] (1740:1740:1740) (1779:1779:1779))
        (PORT d[9] (1313:1313:1313) (1367:1367:1367))
        (PORT d[10] (1307:1307:1307) (1346:1346:1346))
        (PORT d[11] (1656:1656:1656) (1699:1699:1699))
        (PORT d[12] (1874:1874:1874) (1975:1975:1975))
        (PORT clk (1806:1806:1806) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1495:1495:1495))
        (PORT clk (1806:1806:1806) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1839:1839:1839))
        (PORT d[0] (2049:2049:2049) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2393:2393:2393))
        (PORT d[1] (1870:1870:1870) (1989:1989:1989))
        (PORT d[2] (1575:1575:1575) (1643:1643:1643))
        (PORT d[3] (1919:1919:1919) (1999:1999:1999))
        (PORT d[4] (2151:2151:2151) (2344:2344:2344))
        (PORT d[5] (1930:1930:1930) (2041:2041:2041))
        (PORT d[6] (2376:2376:2376) (2451:2451:2451))
        (PORT d[7] (2105:2105:2105) (2217:2217:2217))
        (PORT d[8] (2030:2030:2030) (2152:2152:2152))
        (PORT d[9] (1679:1679:1679) (1786:1786:1786))
        (PORT d[10] (2078:2078:2078) (2156:2156:2156))
        (PORT d[11] (1712:1712:1712) (1855:1855:1855))
        (PORT d[12] (1663:1663:1663) (1773:1773:1773))
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (PORT aclr (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1669:1669:1669))
        (PORT clk (1791:1791:1791) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (PORT d[0] (2364:2364:2364) (2398:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1430:1430:1430))
        (PORT datab (1693:1693:1693) (1794:1794:1794))
        (PORT datac (1266:1266:1266) (1303:1303:1303))
        (PORT datad (1154:1154:1154) (1189:1189:1189))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3815:3815:3815))
        (PORT clk (1819:1819:1819) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (1876:1876:1876))
        (PORT d[1] (1848:1848:1848) (1893:1893:1893))
        (PORT d[2] (1811:1811:1811) (1892:1892:1892))
        (PORT d[3] (1699:1699:1699) (1779:1779:1779))
        (PORT d[4] (1513:1513:1513) (1595:1595:1595))
        (PORT d[5] (1856:1856:1856) (1913:1913:1913))
        (PORT d[6] (2074:2074:2074) (2144:2144:2144))
        (PORT d[7] (1724:1724:1724) (1749:1749:1749))
        (PORT d[8] (1839:1839:1839) (1893:1893:1893))
        (PORT d[9] (1823:1823:1823) (1880:1880:1880))
        (PORT d[10] (2025:2025:2025) (2048:2048:2048))
        (PORT d[11] (1685:1685:1685) (1781:1781:1781))
        (PORT d[12] (1735:1735:1735) (1792:1792:1792))
        (PORT clk (1816:1816:1816) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1559:1559:1559))
        (PORT clk (1816:1816:1816) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1848:1848:1848))
        (PORT d[0] (2080:2080:2080) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2647:2647:2647))
        (PORT d[1] (2182:2182:2182) (2289:2289:2289))
        (PORT d[2] (2372:2372:2372) (2468:2468:2468))
        (PORT d[3] (2234:2234:2234) (2410:2410:2410))
        (PORT d[4] (1845:1845:1845) (1919:1919:1919))
        (PORT d[5] (2531:2531:2531) (2686:2686:2686))
        (PORT d[6] (2305:2305:2305) (2438:2438:2438))
        (PORT d[7] (2392:2392:2392) (2468:2468:2468))
        (PORT d[8] (2221:2221:2221) (2371:2371:2371))
        (PORT d[9] (2087:2087:2087) (2235:2235:2235))
        (PORT d[10] (2167:2167:2167) (2269:2269:2269))
        (PORT d[11] (2083:2083:2083) (2261:2261:2261))
        (PORT d[12] (1703:1703:1703) (1864:1864:1864))
        (PORT clk (1800:1800:1800) (1781:1781:1781))
        (PORT aclr (1822:1822:1822) (1825:1825:1825))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2026:2026:2026))
        (PORT clk (1800:1800:1800) (1781:1781:1781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1781:1781:1781))
        (PORT d[0] (2383:2383:2383) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (376:376:376))
        (PORT datab (1733:1733:1733) (1789:1789:1789))
        (PORT datac (1305:1305:1305) (1399:1399:1399))
        (PORT datad (1538:1538:1538) (1630:1630:1630))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3982:3982:3982) (4383:4383:4383))
        (PORT clk (1807:1807:1807) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1281:1281:1281))
        (PORT d[1] (1508:1508:1508) (1553:1553:1553))
        (PORT d[2] (1250:1250:1250) (1282:1282:1282))
        (PORT d[3] (1217:1217:1217) (1251:1251:1251))
        (PORT d[4] (1704:1704:1704) (1724:1724:1724))
        (PORT d[5] (1424:1424:1424) (1432:1432:1432))
        (PORT d[6] (1709:1709:1709) (1770:1770:1770))
        (PORT d[7] (1505:1505:1505) (1563:1563:1563))
        (PORT d[8] (1450:1450:1450) (1465:1465:1465))
        (PORT d[9] (1483:1483:1483) (1528:1528:1528))
        (PORT d[10] (1762:1762:1762) (1781:1781:1781))
        (PORT d[11] (1789:1789:1789) (1816:1816:1816))
        (PORT d[12] (1461:1461:1461) (1518:1518:1518))
        (PORT clk (1804:1804:1804) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1385:1385:1385))
        (PORT clk (1804:1804:1804) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1836:1836:1836))
        (PORT d[0] (1971:1971:1971) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1671:1671:1671))
        (PORT d[1] (2215:2215:2215) (2327:2327:2327))
        (PORT d[2] (1752:1752:1752) (1792:1792:1792))
        (PORT d[3] (1635:1635:1635) (1757:1757:1757))
        (PORT d[4] (1884:1884:1884) (1984:1984:1984))
        (PORT d[5] (2008:2008:2008) (2046:2046:2046))
        (PORT d[6] (1637:1637:1637) (1734:1734:1734))
        (PORT d[7] (1829:1829:1829) (1884:1884:1884))
        (PORT d[8] (1627:1627:1627) (1732:1732:1732))
        (PORT d[9] (2039:2039:2039) (2208:2208:2208))
        (PORT d[10] (2128:2128:2128) (2196:2196:2196))
        (PORT d[11] (2272:2272:2272) (2350:2350:2350))
        (PORT d[12] (2118:2118:2118) (2352:2352:2352))
        (PORT clk (1788:1788:1788) (1769:1769:1769))
        (PORT aclr (1810:1810:1810) (1813:1813:1813))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2037:2037:2037))
        (PORT clk (1788:1788:1788) (1769:1769:1769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1769:1769:1769))
        (PORT d[0] (2332:2332:2332) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3916:3916:3916))
        (PORT clk (1800:1800:1800) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1203:1203:1203))
        (PORT d[1] (1424:1424:1424) (1429:1429:1429))
        (PORT d[2] (1463:1463:1463) (1469:1469:1469))
        (PORT d[3] (1471:1471:1471) (1483:1483:1483))
        (PORT d[4] (1465:1465:1465) (1492:1492:1492))
        (PORT d[5] (1455:1455:1455) (1467:1467:1467))
        (PORT d[6] (1522:1522:1522) (1601:1601:1601))
        (PORT d[7] (1782:1782:1782) (1813:1813:1813))
        (PORT d[8] (1825:1825:1825) (1853:1853:1853))
        (PORT d[9] (1851:1851:1851) (1905:1905:1905))
        (PORT d[10] (1707:1707:1707) (1718:1718:1718))
        (PORT d[11] (1701:1701:1701) (1720:1720:1720))
        (PORT d[12] (1714:1714:1714) (1739:1739:1739))
        (PORT clk (1797:1797:1797) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1580:1580:1580))
        (PORT clk (1797:1797:1797) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1831:1831:1831))
        (PORT d[0] (2178:2178:2178) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2567:2567:2567))
        (PORT d[1] (1901:1901:1901) (1991:1991:1991))
        (PORT d[2] (1715:1715:1715) (1735:1735:1735))
        (PORT d[3] (1885:1885:1885) (1977:1977:1977))
        (PORT d[4] (1592:1592:1592) (1646:1646:1646))
        (PORT d[5] (1486:1486:1486) (1523:1523:1523))
        (PORT d[6] (1602:1602:1602) (1686:1686:1686))
        (PORT d[7] (1466:1466:1466) (1506:1506:1506))
        (PORT d[8] (1588:1588:1588) (1686:1686:1686))
        (PORT d[9] (2290:2290:2290) (2451:2451:2451))
        (PORT d[10] (2457:2457:2457) (2525:2525:2525))
        (PORT d[11] (2279:2279:2279) (2375:2375:2375))
        (PORT d[12] (2428:2428:2428) (2684:2684:2684))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT aclr (1803:1803:1803) (1808:1808:1808))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2005:2005:2005))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT d[0] (2350:2350:2350) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1426:1426:1426))
        (PORT datab (1366:1366:1366) (1358:1358:1358))
        (PORT datac (1479:1479:1479) (1554:1554:1554))
        (PORT datad (1391:1391:1391) (1430:1430:1430))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4330:4330:4330) (4716:4716:4716))
        (PORT clk (1799:1799:1799) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1542:1542:1542))
        (PORT d[1] (1169:1169:1169) (1219:1219:1219))
        (PORT d[2] (1489:1489:1489) (1539:1539:1539))
        (PORT d[3] (1206:1206:1206) (1235:1235:1235))
        (PORT d[4] (1422:1422:1422) (1495:1495:1495))
        (PORT d[5] (706:706:706) (721:721:721))
        (PORT d[6] (1441:1441:1441) (1479:1479:1479))
        (PORT d[7] (952:952:952) (979:979:979))
        (PORT d[8] (928:928:928) (940:940:940))
        (PORT d[9] (1498:1498:1498) (1542:1542:1542))
        (PORT d[10] (982:982:982) (1011:1011:1011))
        (PORT d[11] (947:947:947) (972:972:972))
        (PORT d[12] (1020:1020:1020) (1062:1062:1062))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1214:1214:1214))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1829:1829:1829))
        (PORT d[0] (1761:1761:1761) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1430:1430:1430))
        (PORT d[1] (1383:1383:1383) (1475:1475:1475))
        (PORT d[2] (1338:1338:1338) (1443:1443:1443))
        (PORT d[3] (1297:1297:1297) (1350:1350:1350))
        (PORT d[4] (1298:1298:1298) (1408:1408:1408))
        (PORT d[5] (1329:1329:1329) (1398:1398:1398))
        (PORT d[6] (1797:1797:1797) (1830:1830:1830))
        (PORT d[7] (1091:1091:1091) (1136:1136:1136))
        (PORT d[8] (1422:1422:1422) (1496:1496:1496))
        (PORT d[9] (1118:1118:1118) (1165:1165:1165))
        (PORT d[10] (1323:1323:1323) (1377:1377:1377))
        (PORT d[11] (987:987:987) (1045:1045:1045))
        (PORT d[12] (1017:1017:1017) (1074:1074:1074))
        (PORT clk (1781:1781:1781) (1761:1761:1761))
        (PORT aclr (1802:1802:1802) (1806:1806:1806))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1529:1529:1529))
        (PORT clk (1781:1781:1781) (1761:1761:1761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1761:1761:1761))
        (PORT d[0] (1619:1619:1619) (1626:1626:1626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (5243:5243:5243))
        (PORT clk (1800:1800:1800) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1936:1936:1936))
        (PORT d[1] (1503:1503:1503) (1554:1554:1554))
        (PORT d[2] (1459:1459:1459) (1517:1517:1517))
        (PORT d[3] (1532:1532:1532) (1581:1581:1581))
        (PORT d[4] (1217:1217:1217) (1226:1226:1226))
        (PORT d[5] (1071:1071:1071) (1144:1144:1144))
        (PORT d[6] (1444:1444:1444) (1500:1500:1500))
        (PORT d[7] (1496:1496:1496) (1544:1544:1544))
        (PORT d[8] (1424:1424:1424) (1457:1457:1457))
        (PORT d[9] (978:978:978) (1022:1022:1022))
        (PORT d[10] (1143:1143:1143) (1175:1175:1175))
        (PORT d[11] (1300:1300:1300) (1343:1343:1343))
        (PORT d[12] (1551:1551:1551) (1595:1595:1595))
        (PORT clk (1797:1797:1797) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1184:1184:1184))
        (PORT clk (1797:1797:1797) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1831:1831:1831))
        (PORT d[0] (1758:1758:1758) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1461:1461:1461))
        (PORT d[1] (1598:1598:1598) (1679:1679:1679))
        (PORT d[2] (1569:1569:1569) (1634:1634:1634))
        (PORT d[3] (1611:1611:1611) (1698:1698:1698))
        (PORT d[4] (1744:1744:1744) (1905:1905:1905))
        (PORT d[5] (1316:1316:1316) (1399:1399:1399))
        (PORT d[6] (1862:1862:1862) (1925:1925:1925))
        (PORT d[7] (1431:1431:1431) (1482:1482:1482))
        (PORT d[8] (1463:1463:1463) (1559:1559:1559))
        (PORT d[9] (1414:1414:1414) (1480:1480:1480))
        (PORT d[10] (1337:1337:1337) (1412:1412:1412))
        (PORT d[11] (1315:1315:1315) (1401:1401:1401))
        (PORT d[12] (1695:1695:1695) (1829:1829:1829))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT aclr (1803:1803:1803) (1808:1808:1808))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1809:1809:1809))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT d[0] (2004:2004:2004) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (258:258:258))
        (PORT datab (399:399:399) (427:427:427))
        (PORT datac (825:825:825) (861:861:861))
        (PORT datad (1425:1425:1425) (1477:1477:1477))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (4097:4097:4097))
        (PORT clk (1816:1816:1816) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1924:1924:1924))
        (PORT d[1] (1854:1854:1854) (1919:1919:1919))
        (PORT d[2] (1756:1756:1756) (1817:1817:1817))
        (PORT d[3] (1683:1683:1683) (1759:1759:1759))
        (PORT d[4] (1483:1483:1483) (1561:1561:1561))
        (PORT d[5] (1704:1704:1704) (1838:1838:1838))
        (PORT d[6] (1526:1526:1526) (1626:1626:1626))
        (PORT d[7] (2015:2015:2015) (2048:2048:2048))
        (PORT d[8] (2121:2121:2121) (2175:2175:2175))
        (PORT d[9] (2090:2090:2090) (2145:2145:2145))
        (PORT d[10] (2051:2051:2051) (2076:2076:2076))
        (PORT d[11] (2459:2459:2459) (2539:2539:2539))
        (PORT d[12] (1761:1761:1761) (1843:1843:1843))
        (PORT clk (1813:1813:1813) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1561:1561:1561))
        (PORT clk (1813:1813:1813) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1846:1846:1846))
        (PORT d[0] (2101:2101:2101) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2731:2731:2731))
        (PORT d[1] (2433:2433:2433) (2548:2548:2548))
        (PORT d[2] (2706:2706:2706) (2798:2798:2798))
        (PORT d[3] (2551:2551:2551) (2726:2726:2726))
        (PORT d[4] (1878:1878:1878) (1969:1969:1969))
        (PORT d[5] (2576:2576:2576) (2732:2732:2732))
        (PORT d[6] (2589:2589:2589) (2718:2718:2718))
        (PORT d[7] (2665:2665:2665) (2744:2744:2744))
        (PORT d[8] (2511:2511:2511) (2664:2664:2664))
        (PORT d[9] (2008:2008:2008) (2150:2150:2150))
        (PORT d[10] (1838:1838:1838) (1911:1911:1911))
        (PORT d[11] (2632:2632:2632) (2818:2818:2818))
        (PORT d[12] (2095:2095:2095) (2299:2299:2299))
        (PORT clk (1798:1798:1798) (1778:1778:1778))
        (PORT aclr (1819:1819:1819) (1823:1823:1823))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2020:2020:2020))
        (PORT clk (1798:1798:1798) (1778:1778:1778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1778:1778:1778))
        (PORT d[0] (2522:2522:2522) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (255:255:255))
        (PORT datab (1622:1622:1622) (1735:1735:1735))
        (PORT datac (1480:1480:1480) (1557:1557:1557))
        (PORT datad (1426:1426:1426) (1471:1471:1471))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1329:1329:1329))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (1645:1645:1645) (1688:1688:1688))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1413:1413:1413))
        (PORT datab (1099:1099:1099) (1134:1134:1134))
        (PORT datac (760:760:760) (776:776:776))
        (PORT datad (379:379:379) (407:407:407))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (181:181:181) (208:208:208))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1896:1896:1896))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1549:1549:1549) (1510:1510:1510))
        (PORT ena (3760:3760:3760) (3957:3957:3957))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3750:3750:3750))
        (PORT clk (1805:1805:1805) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1283:1283:1283))
        (PORT d[1] (1200:1200:1200) (1212:1212:1212))
        (PORT d[2] (1218:1218:1218) (1229:1229:1229))
        (PORT d[3] (1186:1186:1186) (1203:1203:1203))
        (PORT d[4] (1718:1718:1718) (1739:1739:1739))
        (PORT d[5] (1372:1372:1372) (1450:1450:1450))
        (PORT d[6] (1258:1258:1258) (1328:1328:1328))
        (PORT d[7] (2045:2045:2045) (2093:2093:2093))
        (PORT d[8] (1475:1475:1475) (1511:1511:1511))
        (PORT d[9] (1497:1497:1497) (1523:1523:1523))
        (PORT d[10] (1442:1442:1442) (1455:1455:1455))
        (PORT d[11] (1491:1491:1491) (1515:1515:1515))
        (PORT d[12] (1437:1437:1437) (1492:1492:1492))
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1436:1436:1436))
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (PORT d[0] (2007:2007:2007) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2219:2219:2219))
        (PORT d[1] (1908:1908:1908) (2004:2004:2004))
        (PORT d[2] (1773:1773:1773) (1816:1816:1816))
        (PORT d[3] (1613:1613:1613) (1730:1730:1730))
        (PORT d[4] (2181:2181:2181) (2280:2280:2280))
        (PORT d[5] (1990:1990:1990) (2042:2042:2042))
        (PORT d[6] (1657:1657:1657) (1751:1751:1751))
        (PORT d[7] (1801:1801:1801) (1851:1851:1851))
        (PORT d[8] (1621:1621:1621) (1720:1720:1720))
        (PORT d[9] (2013:2013:2013) (2177:2177:2177))
        (PORT d[10] (2151:2151:2151) (2222:2222:2222))
        (PORT d[11] (1770:1770:1770) (1849:1849:1849))
        (PORT d[12] (2462:2462:2462) (2676:2676:2676))
        (PORT clk (1787:1787:1787) (1767:1767:1767))
        (PORT aclr (1808:1808:1808) (1812:1812:1812))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2014:2014:2014))
        (PORT clk (1787:1787:1787) (1767:1767:1767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1767:1767:1767))
        (PORT d[0] (2177:2177:2177) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (4284:4284:4284))
        (PORT clk (1821:1821:1821) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1606:1606:1606))
        (PORT d[1] (1586:1586:1586) (1602:1602:1602))
        (PORT d[2] (1518:1518:1518) (1549:1549:1549))
        (PORT d[3] (1484:1484:1484) (1548:1548:1548))
        (PORT d[4] (1285:1285:1285) (1285:1285:1285))
        (PORT d[5] (1486:1486:1486) (1527:1527:1527))
        (PORT d[6] (1265:1265:1265) (1312:1312:1312))
        (PORT d[7] (1757:1757:1757) (1822:1822:1822))
        (PORT d[8] (1501:1501:1501) (1549:1549:1549))
        (PORT d[9] (1493:1493:1493) (1547:1547:1547))
        (PORT d[10] (1457:1457:1457) (1463:1463:1463))
        (PORT d[11] (2120:2120:2120) (2189:2189:2189))
        (PORT d[12] (1677:1677:1677) (1711:1711:1711))
        (PORT clk (1818:1818:1818) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1449:1449:1449))
        (PORT clk (1818:1818:1818) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1849:1849:1849))
        (PORT d[0] (1930:1930:1930) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2666:2666:2666))
        (PORT d[1] (2223:2223:2223) (2345:2345:2345))
        (PORT d[2] (2337:2337:2337) (2415:2415:2415))
        (PORT d[3] (2286:2286:2286) (2462:2462:2462))
        (PORT d[4] (1877:1877:1877) (1974:1974:1974))
        (PORT d[5] (2283:2283:2283) (2343:2343:2343))
        (PORT d[6] (1937:1937:1937) (2058:2058:2058))
        (PORT d[7] (2090:2090:2090) (2147:2147:2147))
        (PORT d[8] (1923:1923:1923) (2051:2051:2051))
        (PORT d[9] (2301:2301:2301) (2458:2458:2458))
        (PORT d[10] (1789:1789:1789) (1857:1857:1857))
        (PORT d[11] (2356:2356:2356) (2544:2544:2544))
        (PORT d[12] (2104:2104:2104) (2332:2332:2332))
        (PORT clk (1801:1801:1801) (1783:1783:1783))
        (PORT aclr (1824:1824:1824) (1826:1826:1826))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2111:2111:2111))
        (PORT clk (1801:1801:1801) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1783:1783:1783))
        (PORT d[0] (2447:2447:2447) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1431:1431:1431))
        (PORT datab (1358:1358:1358) (1406:1406:1406))
        (PORT datac (1479:1479:1479) (1554:1554:1554))
        (PORT datad (1353:1353:1353) (1378:1378:1378))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3876:3876:3876))
        (PORT clk (1800:1800:1800) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1869:1869:1869))
        (PORT d[1] (1576:1576:1576) (1644:1644:1644))
        (PORT d[2] (1863:1863:1863) (1930:1930:1930))
        (PORT d[3] (1500:1500:1500) (1526:1526:1526))
        (PORT d[4] (1552:1552:1552) (1601:1601:1601))
        (PORT d[5] (1121:1121:1121) (1133:1133:1133))
        (PORT d[6] (1220:1220:1220) (1261:1261:1261))
        (PORT d[7] (932:932:932) (955:955:955))
        (PORT d[8] (1388:1388:1388) (1409:1409:1409))
        (PORT d[9] (971:971:971) (997:997:997))
        (PORT d[10] (1136:1136:1136) (1152:1152:1152))
        (PORT d[11] (1017:1017:1017) (1063:1063:1063))
        (PORT d[12] (1520:1520:1520) (1584:1584:1584))
        (PORT clk (1797:1797:1797) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1179:1179:1179))
        (PORT clk (1797:1797:1797) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1831:1831:1831))
        (PORT d[0] (1758:1758:1758) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1484:1484:1484))
        (PORT d[1] (1397:1397:1397) (1494:1494:1494))
        (PORT d[2] (2338:2338:2338) (2431:2431:2431))
        (PORT d[3] (1279:1279:1279) (1349:1349:1349))
        (PORT d[4] (1289:1289:1289) (1401:1401:1401))
        (PORT d[5] (1343:1343:1343) (1430:1430:1430))
        (PORT d[6] (1805:1805:1805) (1855:1855:1855))
        (PORT d[7] (1457:1457:1457) (1513:1513:1513))
        (PORT d[8] (1435:1435:1435) (1526:1526:1526))
        (PORT d[9] (1411:1411:1411) (1459:1459:1459))
        (PORT d[10] (1369:1369:1369) (1422:1422:1422))
        (PORT d[11] (1328:1328:1328) (1392:1392:1392))
        (PORT d[12] (1646:1646:1646) (1780:1780:1780))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT aclr (1803:1803:1803) (1808:1808:1808))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1800:1800:1800))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT d[0] (2018:2018:2018) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (397:397:397))
        (PORT datab (1733:1733:1733) (1788:1788:1788))
        (PORT datac (1480:1480:1480) (1554:1554:1554))
        (PORT datad (695:695:695) (708:708:708))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (4020:4020:4020))
        (PORT clk (1810:1810:1810) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1580:1580:1580))
        (PORT d[1] (1537:1537:1537) (1546:1546:1546))
        (PORT d[2] (1536:1536:1536) (1553:1553:1553))
        (PORT d[3] (1543:1543:1543) (1587:1587:1587))
        (PORT d[4] (1250:1250:1250) (1261:1261:1261))
        (PORT d[5] (1478:1478:1478) (1497:1497:1497))
        (PORT d[6] (1756:1756:1756) (1810:1810:1810))
        (PORT d[7] (1764:1764:1764) (1834:1834:1834))
        (PORT d[8] (1445:1445:1445) (1459:1459:1459))
        (PORT d[9] (1452:1452:1452) (1477:1477:1477))
        (PORT d[10] (1435:1435:1435) (1442:1442:1442))
        (PORT d[11] (1799:1799:1799) (1843:1843:1843))
        (PORT d[12] (1439:1439:1439) (1477:1477:1477))
        (PORT clk (1807:1807:1807) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1362:1362:1362))
        (PORT clk (1807:1807:1807) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (PORT d[0] (1952:1952:1952) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3393:3393:3393))
        (PORT d[1] (2211:2211:2211) (2333:2333:2333))
        (PORT d[2] (2083:2083:2083) (2155:2155:2155))
        (PORT d[3] (1927:1927:1927) (2073:2073:2073))
        (PORT d[4] (1890:1890:1890) (1973:1973:1973))
        (PORT d[5] (2278:2278:2278) (2335:2335:2335))
        (PORT d[6] (1961:1961:1961) (2058:2058:2058))
        (PORT d[7] (2361:2361:2361) (2434:2434:2434))
        (PORT d[8] (1918:1918:1918) (2040:2040:2040))
        (PORT d[9] (1754:1754:1754) (1902:1902:1902))
        (PORT d[10] (1793:1793:1793) (1854:1854:1854))
        (PORT d[11] (2270:2270:2270) (2343:2343:2343))
        (PORT d[12] (2133:2133:2133) (2348:2348:2348))
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (PORT aclr (1813:1813:1813) (1817:1817:1817))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2067:2067:2067))
        (PORT clk (1792:1792:1792) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (PORT d[0] (2119:2119:2119) (2155:2155:2155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (4222:4222:4222))
        (PORT clk (1793:1793:1793) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1642:1642:1642))
        (PORT d[1] (1351:1351:1351) (1423:1423:1423))
        (PORT d[2] (1270:1270:1270) (1300:1300:1300))
        (PORT d[3] (1207:1207:1207) (1245:1245:1245))
        (PORT d[4] (1535:1535:1535) (1593:1593:1593))
        (PORT d[5] (1313:1313:1313) (1371:1371:1371))
        (PORT d[6] (1253:1253:1253) (1291:1291:1291))
        (PORT d[7] (1287:1287:1287) (1332:1332:1332))
        (PORT d[8] (1425:1425:1425) (1458:1458:1458))
        (PORT d[9] (1225:1225:1225) (1269:1269:1269))
        (PORT d[10] (1255:1255:1255) (1300:1300:1300))
        (PORT d[11] (1247:1247:1247) (1308:1308:1308))
        (PORT d[12] (1338:1338:1338) (1378:1378:1378))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1486:1486:1486))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1824:1824:1824))
        (PORT d[0] (2045:2045:2045) (2023:2023:2023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1400:1400:1400))
        (PORT d[1] (765:765:765) (790:790:790))
        (PORT d[2] (728:728:728) (756:756:756))
        (PORT d[3] (724:724:724) (756:756:756))
        (PORT d[4] (1488:1488:1488) (1511:1511:1511))
        (PORT d[5] (1006:1006:1006) (1032:1032:1032))
        (PORT d[6] (1054:1054:1054) (1075:1075:1075))
        (PORT d[7] (1051:1051:1051) (1084:1084:1084))
        (PORT d[8] (1473:1473:1473) (1483:1483:1483))
        (PORT d[9] (1022:1022:1022) (1051:1051:1051))
        (PORT d[10] (1013:1013:1013) (1033:1033:1033))
        (PORT d[11] (737:737:737) (777:777:777))
        (PORT d[12] (1444:1444:1444) (1489:1489:1489))
        (PORT clk (1776:1776:1776) (1755:1755:1755))
        (PORT aclr (1796:1796:1796) (1801:1801:1801))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1108:1108:1108))
        (PORT clk (1776:1776:1776) (1755:1755:1755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1755:1755:1755))
        (PORT d[0] (1624:1624:1624) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1756:1756:1756))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1756:1756:1756))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1756:1756:1756))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1378:1378:1378))
        (PORT datab (221:221:221) (260:260:260))
        (PORT datac (935:935:935) (964:964:964))
        (PORT datad (1424:1424:1424) (1475:1475:1475))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1332:1332:1332))
        (PORT datab (1678:1678:1678) (1722:1722:1722))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (4115:4115:4115))
        (PORT clk (1811:1811:1811) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1893:1893:1893))
        (PORT d[1] (1528:1528:1528) (1623:1623:1623))
        (PORT d[2] (1500:1500:1500) (1582:1582:1582))
        (PORT d[3] (1979:1979:1979) (2083:2083:2083))
        (PORT d[4] (1987:1987:1987) (2062:2062:2062))
        (PORT d[5] (1297:1297:1297) (1379:1379:1379))
        (PORT d[6] (1512:1512:1512) (1561:1561:1561))
        (PORT d[7] (1216:1216:1216) (1263:1263:1263))
        (PORT d[8] (1750:1750:1750) (1791:1791:1791))
        (PORT d[9] (986:986:986) (1036:1036:1036))
        (PORT d[10] (1030:1030:1030) (1064:1064:1064))
        (PORT d[11] (1320:1320:1320) (1348:1348:1348))
        (PORT d[12] (1582:1582:1582) (1685:1685:1685))
        (PORT clk (1808:1808:1808) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1359:1359:1359))
        (PORT clk (1808:1808:1808) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1840:1840:1840))
        (PORT d[0] (1914:1914:1914) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1919:1919:1919))
        (PORT d[1] (1593:1593:1593) (1694:1694:1694))
        (PORT d[2] (1779:1779:1779) (1882:1882:1882))
        (PORT d[3] (1651:1651:1651) (1736:1736:1736))
        (PORT d[4] (1760:1760:1760) (1924:1924:1924))
        (PORT d[5] (1926:1926:1926) (2051:2051:2051))
        (PORT d[6] (2144:2144:2144) (2207:2207:2207))
        (PORT d[7] (2209:2209:2209) (2277:2277:2277))
        (PORT d[8] (1771:1771:1771) (1890:1890:1890))
        (PORT d[9] (1672:1672:1672) (1768:1768:1768))
        (PORT d[10] (2114:2114:2114) (2219:2219:2219))
        (PORT d[11] (1993:1993:1993) (2152:2152:2152))
        (PORT d[12] (1654:1654:1654) (1770:1770:1770))
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (PORT aclr (1814:1814:1814) (1817:1817:1817))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1534:1534:1534))
        (PORT clk (1792:1792:1792) (1773:1773:1773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (PORT d[0] (2031:2031:2031) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3494:3494:3494))
        (PORT clk (1819:1819:1819) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1972:1972:1972))
        (PORT d[1] (1853:1853:1853) (1918:1918:1918))
        (PORT d[2] (1800:1800:1800) (1853:1853:1853))
        (PORT d[3] (1763:1763:1763) (1845:1845:1845))
        (PORT d[4] (1738:1738:1738) (1805:1805:1805))
        (PORT d[5] (1854:1854:1854) (1906:1906:1906))
        (PORT d[6] (1573:1573:1573) (1645:1645:1645))
        (PORT d[7] (1765:1765:1765) (1829:1829:1829))
        (PORT d[8] (1867:1867:1867) (1925:1925:1925))
        (PORT d[9] (1824:1824:1824) (1881:1881:1881))
        (PORT d[10] (1758:1758:1758) (1789:1789:1789))
        (PORT d[11] (2409:2409:2409) (2484:2484:2484))
        (PORT d[12] (1687:1687:1687) (1729:1729:1729))
        (PORT clk (1816:1816:1816) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1725:1725:1725))
        (PORT clk (1816:1816:1816) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1848:1848:1848))
        (PORT d[0] (2232:2232:2232) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3389:3389:3389))
        (PORT d[1] (2246:2246:2246) (2359:2359:2359))
        (PORT d[2] (2696:2696:2696) (2812:2812:2812))
        (PORT d[3] (2585:2585:2585) (2782:2782:2782))
        (PORT d[4] (1883:1883:1883) (1945:1945:1945))
        (PORT d[5] (2322:2322:2322) (2430:2430:2430))
        (PORT d[6] (2601:2601:2601) (2753:2753:2753))
        (PORT d[7] (2397:2397:2397) (2477:2477:2477))
        (PORT d[8] (2222:2222:2222) (2372:2372:2372))
        (PORT d[9] (2035:2035:2035) (2173:2173:2173))
        (PORT d[10] (2039:2039:2039) (2105:2105:2105))
        (PORT d[11] (2308:2308:2308) (2492:2492:2492))
        (PORT d[12] (2075:2075:2075) (2280:2280:2280))
        (PORT clk (1800:1800:1800) (1781:1781:1781))
        (PORT aclr (1822:1822:1822) (1825:1825:1825))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2048:2048:2048))
        (PORT clk (1800:1800:1800) (1781:1781:1781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1781:1781:1781))
        (PORT d[0] (2504:2504:2504) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3809:3809:3809))
        (PORT clk (1803:1803:1803) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (962:962:962))
        (PORT d[1] (957:957:957) (981:981:981))
        (PORT d[2] (908:908:908) (916:916:916))
        (PORT d[3] (929:929:929) (948:948:948))
        (PORT d[4] (1490:1490:1490) (1503:1503:1503))
        (PORT d[5] (1444:1444:1444) (1474:1474:1474))
        (PORT d[6] (2008:2008:2008) (2074:2074:2074))
        (PORT d[7] (2019:2019:2019) (2040:2040:2040))
        (PORT d[8] (1769:1769:1769) (1784:1784:1784))
        (PORT d[9] (1498:1498:1498) (1524:1524:1524))
        (PORT d[10] (1436:1436:1436) (1486:1486:1486))
        (PORT d[11] (1716:1716:1716) (1740:1740:1740))
        (PORT d[12] (1732:1732:1732) (1735:1735:1735))
        (PORT clk (1800:1800:1800) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1354:1354:1354))
        (PORT clk (1800:1800:1800) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (PORT d[0] (2005:2005:2005) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2490:2490:2490))
        (PORT d[1] (1885:1885:1885) (1978:1978:1978))
        (PORT d[2] (2023:2023:2023) (2056:2056:2056))
        (PORT d[3] (1605:1605:1605) (1714:1714:1714))
        (PORT d[4] (2166:2166:2166) (2265:2265:2265))
        (PORT d[5] (2318:2318:2318) (2354:2354:2354))
        (PORT d[6] (1895:1895:1895) (1974:1974:1974))
        (PORT d[7] (2005:2005:2005) (2027:2027:2027))
        (PORT d[8] (1613:1613:1613) (1697:1697:1697))
        (PORT d[9] (2485:2485:2485) (2641:2641:2641))
        (PORT d[10] (2472:2472:2472) (2564:2564:2564))
        (PORT d[11] (2312:2312:2312) (2380:2380:2380))
        (PORT d[12] (2472:2472:2472) (2728:2728:2728))
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (PORT aclr (1806:1806:1806) (1810:1810:1810))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1934:1934:1934))
        (PORT clk (1785:1785:1785) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (PORT d[0] (1924:1924:1924) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (964:964:964))
        (PORT datab (1423:1423:1423) (1533:1533:1533))
        (PORT datac (2075:2075:2075) (2192:2192:2192))
        (PORT datad (1195:1195:1195) (1264:1264:1264))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1028:1028:1028))
        (PORT datab (1319:1319:1319) (1343:1343:1343))
        (PORT datac (1906:1906:1906) (1953:1953:1953))
        (PORT datad (310:310:310) (328:328:328))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1191:1191:1191))
        (PORT datab (199:199:199) (237:237:237))
        (PORT datac (759:759:759) (774:774:774))
        (PORT datad (377:377:377) (405:405:405))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (180:180:180) (209:209:209))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1896:1896:1896))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1549:1549:1549) (1510:1510:1510))
        (PORT ena (3760:3760:3760) (3957:3957:3957))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|green\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (179:179:179) (216:216:216))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1916:1916:1916))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1550:1550:1550) (1482:1482:1482))
        (PORT ena (3945:3945:3945) (4135:4135:4135))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|green\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (180:180:180) (207:207:207))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1896:1896:1896))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1549:1549:1549) (1510:1510:1510))
        (PORT ena (3760:3760:3760) (3957:3957:3957))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|green\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1896:1896:1896))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1549:1549:1549) (1510:1510:1510))
        (PORT ena (3760:3760:3760) (3957:3957:3957))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|green\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (180:180:180) (207:207:207))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1896:1896:1896))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1549:1549:1549) (1510:1510:1510))
        (PORT ena (3760:3760:3760) (3957:3957:3957))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1916:1916:1916))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1550:1550:1550) (1482:1482:1482))
        (PORT ena (3945:3945:3945) (4135:4135:4135))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1896:1896:1896))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1549:1549:1549) (1510:1510:1510))
        (PORT ena (3760:3760:3760) (3957:3957:3957))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1896:1896:1896))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1549:1549:1549) (1510:1510:1510))
        (PORT ena (3760:3760:3760) (3957:3957:3957))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1896:1896:1896))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1549:1549:1549) (1510:1510:1510))
        (PORT ena (3760:3760:3760) (3957:3957:3957))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
)
