<!doctype html><html lang=zh-cn dir=ltr><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="Wire Verilog 中的 wire 是单向的（与实际电路不同），从 driver 到 sink。可以用continuous assignment来赋值： 1 assign left_side = right_side; 模块的端口也有方向，i"><title>基础</title><link rel=canonical href=https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/><link rel=stylesheet href=/scss/style.min.7fb5a1f08f67e3bdcc6696b335c3102ad72b845106e61a71cd0402e10b5f22de.css><meta property="og:title" content="基础"><meta property="og:description" content="Wire Verilog 中的 wire 是单向的（与实际电路不同），从 driver 到 sink。可以用continuous assignment来赋值： 1 assign left_side = right_side; 模块的端口也有方向，i"><meta property="og:url" content="https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/"><meta property="og:site_name" content="Todd's Blog"><meta property="og:type" content="article"><meta property="article:section" content="DigitalIC"><meta property="article:published_time" content="2022-11-17T15:07:00+08:00"><meta property="article:modified_time" content="2022-11-17T15:07:00+08:00"><meta name=twitter:title content="基础"><meta name=twitter:description content="Wire Verilog 中的 wire 是单向的（与实际电路不同），从 driver 到 sink。可以用continuous assignment来赋值： 1 assign left_side = right_side; 模块的端口也有方向，i"><link rel="shortcut icon" href=favicon.png></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label=切换菜单>
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/><img src=/avatar_huab97f25f655a875cd3229d10d376a5bb_18063_300x0_resize_box_3.png width=300 height=300 class=site-logo loading=lazy alt=Avatar></a>
<span class=emoji>💘</span></figure><div class=site-meta><h1 class=site-name><a href=/>Todd's Blog</a></h1><h2 class=site-description>Life & Work</h2></div></header><ol class=social-menu><li><a href=https://github.com/toddzzf target=_blank title=GitHub><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li></ol><ol class=menu id=main-menu><li><a href=/posts/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg><span>日常</span></a></li><li><a href=/food/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-tools-kitchen-2" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M19 3v12h-5c-.023-3.681.184-7.406 5-12zm0 12v6h-1v-3M8 4v17M5 4v3a3 3 0 106 0V4"/></svg><span>吃的</span></a></li><li><a href=/design/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-code" width="44" height="44" viewBox="0 0 24 24" stroke-width="1.5" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><polyline points="7 8 3 12 7 16"/><polyline points="17 8 21 12 17 16"/><line x1="14" y1="4" x2="10" y2="20"/></svg><span>网页设计</span></a></li><li><a href=/ppt/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-presentation" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><line x1="3" y1="4" x2="21" y2="4"/><path d="M4 4v10a2 2 0 002 2h12a2 2 0 002-2V4"/><line x1="12" y1="16" x2="12" y2="20"/><line x1="9" y1="20" x2="15" y2="20"/><path d="M8 12l3-3 2 2 3-3"/></svg><span>PPT</span></a></li><li class=current><a href=/digitalic/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-circuit-diode" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 12h-6"/><path d="M2 12h6"/><path d="M8 7l8 5-8 5z"/><path d="M16 7v10"/></svg><span>Digital IC</span></a></li><li><a href=/analogic/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-circuit-diode" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 12h-6"/><path d="M2 12h6"/><path d="M8 7l8 5-8 5z"/><path d="M16 7v10"/></svg><span>Analog IC</span></a></li><li><a href=/analog/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-circuit-diode" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 12h-6"/><path d="M2 12h6"/><path d="M8 7l8 5-8 5z"/><path d="M16 7v10"/></svg><span>模拟电子技术</span></a></li><div class=menu-bottom-section><li id=dark-mode-toggle><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg><span>暗色模式</span></li></div></ol></aside><main class="main full-width"><article class=main-article><header class=article-header><div class=article-details><div class=article-title-wrapper><h2 class=article-title><a href=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/>基础</a></h2></div><footer class=article-time><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg><time class=article-time--published>Nov 17, 2022</time></div><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg><time class=article-time--reading>阅读时长: 2 分钟</time></div></footer></div></header><section class=article-content><h2 id=wire>Wire</h2><p>Verilog 中的 <code>wire</code> 是单向的（与实际电路不同），从 driver 到 sink。可以用continuous assignment来赋值：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>assign</span> <span class=n>left_side</span> <span class=o>=</span> <span class=n>right_side</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><p>模块的端口也有方向，<code>input</code> 或 <code>output</code>。</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wire.png width=811 height=328 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wire_hu4c32b026fa50d05578c06bf9fbe951ac_37278_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wire_hu4c32b026fa50d05578c06bf9fbe951ac_37278_1024x0_resize_box_3.png 1024w" loading=lazy alt=Wire class=gallery-image data-flex-grow=247 data-flex-basis=593px></p><h3 id=问题3>问题3</h3><ul><li>题目：Create a module with one input and one output that behaves like a wire.</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> <span class=k>input</span> <span class=n>in</span><span class=p>,</span> <span class=k>output</span> <span class=n>out</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=n>in</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h2 id=wire4>Wire4</h2><p><code>assign</code> 语句是并行的，其出现顺序无关紧要。</p><p>除非特别声明，<code>input</code> 和 <code>output</code> 默认都是 <code>wire</code>. 即 <code>input wire a</code> 与 <code>input a</code> 一样。</p><h3 id=问题4>问题4</h3><ul><li><p>题目：Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections:</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wire4.png width=815 height=281 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wire4_hue97cdb91ec1e04896881a38f95bd5a71_25080_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wire4_hue97cdb91ec1e04896881a38f95bd5a71_25080_1024x0_resize_box_3.png 1024w" loading=lazy alt=Wire4 class=gallery-image data-flex-grow=290 data-flex-basis=696px></p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>c</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>w</span><span class=p>,</span><span class=n>x</span><span class=p>,</span><span class=n>y</span><span class=p>,</span><span class=n>z</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>w</span> <span class=o>=</span> <span class=n>a</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>x</span> <span class=o>=</span> <span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>y</span> <span class=o>=</span> <span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>z</span> <span class=o>=</span> <span class=n>c</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%984-testbench.png width=414 height=479 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%984-testbench_hu3b3b19ce1acb383d51dac895182563ff_15391_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%984-testbench_hu3b3b19ce1acb383d51dac895182563ff_15391_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题4-testbench class=gallery-image data-flex-grow=86 data-flex-basis=207px></p><h2 id=not-gate>NOT gate</h2><h3 id=问题5>问题5</h3><ul><li>题目：Use an assign statement. The assign statement will continuously drive the inverse of in onto wire out.</li><li>提示：Verilog has separate bitwise-NOT (<code>~</code>) and logical-NOT (<code>!</code>) operators, like C. Since we&rsquo;re working with a one-bit here, it doesn&rsquo;t matter which we choose.</li></ul><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Notgate.png width=575 height=281 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Notgate_hueb6fa0e751b551428d99c81e33d25592_21773_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Notgate_hueb6fa0e751b551428d99c81e33d25592_21773_1024x0_resize_box_3.png 1024w" loading=lazy alt="NOT gate" class=gallery-image data-flex-grow=204 data-flex-basis=491px></p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> <span class=k>input</span> <span class=n>in</span><span class=p>,</span> <span class=k>output</span> <span class=n>out</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=o>~</span><span class=n>in</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=c1>// assign out = !in;
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%985-testbench.png width=869 height=236 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%985-testbench_huf8e16fc1ee367b8e36aa6e590d60e087_10882_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%985-testbench_huf8e16fc1ee367b8e36aa6e590d60e087_10882_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题5-testbench class=gallery-image data-flex-grow=368 data-flex-basis=883px></p><h2 id=and-gate>AND gate</h2><h3 id=问题6>问题6</h3><ul><li><p>题目：Write an assign statement that drives out with the AND of signals a and b.</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Andgate.png width=586 height=281 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Andgate_hu318caa3d965c1bd9cdc8e17600bb8228_20614_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Andgate_hu318caa3d965c1bd9cdc8e17600bb8228_20614_1024x0_resize_box_3.png 1024w" loading=lazy alt="AND gate" class=gallery-image data-flex-grow=208 data-flex-basis=500px></p></li><li><p>提示：Verilog has separate bitwise-AND (<code>&</code>) and logical-AND (<code>&&</code>) operators, like C. Since we&rsquo;re working with a one-bit here, it doesn&rsquo;t matter which we choose.</p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>a</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>b</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=n>a</span><span class=o>&amp;</span><span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%986-testbench.png width=469 height=267 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%986-testbench_hu556f86d58b65cbd3b2770b9c580d88ff_8756_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%986-testbench_hu556f86d58b65cbd3b2770b9c580d88ff_8756_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题6-testbench class=gallery-image data-flex-grow=175 data-flex-basis=421px></p><h2 id=nor-gate>NOR gate</h2><h3 id=问题7>问题7</h3><ul><li><p>题目：Create a module that implements a NOR gate. A NOR gate is an OR gate with its output inverted.</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Norgate.png width=586 height=281 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Norgate_hu575a5c31f0f18588d251982ecdf9db05_21326_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Norgate_hu575a5c31f0f18588d251982ecdf9db05_21326_1024x0_resize_box_3.png 1024w" loading=lazy alt="NOR gate" class=gallery-image data-flex-grow=208 data-flex-basis=500px></p></li><li><p>提示：Verilog has separate bitwise-OR (<code>|</code>) and logical-OR (<code>||</code>) operators, like C. Since we&rsquo;re working with a one-bit here, it doesn&rsquo;t matter which we choose.</p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>a</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>b</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=o>~</span><span class=p>(</span><span class=n>a</span><span class=o>|</span><span class=n>b</span><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%987-testbench.png width=469 height=270 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%987-testbench_hu5be04fba08bfee4cd9d9aad13a93a74c_8874_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%987-testbench_hu5be04fba08bfee4cd9d9aad13a93a74c_8874_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题7-testbench class=gallery-image data-flex-grow=173 data-flex-basis=416px></p><h2 id=xnor-gate>XNOR gate</h2><h3 id=问题8>问题8</h3><ul><li><p>题目：Create a module that implements an XNOR gate.</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Xnorgate.png width=586 height=281 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Xnorgate_hu6cba3df2ebf719485383e14b8d447b6d_21670_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Xnorgate_hu6cba3df2ebf719485383e14b8d447b6d_21670_1024x0_resize_box_3.png 1024w" loading=lazy alt="XNOR gate" class=gallery-image data-flex-grow=208 data-flex-basis=500px></p></li><li><p>提示：The bitwise-XOR operator is <code>^</code>. <strong>There is no logical-XOR operator</strong>.</p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>a</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>b</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=o>~</span><span class=p>(</span><span class=n>a</span><span class=o>^</span><span class=n>b</span><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%988-testbench.png width=473 height=269 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%988-testbench_hu6d206e03d80a0d13149f15eb1489786a_8791_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%988-testbench_hu6d206e03d80a0d13149f15eb1489786a_8791_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题8-testbench class=gallery-image data-flex-grow=175 data-flex-basis=422px></p><h2 id=declaring-wires>Declaring wires</h2><p>下面示范了如何在模块内部定义wire：</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wiredecl1.png width=619 height=243 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wiredecl1_hufc1045f8769b33dbf1f3cdfbf640ebd1_25248_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wiredecl1_hufc1045f8769b33dbf1f3cdfbf640ebd1_25248_1024x0_resize_box_3.png 1024w" loading=lazy alt=示例 class=gallery-image data-flex-grow=254 data-flex-basis=611px></p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>in</span><span class=p>,</span>              <span class=c1>// Declare an input wire named &#34;in&#34;
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>output</span> <span class=n>out</span>             <span class=c1>// Declare an output wire named &#34;out&#34;
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=n>not_in</span><span class=p>;</span>           <span class=c1>// Declare a wire named &#34;not_in&#34;
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=o>~</span><span class=n>not_in</span><span class=p>;</span>  <span class=c1>// Assign a value to out (create a NOT gate).
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>assign</span> <span class=n>not_in</span> <span class=o>=</span> <span class=o>~</span><span class=n>in</span><span class=p>;</span>   <span class=c1>// Assign a value to not_in (create another NOT gate).
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>   <span class=c1>// End of module &#34;top_module&#34;
</span></span></span></code></pre></td></tr></table></div></div><h3 id=问题9>问题9</h3><ul><li><p>题目：</p><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wiredecl2.png width=620 height=264 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wiredecl2_hu6e31227ae33dd4d00c6a6fd102fa5e21_22671_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/Wiredecl2_hu6e31227ae33dd4d00c6a6fd102fa5e21_22671_1024x0_resize_box_3.png 1024w" loading=lazy alt="Wire Declaration" class=gallery-image data-flex-grow=234 data-flex-basis=563px></p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=no>`default_nettype</span> <span class=n>none</span>
</span></span><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>a</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>c</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>d</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out_n</span>   <span class=p>);</span> 
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=n>xor_in1</span><span class=p>,</span> <span class=n>xor_in2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>xor_in1</span> <span class=o>=</span> <span class=n>a</span><span class=o>&amp;&amp;</span><span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>xor_in2</span> <span class=o>=</span> <span class=n>c</span><span class=o>&amp;&amp;</span><span class=n>d</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=n>xor_in1</span><span class=o>|</span><span class=n>xor_in2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_n</span> <span class=o>=</span> <span class=o>!</span><span class=n>out</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%989-testbench.png width=493 height=385 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%989-testbench_hu779457d1cdfdd55d803161c04684733b_13233_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%989-testbench_hu779457d1cdfdd55d803161c04684733b_13233_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题9-testbench class=gallery-image data-flex-grow=128 data-flex-basis=307px></p><h2 id=问题10>问题10</h2><ul><li>题目：Create a module with the same functionality as the 7458 chip.</li></ul><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/7458.png width=723 height=428 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/7458_hu1d341b1ef842cc964fed9a3573c2013b_37708_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/7458_hu1d341b1ef842cc964fed9a3573c2013b_37708_1024x0_resize_box_3.png 1024w" loading=lazy alt=7458 class=gallery-image data-flex-grow=168 data-flex-basis=405px></p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>p1a</span><span class=p>,</span> <span class=n>p1b</span><span class=p>,</span> <span class=n>p1c</span><span class=p>,</span> <span class=n>p1d</span><span class=p>,</span> <span class=n>p1e</span><span class=p>,</span> <span class=n>p1f</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>p1y</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>p2a</span><span class=p>,</span> <span class=n>p2b</span><span class=p>,</span> <span class=n>p2c</span><span class=p>,</span> <span class=n>p2d</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>p2y</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>p1y</span> <span class=o>=</span> <span class=p>(</span><span class=n>p1a</span><span class=o>&amp;</span><span class=n>p1b</span><span class=o>&amp;</span><span class=n>p1c</span><span class=p>)</span><span class=o>|</span><span class=p>(</span><span class=n>p1f</span><span class=o>&amp;</span><span class=n>p1e</span><span class=o>&amp;</span><span class=n>p1d</span><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>p2y</span> <span class=o>=</span> <span class=p>(</span><span class=n>p2a</span><span class=o>&amp;</span><span class=n>p2b</span><span class=p>)</span><span class=o>|</span><span class=p>(</span><span class=n>p2c</span><span class=o>&amp;</span><span class=n>p2d</span><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%9810-testbench.png width=874 height=574 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%9810-testbench_hu03de4923d120e005f31a3e5059f193a6_26342_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/basics/images/%E9%97%AE%E9%A2%9810-testbench_hu03de4923d120e005f31a3e5059f193a6_26342_1024x0_resize_box_3.png 1024w" loading=lazy alt=问题10-testbench class=gallery-image data-flex-grow=152 data-flex-basis=365px></p></section><footer class=article-footer><section class=article-copyright><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg><span>Licensed under CC BY-NC-SA 4.0</span></section></footer></article><footer class=site-footer><section class=copyright>&copy;
2020 -
2022 Todd's Blog</section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>主题 <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.12.0>Stack</a></b> 由 <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a> 设计</section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)"></button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css crossorigin=anonymous></main><aside class="sidebar right-sidebar sticky"><section class="widget archives"><div class=widget-icon><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">目录</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#wire>Wire</a><ol><li><a href=#问题3>问题3</a></li></ol></li><li><a href=#wire4>Wire4</a><ol><li><a href=#问题4>问题4</a></li></ol></li><li><a href=#not-gate>NOT gate</a><ol><li><a href=#问题5>问题5</a></li></ol></li><li><a href=#and-gate>AND gate</a><ol><li><a href=#问题6>问题6</a></li></ol></li><li><a href=#nor-gate>NOR gate</a><ol><li><a href=#问题7>问题7</a></li></ol></li><li><a href=#xnor-gate>XNOR gate</a><ol><li><a href=#问题8>问题8</a></li></ol></li><li><a href=#declaring-wires>Declaring wires</a><ol><li><a href=#问题9>问题9</a></li></ol></li><li><a href=#问题10>问题10</a></li></ol></nav></div></section></aside></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z+KMkF24hUW8WePSA9HM=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.js defer></script>
<script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>