#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DC */
#define DC__0__INTTYPE CYREG_PICU0_INTTYPE5
#define DC__0__MASK 0x20u
#define DC__0__PC CYREG_PRT0_PC5
#define DC__0__PORT 0u
#define DC__0__SHIFT 5u
#define DC__AG CYREG_PRT0_AG
#define DC__AMUX CYREG_PRT0_AMUX
#define DC__BIE CYREG_PRT0_BIE
#define DC__BIT_MASK CYREG_PRT0_BIT_MASK
#define DC__BYP CYREG_PRT0_BYP
#define DC__CTL CYREG_PRT0_CTL
#define DC__DM0 CYREG_PRT0_DM0
#define DC__DM1 CYREG_PRT0_DM1
#define DC__DM2 CYREG_PRT0_DM2
#define DC__DR CYREG_PRT0_DR
#define DC__INP_DIS CYREG_PRT0_INP_DIS
#define DC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DC__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DC__LCD_EN CYREG_PRT0_LCD_EN
#define DC__MASK 0x20u
#define DC__PORT 0u
#define DC__PRT CYREG_PRT0_PRT
#define DC__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DC__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DC__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DC__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DC__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DC__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DC__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DC__PS CYREG_PRT0_PS
#define DC__SHIFT 5u
#define DC__SLW CYREG_PRT0_SLW

/* SS */
#define SS__0__INTTYPE CYREG_PICU0_INTTYPE4
#define SS__0__MASK 0x10u
#define SS__0__PC CYREG_PRT0_PC4
#define SS__0__PORT 0u
#define SS__0__SHIFT 4u
#define SS__AG CYREG_PRT0_AG
#define SS__AMUX CYREG_PRT0_AMUX
#define SS__BIE CYREG_PRT0_BIE
#define SS__BIT_MASK CYREG_PRT0_BIT_MASK
#define SS__BYP CYREG_PRT0_BYP
#define SS__CTL CYREG_PRT0_CTL
#define SS__DM0 CYREG_PRT0_DM0
#define SS__DM1 CYREG_PRT0_DM1
#define SS__DM2 CYREG_PRT0_DM2
#define SS__DR CYREG_PRT0_DR
#define SS__INP_DIS CYREG_PRT0_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT0_LCD_EN
#define SS__MASK 0x10u
#define SS__PORT 0u
#define SS__PRT CYREG_PRT0_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SS__PS CYREG_PRT0_PS
#define SS__SHIFT 4u
#define SS__SLW CYREG_PRT0_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU0_INTTYPE7
#define LED__0__MASK 0x80u
#define LED__0__PC CYREG_PRT0_PC7
#define LED__0__PORT 0u
#define LED__0__SHIFT 7u
#define LED__AG CYREG_PRT0_AG
#define LED__AMUX CYREG_PRT0_AMUX
#define LED__BIE CYREG_PRT0_BIE
#define LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED__BYP CYREG_PRT0_BYP
#define LED__CTL CYREG_PRT0_CTL
#define LED__DM0 CYREG_PRT0_DM0
#define LED__DM1 CYREG_PRT0_DM1
#define LED__DM2 CYREG_PRT0_DM2
#define LED__DR CYREG_PRT0_DR
#define LED__INP_DIS CYREG_PRT0_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT0_LCD_EN
#define LED__MASK 0x80u
#define LED__PORT 0u
#define LED__PRT CYREG_PRT0_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED__PS CYREG_PRT0_PS
#define LED__SHIFT 7u
#define LED__SLW CYREG_PRT0_SLW

/* RST */
#define RST__0__INTTYPE CYREG_PICU0_INTTYPE6
#define RST__0__MASK 0x40u
#define RST__0__PC CYREG_PRT0_PC6
#define RST__0__PORT 0u
#define RST__0__SHIFT 6u
#define RST__AG CYREG_PRT0_AG
#define RST__AMUX CYREG_PRT0_AMUX
#define RST__BIE CYREG_PRT0_BIE
#define RST__BIT_MASK CYREG_PRT0_BIT_MASK
#define RST__BYP CYREG_PRT0_BYP
#define RST__CTL CYREG_PRT0_CTL
#define RST__DM0 CYREG_PRT0_DM0
#define RST__DM1 CYREG_PRT0_DM1
#define RST__DM2 CYREG_PRT0_DM2
#define RST__DR CYREG_PRT0_DR
#define RST__INP_DIS CYREG_PRT0_INP_DIS
#define RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RST__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RST__LCD_EN CYREG_PRT0_LCD_EN
#define RST__MASK 0x40u
#define RST__PORT 0u
#define RST__PRT CYREG_PRT0_PRT
#define RST__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RST__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RST__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RST__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RST__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RST__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RST__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RST__PS CYREG_PRT0_PS
#define RST__SHIFT 6u
#define RST__SLW CYREG_PRT0_SLW

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU0_INTTYPE2
#define MISO__0__MASK 0x04u
#define MISO__0__PC CYREG_PRT0_PC2
#define MISO__0__PORT 0u
#define MISO__0__SHIFT 2u
#define MISO__AG CYREG_PRT0_AG
#define MISO__AMUX CYREG_PRT0_AMUX
#define MISO__BIE CYREG_PRT0_BIE
#define MISO__BIT_MASK CYREG_PRT0_BIT_MASK
#define MISO__BYP CYREG_PRT0_BYP
#define MISO__CTL CYREG_PRT0_CTL
#define MISO__DM0 CYREG_PRT0_DM0
#define MISO__DM1 CYREG_PRT0_DM1
#define MISO__DM2 CYREG_PRT0_DM2
#define MISO__DR CYREG_PRT0_DR
#define MISO__INP_DIS CYREG_PRT0_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MISO__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT0_LCD_EN
#define MISO__MASK 0x04u
#define MISO__PORT 0u
#define MISO__PRT CYREG_PRT0_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MISO__PS CYREG_PRT0_PS
#define MISO__SHIFT 2u
#define MISO__SLW CYREG_PRT0_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU0_INTTYPE3
#define MOSI__0__MASK 0x08u
#define MOSI__0__PC CYREG_PRT0_PC3
#define MOSI__0__PORT 0u
#define MOSI__0__SHIFT 3u
#define MOSI__AG CYREG_PRT0_AG
#define MOSI__AMUX CYREG_PRT0_AMUX
#define MOSI__BIE CYREG_PRT0_BIE
#define MOSI__BIT_MASK CYREG_PRT0_BIT_MASK
#define MOSI__BYP CYREG_PRT0_BYP
#define MOSI__CTL CYREG_PRT0_CTL
#define MOSI__DM0 CYREG_PRT0_DM0
#define MOSI__DM1 CYREG_PRT0_DM1
#define MOSI__DM2 CYREG_PRT0_DM2
#define MOSI__DR CYREG_PRT0_DR
#define MOSI__INP_DIS CYREG_PRT0_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT0_LCD_EN
#define MOSI__MASK 0x08u
#define MOSI__PORT 0u
#define MOSI__PRT CYREG_PRT0_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MOSI__PS CYREG_PRT0_PS
#define MOSI__SHIFT 3u
#define MOSI__SLW CYREG_PRT0_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU0_INTTYPE1
#define SCLK__0__MASK 0x02u
#define SCLK__0__PC CYREG_PRT0_PC1
#define SCLK__0__PORT 0u
#define SCLK__0__SHIFT 1u
#define SCLK__AG CYREG_PRT0_AG
#define SCLK__AMUX CYREG_PRT0_AMUX
#define SCLK__BIE CYREG_PRT0_BIE
#define SCLK__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCLK__BYP CYREG_PRT0_BYP
#define SCLK__CTL CYREG_PRT0_CTL
#define SCLK__DM0 CYREG_PRT0_DM0
#define SCLK__DM1 CYREG_PRT0_DM1
#define SCLK__DM2 CYREG_PRT0_DM2
#define SCLK__DR CYREG_PRT0_DR
#define SCLK__INP_DIS CYREG_PRT0_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT0_LCD_EN
#define SCLK__MASK 0x02u
#define SCLK__PORT 0u
#define SCLK__PRT CYREG_PRT0_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCLK__PS CYREG_PRT0_PS
#define SCLK__SHIFT 1u
#define SCLK__SLW CYREG_PRT0_SLW

/* Buzzer */
#define Buzzer__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Buzzer__0__MASK 0x10u
#define Buzzer__0__PC CYREG_PRT12_PC4
#define Buzzer__0__PORT 12u
#define Buzzer__0__SHIFT 4u
#define Buzzer__AG CYREG_PRT12_AG
#define Buzzer__BIE CYREG_PRT12_BIE
#define Buzzer__BIT_MASK CYREG_PRT12_BIT_MASK
#define Buzzer__BYP CYREG_PRT12_BYP
#define Buzzer__DM0 CYREG_PRT12_DM0
#define Buzzer__DM1 CYREG_PRT12_DM1
#define Buzzer__DM2 CYREG_PRT12_DM2
#define Buzzer__DR CYREG_PRT12_DR
#define Buzzer__INP_DIS CYREG_PRT12_INP_DIS
#define Buzzer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Buzzer__MASK 0x10u
#define Buzzer__PORT 12u
#define Buzzer__PRT CYREG_PRT12_PRT
#define Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Buzzer__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Buzzer__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Buzzer__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Buzzer__PS CYREG_PRT12_PS
#define Buzzer__SHIFT 4u
#define Buzzer__SIO_CFG CYREG_PRT12_SIO_CFG
#define Buzzer__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Buzzer__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Buzzer__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Buzzer__SLW CYREG_PRT12_SLW

/* SPIM_1_BSPIM */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB02_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB02_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB01_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB01_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB01_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB01_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB01_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB01_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB03_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB03_ST

/* SPIM_1_IntClock */
#define SPIM_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPIM_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPIM_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPIM_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_1_IntClock__INDEX 0x01u
#define SPIM_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_1_IntClock__PM_ACT_MSK 0x02u
#define SPIM_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_1_IntClock__PM_STBY_MSK 0x02u

/* Input_Data */
#define Input_Data__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Input_Data__0__MASK 0x01u
#define Input_Data__0__PC CYREG_PRT3_PC0
#define Input_Data__0__PORT 3u
#define Input_Data__0__SHIFT 0u
#define Input_Data__1__INTTYPE CYREG_PICU3_INTTYPE1
#define Input_Data__1__MASK 0x02u
#define Input_Data__1__PC CYREG_PRT3_PC1
#define Input_Data__1__PORT 3u
#define Input_Data__1__SHIFT 1u
#define Input_Data__2__INTTYPE CYREG_PICU3_INTTYPE2
#define Input_Data__2__MASK 0x04u
#define Input_Data__2__PC CYREG_PRT3_PC2
#define Input_Data__2__PORT 3u
#define Input_Data__2__SHIFT 2u
#define Input_Data__3__INTTYPE CYREG_PICU3_INTTYPE3
#define Input_Data__3__MASK 0x08u
#define Input_Data__3__PC CYREG_PRT3_PC3
#define Input_Data__3__PORT 3u
#define Input_Data__3__SHIFT 3u
#define Input_Data__AG CYREG_PRT3_AG
#define Input_Data__AMUX CYREG_PRT3_AMUX
#define Input_Data__BIE CYREG_PRT3_BIE
#define Input_Data__BIT_MASK CYREG_PRT3_BIT_MASK
#define Input_Data__BYP CYREG_PRT3_BYP
#define Input_Data__CTL CYREG_PRT3_CTL
#define Input_Data__DM0 CYREG_PRT3_DM0
#define Input_Data__DM1 CYREG_PRT3_DM1
#define Input_Data__DM2 CYREG_PRT3_DM2
#define Input_Data__DR CYREG_PRT3_DR
#define Input_Data__INP_DIS CYREG_PRT3_INP_DIS
#define Input_Data__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Input_Data__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Input_Data__LCD_EN CYREG_PRT3_LCD_EN
#define Input_Data__MASK 0x0Fu
#define Input_Data__PORT 3u
#define Input_Data__PRT CYREG_PRT3_PRT
#define Input_Data__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Input_Data__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Input_Data__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Input_Data__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Input_Data__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Input_Data__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Input_Data__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Input_Data__PS CYREG_PRT3_PS
#define Input_Data__SHIFT 0u
#define Input_Data__SLW CYREG_PRT3_SLW

/* TouchScreen_ADC_DEC */
#define TouchScreen_ADC_DEC__COHER CYREG_DEC_COHER
#define TouchScreen_ADC_DEC__CR CYREG_DEC_CR
#define TouchScreen_ADC_DEC__DR1 CYREG_DEC_DR1
#define TouchScreen_ADC_DEC__DR2 CYREG_DEC_DR2
#define TouchScreen_ADC_DEC__DR2H CYREG_DEC_DR2H
#define TouchScreen_ADC_DEC__GCOR CYREG_DEC_GCOR
#define TouchScreen_ADC_DEC__GCORH CYREG_DEC_GCORH
#define TouchScreen_ADC_DEC__GVAL CYREG_DEC_GVAL
#define TouchScreen_ADC_DEC__OCOR CYREG_DEC_OCOR
#define TouchScreen_ADC_DEC__OCORH CYREG_DEC_OCORH
#define TouchScreen_ADC_DEC__OCORM CYREG_DEC_OCORM
#define TouchScreen_ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define TouchScreen_ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define TouchScreen_ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define TouchScreen_ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define TouchScreen_ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define TouchScreen_ADC_DEC__PM_ACT_MSK 0x01u
#define TouchScreen_ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define TouchScreen_ADC_DEC__PM_STBY_MSK 0x01u
#define TouchScreen_ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define TouchScreen_ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define TouchScreen_ADC_DEC__SR CYREG_DEC_SR
#define TouchScreen_ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define TouchScreen_ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define TouchScreen_ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define TouchScreen_ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define TouchScreen_ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define TouchScreen_ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define TouchScreen_ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define TouchScreen_ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* TouchScreen_ADC_DSM */
#define TouchScreen_ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define TouchScreen_ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define TouchScreen_ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define TouchScreen_ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define TouchScreen_ADC_DSM__CLK CYREG_DSM0_CLK
#define TouchScreen_ADC_DSM__CR0 CYREG_DSM0_CR0
#define TouchScreen_ADC_DSM__CR1 CYREG_DSM0_CR1
#define TouchScreen_ADC_DSM__CR10 CYREG_DSM0_CR10
#define TouchScreen_ADC_DSM__CR11 CYREG_DSM0_CR11
#define TouchScreen_ADC_DSM__CR12 CYREG_DSM0_CR12
#define TouchScreen_ADC_DSM__CR13 CYREG_DSM0_CR13
#define TouchScreen_ADC_DSM__CR14 CYREG_DSM0_CR14
#define TouchScreen_ADC_DSM__CR15 CYREG_DSM0_CR15
#define TouchScreen_ADC_DSM__CR16 CYREG_DSM0_CR16
#define TouchScreen_ADC_DSM__CR17 CYREG_DSM0_CR17
#define TouchScreen_ADC_DSM__CR2 CYREG_DSM0_CR2
#define TouchScreen_ADC_DSM__CR3 CYREG_DSM0_CR3
#define TouchScreen_ADC_DSM__CR4 CYREG_DSM0_CR4
#define TouchScreen_ADC_DSM__CR5 CYREG_DSM0_CR5
#define TouchScreen_ADC_DSM__CR6 CYREG_DSM0_CR6
#define TouchScreen_ADC_DSM__CR7 CYREG_DSM0_CR7
#define TouchScreen_ADC_DSM__CR8 CYREG_DSM0_CR8
#define TouchScreen_ADC_DSM__CR9 CYREG_DSM0_CR9
#define TouchScreen_ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define TouchScreen_ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define TouchScreen_ADC_DSM__MISC CYREG_DSM0_MISC
#define TouchScreen_ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define TouchScreen_ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define TouchScreen_ADC_DSM__REF0 CYREG_DSM0_REF0
#define TouchScreen_ADC_DSM__REF1 CYREG_DSM0_REF1
#define TouchScreen_ADC_DSM__REF2 CYREG_DSM0_REF2
#define TouchScreen_ADC_DSM__REF3 CYREG_DSM0_REF3
#define TouchScreen_ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define TouchScreen_ADC_DSM__SW0 CYREG_DSM0_SW0
#define TouchScreen_ADC_DSM__SW2 CYREG_DSM0_SW2
#define TouchScreen_ADC_DSM__SW3 CYREG_DSM0_SW3
#define TouchScreen_ADC_DSM__SW4 CYREG_DSM0_SW4
#define TouchScreen_ADC_DSM__SW6 CYREG_DSM0_SW6
#define TouchScreen_ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define TouchScreen_ADC_DSM__TST0 CYREG_DSM0_TST0
#define TouchScreen_ADC_DSM__TST1 CYREG_DSM0_TST1

/* TouchScreen_ADC_Ext_CP_Clk */
#define TouchScreen_ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define TouchScreen_ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define TouchScreen_ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define TouchScreen_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define TouchScreen_ADC_Ext_CP_Clk__INDEX 0x00u
#define TouchScreen_ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define TouchScreen_ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define TouchScreen_ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define TouchScreen_ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* TouchScreen_ADC_IRQ */
#define TouchScreen_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TouchScreen_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TouchScreen_ADC_IRQ__INTC_MASK 0x20000000u
#define TouchScreen_ADC_IRQ__INTC_NUMBER 29u
#define TouchScreen_ADC_IRQ__INTC_PRIOR_NUM 7u
#define TouchScreen_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define TouchScreen_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TouchScreen_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TouchScreen_ADC_theACLK */
#define TouchScreen_ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define TouchScreen_ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define TouchScreen_ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define TouchScreen_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define TouchScreen_ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define TouchScreen_ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define TouchScreen_ADC_theACLK__INDEX 0x00u
#define TouchScreen_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define TouchScreen_ADC_theACLK__PM_ACT_MSK 0x01u
#define TouchScreen_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define TouchScreen_ADC_theACLK__PM_STBY_MSK 0x01u

/* TouchScreen_xm */
#define TouchScreen_xm__0__INTTYPE CYREG_PICU2_INTTYPE6
#define TouchScreen_xm__0__MASK 0x40u
#define TouchScreen_xm__0__PC CYREG_PRT2_PC6
#define TouchScreen_xm__0__PORT 2u
#define TouchScreen_xm__0__SHIFT 6u
#define TouchScreen_xm__AG CYREG_PRT2_AG
#define TouchScreen_xm__AMUX CYREG_PRT2_AMUX
#define TouchScreen_xm__BIE CYREG_PRT2_BIE
#define TouchScreen_xm__BIT_MASK CYREG_PRT2_BIT_MASK
#define TouchScreen_xm__BYP CYREG_PRT2_BYP
#define TouchScreen_xm__CTL CYREG_PRT2_CTL
#define TouchScreen_xm__DM0 CYREG_PRT2_DM0
#define TouchScreen_xm__DM1 CYREG_PRT2_DM1
#define TouchScreen_xm__DM2 CYREG_PRT2_DM2
#define TouchScreen_xm__DR CYREG_PRT2_DR
#define TouchScreen_xm__INP_DIS CYREG_PRT2_INP_DIS
#define TouchScreen_xm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TouchScreen_xm__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TouchScreen_xm__LCD_EN CYREG_PRT2_LCD_EN
#define TouchScreen_xm__MASK 0x40u
#define TouchScreen_xm__PORT 2u
#define TouchScreen_xm__PRT CYREG_PRT2_PRT
#define TouchScreen_xm__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TouchScreen_xm__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TouchScreen_xm__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TouchScreen_xm__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TouchScreen_xm__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TouchScreen_xm__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TouchScreen_xm__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TouchScreen_xm__PS CYREG_PRT2_PS
#define TouchScreen_xm__SHIFT 6u
#define TouchScreen_xm__SLW CYREG_PRT2_SLW

/* TouchScreen_xp */
#define TouchScreen_xp__0__INTTYPE CYREG_PICU2_INTTYPE2
#define TouchScreen_xp__0__MASK 0x04u
#define TouchScreen_xp__0__PC CYREG_PRT2_PC2
#define TouchScreen_xp__0__PORT 2u
#define TouchScreen_xp__0__SHIFT 2u
#define TouchScreen_xp__AG CYREG_PRT2_AG
#define TouchScreen_xp__AMUX CYREG_PRT2_AMUX
#define TouchScreen_xp__BIE CYREG_PRT2_BIE
#define TouchScreen_xp__BIT_MASK CYREG_PRT2_BIT_MASK
#define TouchScreen_xp__BYP CYREG_PRT2_BYP
#define TouchScreen_xp__CTL CYREG_PRT2_CTL
#define TouchScreen_xp__DM0 CYREG_PRT2_DM0
#define TouchScreen_xp__DM1 CYREG_PRT2_DM1
#define TouchScreen_xp__DM2 CYREG_PRT2_DM2
#define TouchScreen_xp__DR CYREG_PRT2_DR
#define TouchScreen_xp__INP_DIS CYREG_PRT2_INP_DIS
#define TouchScreen_xp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TouchScreen_xp__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TouchScreen_xp__LCD_EN CYREG_PRT2_LCD_EN
#define TouchScreen_xp__MASK 0x04u
#define TouchScreen_xp__PORT 2u
#define TouchScreen_xp__PRT CYREG_PRT2_PRT
#define TouchScreen_xp__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TouchScreen_xp__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TouchScreen_xp__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TouchScreen_xp__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TouchScreen_xp__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TouchScreen_xp__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TouchScreen_xp__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TouchScreen_xp__PS CYREG_PRT2_PS
#define TouchScreen_xp__SHIFT 2u
#define TouchScreen_xp__SLW CYREG_PRT2_SLW

/* TouchScreen_ym */
#define TouchScreen_ym__0__INTTYPE CYREG_PICU2_INTTYPE4
#define TouchScreen_ym__0__MASK 0x10u
#define TouchScreen_ym__0__PC CYREG_PRT2_PC4
#define TouchScreen_ym__0__PORT 2u
#define TouchScreen_ym__0__SHIFT 4u
#define TouchScreen_ym__AG CYREG_PRT2_AG
#define TouchScreen_ym__AMUX CYREG_PRT2_AMUX
#define TouchScreen_ym__BIE CYREG_PRT2_BIE
#define TouchScreen_ym__BIT_MASK CYREG_PRT2_BIT_MASK
#define TouchScreen_ym__BYP CYREG_PRT2_BYP
#define TouchScreen_ym__CTL CYREG_PRT2_CTL
#define TouchScreen_ym__DM0 CYREG_PRT2_DM0
#define TouchScreen_ym__DM1 CYREG_PRT2_DM1
#define TouchScreen_ym__DM2 CYREG_PRT2_DM2
#define TouchScreen_ym__DR CYREG_PRT2_DR
#define TouchScreen_ym__INP_DIS CYREG_PRT2_INP_DIS
#define TouchScreen_ym__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TouchScreen_ym__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TouchScreen_ym__LCD_EN CYREG_PRT2_LCD_EN
#define TouchScreen_ym__MASK 0x10u
#define TouchScreen_ym__PORT 2u
#define TouchScreen_ym__PRT CYREG_PRT2_PRT
#define TouchScreen_ym__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TouchScreen_ym__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TouchScreen_ym__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TouchScreen_ym__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TouchScreen_ym__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TouchScreen_ym__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TouchScreen_ym__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TouchScreen_ym__PS CYREG_PRT2_PS
#define TouchScreen_ym__SHIFT 4u
#define TouchScreen_ym__SLW CYREG_PRT2_SLW

/* TouchScreen_yp */
#define TouchScreen_yp__0__INTTYPE CYREG_PICU2_INTTYPE0
#define TouchScreen_yp__0__MASK 0x01u
#define TouchScreen_yp__0__PC CYREG_PRT2_PC0
#define TouchScreen_yp__0__PORT 2u
#define TouchScreen_yp__0__SHIFT 0u
#define TouchScreen_yp__AG CYREG_PRT2_AG
#define TouchScreen_yp__AMUX CYREG_PRT2_AMUX
#define TouchScreen_yp__BIE CYREG_PRT2_BIE
#define TouchScreen_yp__BIT_MASK CYREG_PRT2_BIT_MASK
#define TouchScreen_yp__BYP CYREG_PRT2_BYP
#define TouchScreen_yp__CTL CYREG_PRT2_CTL
#define TouchScreen_yp__DM0 CYREG_PRT2_DM0
#define TouchScreen_yp__DM1 CYREG_PRT2_DM1
#define TouchScreen_yp__DM2 CYREG_PRT2_DM2
#define TouchScreen_yp__DR CYREG_PRT2_DR
#define TouchScreen_yp__INP_DIS CYREG_PRT2_INP_DIS
#define TouchScreen_yp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TouchScreen_yp__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TouchScreen_yp__LCD_EN CYREG_PRT2_LCD_EN
#define TouchScreen_yp__MASK 0x01u
#define TouchScreen_yp__PORT 2u
#define TouchScreen_yp__PRT CYREG_PRT2_PRT
#define TouchScreen_yp__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TouchScreen_yp__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TouchScreen_yp__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TouchScreen_yp__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TouchScreen_yp__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TouchScreen_yp__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TouchScreen_yp__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TouchScreen_yp__PS CYREG_PRT2_PS
#define TouchScreen_yp__SHIFT 0u
#define TouchScreen_yp__SLW CYREG_PRT2_SLW

/* Data_Available */
#define Data_Available__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Data_Available__0__MASK 0x80u
#define Data_Available__0__PC CYREG_PRT3_PC7
#define Data_Available__0__PORT 3u
#define Data_Available__0__SHIFT 7u
#define Data_Available__AG CYREG_PRT3_AG
#define Data_Available__AMUX CYREG_PRT3_AMUX
#define Data_Available__BIE CYREG_PRT3_BIE
#define Data_Available__BIT_MASK CYREG_PRT3_BIT_MASK
#define Data_Available__BYP CYREG_PRT3_BYP
#define Data_Available__CTL CYREG_PRT3_CTL
#define Data_Available__DM0 CYREG_PRT3_DM0
#define Data_Available__DM1 CYREG_PRT3_DM1
#define Data_Available__DM2 CYREG_PRT3_DM2
#define Data_Available__DR CYREG_PRT3_DR
#define Data_Available__INP_DIS CYREG_PRT3_INP_DIS
#define Data_Available__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Data_Available__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Data_Available__LCD_EN CYREG_PRT3_LCD_EN
#define Data_Available__MASK 0x80u
#define Data_Available__PORT 3u
#define Data_Available__PRT CYREG_PRT3_PRT
#define Data_Available__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Data_Available__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Data_Available__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Data_Available__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Data_Available__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Data_Available__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Data_Available__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Data_Available__PS CYREG_PRT3_PS
#define Data_Available__SHIFT 7u
#define Data_Available__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
