
---------- Begin Simulation Statistics ----------
final_tick                               411956686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 474863                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662804                       # Number of bytes of host memory used
host_op_rate                                   747758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   191.87                       # Real time elapsed on the host
host_tick_rate                             2147015260                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    91113890                       # Number of instructions simulated
sim_ops                                     143475463                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.411957                       # Number of seconds simulated
sim_ticks                                411956686000                       # Number of ticks simulated
system.cpu.Branches                           5247685                       # Number of branches fetched
system.cpu.committedInsts                    91113890                       # Number of instructions committed
system.cpu.committedOps                     143475463                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    38156663                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        198539                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     6944322                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            13                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   118721055                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            45                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        411956686                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               411956685.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads             41161993                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            69439514                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5011808                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    452                       # Number of float alu accesses
system.cpu.num_fp_insts                           452                       # number of float instructions
system.cpu.num_fp_register_reads                  648                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 248                       # number of times the floating registers were written
system.cpu.num_func_calls                         249                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             143475324                       # Number of integer alu accesses
system.cpu.num_int_insts                    143475324                       # number of integer instructions
system.cpu.num_int_register_reads           324409519                       # number of times the integer registers were read
system.cpu.num_int_register_writes          139687385                       # number of times the integer registers were written
system.cpu.num_load_insts                    38156663                       # Number of load instructions
system.cpu.num_mem_refs                      45100984                       # number of memory refs
system.cpu.num_store_insts                    6944321                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    41      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  89970148     62.71%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                  8404139      5.86%     68.57% # Class of executed instruction
system.cpu.op_class::IntDiv                        35      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       8      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                       74      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                       52      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                     108      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::MemRead                 38156623     26.59%     95.16% # Class of executed instruction
system.cpu.op_class::MemWrite                 6944169      4.84%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  40      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                152      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  143475589                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests      1047178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          218                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        2094858                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              218                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       738929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1482077                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             743027                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       734751                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4178                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        743027                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      2225225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      2225225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2225225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     94585536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     94585536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                94585536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            743148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  743148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              743148                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4421081000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy         3967178500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 411956686000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp             1047557                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1773797                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             12433                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                123                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               123                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq        1047557                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1110                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3141428                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3142538                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    133521536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                133550464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            739052                       # Total snoops (count)
system.l2bus.snoopTraffic                    47024064                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1786732                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000123                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.011070                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1786513     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                      219      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1786732                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           4172950000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          3141684000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1356000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 411956686000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            5                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst    118720603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        118720603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    118720603                       # number of overall hits
system.cpu.icache.overall_hits::total       118720603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          452                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            452                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          452                       # number of overall misses
system.cpu.icache.overall_misses::total           452                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44451000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44451000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44451000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44451000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    118721055                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    118721055                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    118721055                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    118721055                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98342.920354                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98342.920354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98342.920354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98342.920354                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          452                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          452                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          452                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          452                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43547000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43547000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43547000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43547000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96342.920354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96342.920354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96342.920354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96342.920354                       # average overall mshr miss latency
system.cpu.icache.replacements                    206                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    118720603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       118720603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          452                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           452                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    118721055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    118721055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98342.920354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98342.920354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43547000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43547000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96342.920354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96342.920354                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 411956686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           216.985756                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           118721055                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               452                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          262657.201327                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   216.985756                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         237442562                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        237442562                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 411956686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 411956686000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 411956686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     44053631                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44053631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44053631                       # number of overall hits
system.cpu.dcache.overall_hits::total        44053631                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1047228                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1047228                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1047228                       # number of overall misses
system.cpu.dcache.overall_misses::total       1047228                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  86363768000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  86363768000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  86363768000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  86363768000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45100859                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45100859                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45100859                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45100859                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023220                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82468.925583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82468.925583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82468.925583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82468.925583                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1039046                       # number of writebacks
system.cpu.dcache.writebacks::total           1039046                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      1047228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1047228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1047228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1047228                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  84269312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84269312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  84269312000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84269312000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023220                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80468.925583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80468.925583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80468.925583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80468.925583                       # average overall mshr miss latency
system.cpu.dcache.replacements                1046972                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37109436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37109436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1047105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1047105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  86350917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86350917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     38156541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38156541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82466.340052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82466.340052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1047105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1047105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  84256707000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  84256707000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80466.340052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80466.340052                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6944195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6944195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12851000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12851000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6944318                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6944318                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104479.674797                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104479.674797                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12605000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12605000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102479.674797                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102479.674797                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 411956686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.841070                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45100859                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1047228                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.066896                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            220000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.841070                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999379                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999379                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91248946                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91248946                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 411956686000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 411956686000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          304513                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              304532                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         304513                       # number of overall hits
system.l2cache.overall_hits::total             304532                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           433                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        742715                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            743148                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          433                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       742715                       # number of overall misses
system.l2cache.overall_misses::total           743148                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     41787000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  74732854000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  74774641000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     41787000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  74732854000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  74774641000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          452                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      1047228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1047680                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          452                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      1047228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1047680                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.957965                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.709220                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.709327                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.957965                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.709220                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.709327                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 96505.773672                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 100621.172320                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 100618.774457                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 96505.773672                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 100621.172320                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 100618.774457                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         734751                       # number of writebacks
system.l2cache.writebacks::total               734751                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          433                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       742715                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       743148                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          433                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       742715                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       743148                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     33127000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  59878554000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  59911681000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     33127000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  59878554000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  59911681000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.957965                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.709220                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.709327                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.957965                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.709220                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.709327                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 76505.773672                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 80621.172320                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 80618.774457                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 76505.773672                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 80621.172320                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 80618.774457                       # average overall mshr miss latency
system.l2cache.replacements                    739052                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      1039046                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1039046                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      1039046                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1039046                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           96                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           96                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          121                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            121                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     12193000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     12193000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          123                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.983740                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.983740                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 100768.595041                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 100768.595041                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          121                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          121                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      9773000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      9773000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.983740                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.983740                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80768.595041                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80768.595041                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       304511                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       304530                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          433                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       742594                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       743027                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     41787000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  74720661000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  74762448000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          452                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data      1047105                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total      1047557                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.957965                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.709188                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.709295                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 96505.773672                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 100621.148299                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 100618.750059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          433                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       742594                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       743027                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     33127000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  59868781000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  59901908000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.957965                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.709188                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.709295                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 76505.773672                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80621.148299                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80618.750059                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 411956686000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3995.705858                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2094761                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               743148                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.818767                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst    15.480634                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3980.225224                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.003779                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.971735                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.975514                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3619                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             17502004                       # Number of tag accesses
system.l2cache.tags.data_accesses            17502004                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 411956686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        47533760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            47561472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     47024064                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         47024064                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              433                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           742715                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               743148                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        734751                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              734751                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              67269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          115385334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              115452604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         67269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             67269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       114148078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             114148078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       114148078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             67269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         115385334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             229600682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    734716.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       433.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    741181.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.008301880500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         40845                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         40845                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              2319795                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              694723                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       743148                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      734751                       # Number of write requests accepted
system.mem_ctrl.readBursts                     743148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    734751                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                    1534                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     35                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              48275                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              48548                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              49994                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              48193                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              48470                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              48851                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              50298                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              37372                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              36893                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              37188                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             46786                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             47110                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             47655                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             48282                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             49687                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             48012                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              47778                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              48167                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              49541                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              47739                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              48045                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              48468                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              49867                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              36969                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              36535                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              36867                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             46226                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             46652                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             47221                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             47825                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             49244                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             47545                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.22                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    7869772000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  3708070000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              21775034500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10611.68                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29361.68                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    515306                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   506163                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  69.48                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 68.89                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 743148                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                734751                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   741614                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   40518                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   40617                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   40846                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   40848                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   40847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   40846                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   40847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   40848                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   40872                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   40846                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   40846                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   40846                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   40845                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   40845                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   40845                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   40845                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   40845                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   40845                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       454830                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     207.731873                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    131.779857                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    255.017630                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        206314     45.36%     45.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255       148919     32.74%     78.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        33972      7.47%     85.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        14219      3.13%     88.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         9242      2.03%     90.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         6664      1.47%     92.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         5097      1.12%     93.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         4640      1.02%     94.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        25763      5.66%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        454830                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        40845                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.149027                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.011342                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      20.839595                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          40842     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          40845                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        40845                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.987244                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.986337                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.174685                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               279      0.68%      0.68% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                49      0.12%      0.80% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             40432     98.99%     99.79% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                84      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          40845                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                47463296                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                    98176                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 47020096                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 47561472                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              47024064                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        115.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        114.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     115.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     114.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.79                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.90                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.89                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   411956587000                       # Total gap between requests
system.mem_ctrl.avgGap                      278744.75                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        27712                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     47435584                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     47020096                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 67269.208006008674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 115147018.150349915028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 114138446.098675519228                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          433                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       742715                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       734751                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     10901250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  21764133250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 9000825593000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25176.10                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29303.48                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  12250171.27                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     69.19                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            1566030480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             832353555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           2581916820                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          1869360300                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      32519373120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      110063397600                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       65506401120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        214938832995                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         521.751049                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 169133837000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  13756080000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 229066769000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            1681484280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             893726295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           2713207140                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          1965716280                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      32519373120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      111680052690                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       64145007360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        215598567165                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         523.352514                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 165579618250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  13756080000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 232620987750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 411956686000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
