# Changelog

This file contains all changes made to the source code for each release.

## 0.4

#### Added:
- Base implementation tests are now build and linked with the unit test binary
- Support for custom kernel designs

## 0.3

#### Added:
- Optimize Kernel for Xilinx
- Add vendor specific code for Intel

#### Changed:
- Fix bugs in host code, add tests
- Add new block size parameter -b to host code
- Change -m to number of blocks instead of values

## 0.2.2

#### Changed:
- Converted host code to new OO code

## 0.2.1

#### Added:
- Support for Xilinx Vitis toolchain

## 0.2

#### Added:
- Support for BLAS library in validation


## 0.1

Base version with cannon kernel