# Verilog-SV-UVM_projects
This is a repo that contains some of the Verilog/SV/UVM rtl/verif I have done
