/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop.cpp /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop.h /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop.mk /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__ConstPool_0.cpp /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__Dpi.cpp /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__Dpi.h /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__Syms.cpp /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__Syms.h /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop___024root.cpp /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop___024root.h /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop___024root__Slow.cpp /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__ver.d /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop_classes.mk  : /usr/local/bin/verilator_bin /home/z23ou/ece320/z23ou-pd5/design/./signals.h /home/z23ou/ece320/z23ou-pd5/design/code/alu.v /home/z23ou/ece320/z23ou-pd5/design/code/branch_comp.v /home/z23ou/ece320/z23ou-pd5/design/code/control.v /home/z23ou/ece320/z23ou-pd5/design/code/dmemory.v /home/z23ou/ece320/z23ou-pd5/design/code/imemory.v /home/z23ou/ece320/z23ou-pd5/design/code/imm_gen.v /home/z23ou/ece320/z23ou-pd5/design/code/pd.v /home/z23ou/ece320/z23ou-pd5/design/code/register_file.v /home/z23ou/ece320/z23ou-pd5/design/design_wrapper.v /home/z23ou/ece320/z23ou-pd5/design/signals.h /home/z23ou/ece320/z23ou-pd5/verif/tests/clockgen.sv /home/z23ou/ece320/z23ou-pd5/verif/tests/test_rf_init.sv /usr/local/bin/verilator_bin 
