[{"DBLP title": "An SOC platform for ADC test and measurement.", "DBLP authors": ["Brendan Mullane", "Vincent O'Brien", "Ciaran MacNamee", "Thomas Fleischmann"], "year": 2009, "MAG papers": [{"PaperId": 2164656962, "PaperTitle": "an soc platform for adc test and measurement", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of limerick": 4.0}}], "source": "ES"}, {"DBLP title": "A scheme of logic self repair including local interconnects.", "DBLP authors": ["Tobias Koal", "Daniel Scheit", "Heinrich Theodor Vierhaus"], "year": 2009, "MAG papers": [{"PaperId": 2165195990, "PaperTitle": "a scheme of logic self repair including local interconnects", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"brandenburg university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Investigating the linearity of MOSFET-only switched-capacitor DeltaSigma modulators under low-voltage condition.", "DBLP authors": ["Farhad Alibeygi Parsan", "Ahmad Ayatollahi", "Adib Abrishamifar"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Comparison of different test strategies on a mixed-signal circuit.", "DBLP authors": ["Juraj Brenkus", "Viera Stopjakov\u00e1", "Ronny Vanhooren", "Anton Chichkov"], "year": 2009, "MAG papers": [{"PaperId": 2156240937, "PaperTitle": "comparison of different test strategies on a mixed signal circuit", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"slovak university of technology in bratislava": 2.0, "on semiconductor": 2.0}}], "source": "ES"}, {"DBLP title": "Case Study : A class E power amplifier for ISO-14443A.", "DBLP authors": ["Elke De Mulder", "Wim Aerts", "Bart Preneel", "Ingrid Verbauwhede", "Guy A. E. Vandenbosch"], "year": 2009, "MAG papers": [{"PaperId": 2170465111, "PaperTitle": "case study a class e power amplifier for iso 14443a", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"katholieke universiteit leuven": 5.0}}], "source": "ES"}, {"DBLP title": "Fast congestion-aware timing-driven placement for island FPGA.", "DBLP authors": ["Jinpeng Zhao", "Qiang Zhou", "Yici Cai"], "year": 2009, "MAG papers": [{"PaperId": 2123439315, "PaperTitle": "fast congestion aware timing driven placement for island fpga", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Improve clock gating through power-optimal enable function selection.", "DBLP authors": ["Juanjuan Chen", "Xing Wei", "Yunjian Jiang", "Qiang Zhou"], "year": 2009, "MAG papers": [{"PaperId": 2145034185, "PaperTitle": "improve clock gating through power optimal enable function selection", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tsinghua university": 3.0, "magma design automation": 1.0}}], "source": "ES"}, {"DBLP title": "An utilisation of Boolean differential calculus in variables partition calculation for decomposition of logic functions.", "DBLP authors": ["Stefan Kolodzinski", "Edward Hrynkiewicz"], "year": 2009, "MAG papers": [{"PaperId": 2140559347, "PaperTitle": "an utilisation of boolean differential calculus in variables partition calculation for decomposition of logic functions", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"silesian university of technology": 1.0, "pratt whitney": 1.0}}], "source": "ES"}, {"DBLP title": "A fast untestability proof for SAT-based ATPG.", "DBLP authors": ["Daniel Tille", "Rolf Drechsler"], "year": 2009, "MAG papers": [{"PaperId": 2156837195, "PaperTitle": "a fast untestability proof for sat based atpg", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "The impact of EFSM composition on functional ATPG.", "DBLP authors": ["Davide Bresolin", "Giuseppe Di Guglielmo", "Franco Fummi", "Graziano Pravadelli", "Tiziano Villa"], "year": 2009, "MAG papers": [{"PaperId": 2148273111, "PaperTitle": "the impact of efsm composition on functional atpg", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of verona": 5.0}}], "source": "ES"}, {"DBLP title": "An efficient fault simulation technique for transition faults in non-scan sequential circuits.", "DBLP authors": ["Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Paolo Bernardi", "Matteo Sonza Reorda"], "year": 2009, "MAG papers": [{"PaperId": 2148942652, "PaperTitle": "an efficient fault simulation technique for transition faults in non scan sequential circuits", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of montpellier": 3.0, "polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "Self-timed full adder designs based on hybrid input encoding.", "DBLP authors": ["P. Balasubramanian", "David A. Edwards", "Charlie Brej"], "year": 2009, "MAG papers": [{"PaperId": 2112434965, "PaperTitle": "self timed full adder designs based on hybrid input encoding", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of manchester": 3.0}}], "source": "ES"}, {"DBLP title": "Optimization concepts for self-healing asynchronous circuits.", "DBLP authors": ["Thomas Panhofer", "Werner Friesenbichler", "Martin Delvai"], "year": 2009, "MAG papers": [{"PaperId": 2114735664, "PaperTitle": "optimization concepts for self healing asynchronous circuits", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ruag": 2.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Asynchronous two-level logic of reduced cost.", "DBLP authors": ["Igor Lemberski", "Petr Fiser"], "year": 2009, "MAG papers": [{"PaperId": 2112060085, "PaperTitle": "asynchronous two level logic of reduced cost", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"czech technical university in prague": 1.0, "baltic international academy": 1.0}}], "source": "ES"}, {"DBLP title": "Low-voltage low-power double bulk mixer for direct conversion receiver in 65nm CMOS.", "DBLP authors": ["Kurt Schweiger", "Heimo Uhrmann", "Horst Zimmermann"], "year": 2009, "MAG papers": [{"PaperId": 2166490622, "PaperTitle": "low voltage low power double bulk mixer for direct conversion receiver in 65nm cmos", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"vienna university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Low voltage LNA implementations in 90 nm CMOS technology for multistandard GNSS.", "DBLP authors": ["Jacek Gradzki", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2009, "MAG papers": [{"PaperId": 2106772056, "PaperTitle": "low voltage lna implementations in 90 nm cmos technology for multistandard gnss", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"warsaw university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "BIST assisted wideband digital compensation for MB-UWB transmitters.", "DBLP authors": ["Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"], "year": 2009, "MAG papers": [{"PaperId": 2154905181, "PaperTitle": "bist assisted wideband digital compensation for mb uwb transmitters", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Architecture model for approximate palindrome detection.", "DBLP authors": ["Tom\u00e1s Mart\u00ednek", "Jan Vozenilek", "Matej Lexa"], "year": 2009, "MAG papers": [{"PaperId": 2114343704, "PaperTitle": "architecture model for approximate palindrome detection", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brno university of technology": 2.0, "masaryk university": 1.0}}], "source": "ES"}, {"DBLP title": "Packet header analysis and field extraction for multigigabit networks.", "DBLP authors": ["Petr Kobiersk\u00fd", "Jan Korenek", "Libor Polcak"], "year": 2009, "MAG papers": [{"PaperId": 2122762499, "PaperTitle": "packet header analysis and field extraction for multigigabit networks", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"brno university of technology": 2.0, "cesnet": 1.0}}], "source": "ES"}, {"DBLP title": "A symbolic RTL synthesis for LUT-based FPGAs.", "DBLP authors": ["Stanislaw Deniziak", "Mariusz Wisniewski"], "year": 2009, "MAG papers": [{"PaperId": 2144337479, "PaperTitle": "a symbolic rtl synthesis for lut based fpgas", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"kielce university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Physical design oriented DRAM Neighborhood Pattern Sensitive Fault testing.", "DBLP authors": ["Yiorgos Sfikas", "Yiorgos Tsiatouhas"], "year": 2009, "MAG papers": [{"PaperId": 2118365271, "PaperTitle": "physical design oriented dram neighborhood pattern sensitive fault testing", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of ioannina": 2.0}}], "source": "ES"}, {"DBLP title": "Using 3-valued memory representation for state space reduction in embedded assembly code model checking.", "DBLP authors": ["Thomas Reinbacher", "Martin Horauer", "Bastian Schlich"], "year": 2009, "MAG papers": [{"PaperId": 2117082858, "PaperTitle": "using 3 valued memory representation for state space reduction in embedded assembly code model checking", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of applied sciences technikum wien": 2.0, "rwth aachen university": 1.0}}], "source": "ES"}, {"DBLP title": "An on-line testing scheme for repairing purposes in Flash memories.", "DBLP authors": ["Olivier Ginez", "Jean-Michel Portal", "Hassen Aziza"], "year": 2009, "MAG papers": [{"PaperId": 2130535264, "PaperTitle": "an on line testing scheme for repairing purposes in flash memories", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of provence": 3.0}}], "source": "ES"}, {"DBLP title": "Power devices current monitoring using horizontal and vertical magnetic force sensor.", "DBLP authors": ["Martin Donoval", "Martin Daricek", "Juraj Marek", "Viera Stopjakov\u00e1"], "year": 2009, "MAG papers": [{"PaperId": 2170937838, "PaperTitle": "power devices current monitoring using horizontal and vertical magnetic force sensor", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"slovak university of technology in bratislava": 4.0}}], "source": "ES"}, {"DBLP title": "Measurement of power supply noise tolerance of self-timed processor.", "DBLP authors": ["Kunihiro Asada", "Taku Sogabe", "Toru Nakura", "Makoto Ikeda"], "year": 2009, "MAG papers": [{"PaperId": 2153314542, "PaperTitle": "measurement of power supply noise tolerance of self timed processor", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of tokyo": 3.0}}], "source": "ES"}, {"DBLP title": "Test scheme for switched-capacitor circuits by digital analyses.", "DBLP authors": ["Yun-Che Wen"], "year": 2009, "MAG papers": [{"PaperId": 2138342068, "PaperTitle": "test scheme for switched capacitor circuits by digital analyses", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national cheng kung university": 1.0}}], "source": "ES"}, {"DBLP title": "Structural test of programmed FPGA circuits.", "DBLP authors": ["Martin Rozkovec", "Ondrej Nov\u00e1k"], "year": 2009, "MAG papers": [{"PaperId": 2162432958, "PaperTitle": "structural test of programmed fpga circuits", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Low voltage precharge CMOS logic.", "DBLP authors": ["Yngvar Berg", "Omid Mirmotahari"], "year": 2009, "MAG papers": [{"PaperId": 2114346412, "PaperTitle": "low voltage precharge cmos logic", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of oslo": 2.0}}], "source": "ES"}, {"DBLP title": "MDCT / IMDCT low power implementations in 90 nm CMOS technology for MP3 audio.", "DBLP authors": ["Peter Mal\u00edk", "Michal Ufnal", "Arkadiusz W. Luczyk", "Marcel Bal\u00e1z", "Witold A. Pleskacz"], "year": 2009, "MAG papers": [{"PaperId": 2161657431, "PaperTitle": "mdct imdct low power implementations in 90 nm cmos technology for mp3 audio", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"warsaw university of technology": 3.0, "slovak academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Effective mars rover platform design with Hardware / Software co-design.", "DBLP authors": ["G\u00e1bor Marosy", "Zolt\u00e1n Kov\u00e1cs", "Gyula Horv\u00e1th"], "year": 2009, "MAG papers": [{"PaperId": 2138492715, "PaperTitle": "effective mars rover platform design with hardware software co design", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"budapest university of technology and economics": 3.0}}], "source": "ES"}, {"DBLP title": "On the role of the power supply as an entry for common cause faults - An experimental analysis.", "DBLP authors": ["Peter Tummeltshammer", "Andreas Steininger"], "year": 2009, "MAG papers": [{"PaperId": 2119987561, "PaperTitle": "on the role of the power supply as an entry for common cause faults an experimental analysis", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"vienna university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An analysis of the timing behavior of CMOS digital blocks under Simultaneous Switching Noise conditions.", "DBLP authors": ["Florence Aza\u00efs", "Yves Bertrand", "Michel Renovell"], "year": 2009, "MAG papers": [{"PaperId": 2098972165, "PaperTitle": "an analysis of the timing behavior of cmos digital blocks under simultaneous switching noise conditions", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"centre national de la recherche scientifique": 3.0}}], "source": "ES"}, {"DBLP title": "Effective BIST for crosstalk faults in interconnects.", "DBLP authors": ["Tomasz Rudnicki", "Tomasz Garbolino", "Krzysztof Gucwa", "Andrzej Hlawiczka"], "year": 2009, "MAG papers": [{"PaperId": 2146211711, "PaperTitle": "effective bist for crosstalk faults in interconnects", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"silesian university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "MTPP - Modular Traffic Processing Platform.", "DBLP authors": ["Jiri Halak", "Sven Ubik"], "year": 2009, "MAG papers": [{"PaperId": 2157137864, "PaperTitle": "mtpp modular traffic processing platform", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"cesnet": 2.0}}], "source": "ES"}, {"DBLP title": "Simulation and planning method for on-chip power distribution - An industry perspective.", "DBLP authors": ["Qing K. Zhu", "Vincent Bars"], "year": 2009, "MAG papers": [{"PaperId": 2141941829, "PaperTitle": "simulation and planning method for on chip power distribution an industry perspective", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Experience in Virtual Testing of RSD cyclic A/D converters.", "DBLP authors": ["Miloslav Kubar", "Ondrej Subrt", "Pravoslav Mart\u00ednek", "Jiri Jakovenko"], "year": 2009, "MAG papers": [{"PaperId": 2161680368, "PaperTitle": "experience in virtual testing of rsd cyclic a d converters", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"czech technical university in prague": 2.0}}], "source": "ES"}, {"DBLP title": "A 1GHz-GBW operational amplifier for DVB-H receivers in 65nm CMOS.", "DBLP authors": ["Heimo Uhrmann", "Franz Schl\u00f6gl", "Kurt Schweiger", "Horst Zimmermann"], "year": 2009, "MAG papers": [{"PaperId": 2160350809, "PaperTitle": "a 1ghz gbw operational amplifier for dvb h receivers in 65nm cmos", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"vienna university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Contactless characterization of MEMS devices using optical microscopy.", "DBLP authors": ["Andr\u00e1s Tim\u00e1r", "Gy\u00f6rgy Bogn\u00e1r"], "year": 2009, "MAG papers": [{"PaperId": 2161543250, "PaperTitle": "contactless characterization of mems devices using optical microscopy", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A comprehensive approach for soft error tolerant Four State Logic.", "DBLP authors": ["Werner Friesenbichler", "Thomas Panhofer", "Martin Delvai"], "year": 2009, "MAG papers": [{"PaperId": 2120902367, "PaperTitle": "a comprehensive approach for soft error tolerant four state logic", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ruag": 2.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "High-level symbolic simulation for automatic model extraction.", "DBLP authors": ["Florent Ouchet", "Dominique Borrione", "Katell Morin-Allory", "Laurence Pierre"], "year": 2009, "MAG papers": [{"PaperId": 2096336186, "PaperTitle": "high level symbolic simulation for automatic model extraction", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"grenoble institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Global parametric faults identification with the use of Differential Evolution.", "DBLP authors": ["Piotr Jantos", "Damian Grzechca", "Jerzy Rutkowski"], "year": 2009, "MAG papers": [{"PaperId": 2162086258, "PaperTitle": "global parametric faults identification with the use of differential evolution", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"silesian university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Forward and backward guarding in early output logic.", "DBLP authors": ["Charlie Brej", "Doug Edwards"], "year": 2009, "MAG papers": [{"PaperId": 2145413322, "PaperTitle": "forward and backward guarding in early output logic", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of manchester": 2.0}}], "source": "ES"}, {"DBLP title": "Logic synthesis method for pattern matching circuits implementation in FPGA with embedded memories.", "DBLP authors": ["Grzegorz Borowik", "Tadeusz Luba", "Bogdan J. Falkowski"], "year": 2009, "MAG papers": [{"PaperId": 2124218270, "PaperTitle": "logic synthesis method for pattern matching circuits implementation in fpga with embedded memories", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"warsaw university of technology": 2.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Contention-avoiding custom topology generation for network-on-chip.", "DBLP authors": ["Stanislaw Deniziak", "Robert Tomaszewski"], "year": 2009, "MAG papers": [{"PaperId": 2168230075, "PaperTitle": "contention avoiding custom topology generation for network on chip", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"kielce university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Enhanced LEON3 core for superscalar processing.", "DBLP authors": ["Krzysztof Marcinek", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"], "year": 2009, "MAG papers": [{"PaperId": 2139942673, "PaperTitle": "enhanced leon3 core for superscalar processing", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"warsaw university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Ultra low-voltage switched current mirror.", "DBLP authors": ["Yngvar Berg", "Omid Mirmotahari"], "year": 2009, "MAG papers": [{"PaperId": 2170015100, "PaperTitle": "ultra low voltage switched current mirror", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of oslo": 2.0}}], "source": "ES"}, {"DBLP title": "Self-timed thermal sensing and monitoring of multicore systems.", "DBLP authors": ["Kameswar Rao Vaddina", "Ethiopia Nigussie", "Pasi Liljeberg", "Juha Plosila"], "year": 2009, "MAG papers": [{"PaperId": 2108817095, "PaperTitle": "self timed thermal sensing and monitoring of multicore systems", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"information technology university": 4.0}}], "source": "ES"}, {"DBLP title": "A CMOS bio-impedance measurement system.", "DBLP authors": ["Alberto Yufera", "Adoraci\u00f3n Rueda"], "year": 2009, "MAG papers": [{"PaperId": 2136432467, "PaperTitle": "a cmos bio impedance measurement system", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"spanish national research council": 2.0}}], "source": "ES"}, {"DBLP title": "An enhanced FPGA-based low-cost tester platform exploiting effective test data compression for SoCs.", "DBLP authors": ["Lyl M. Ciganda", "Francesco Abate", "Paolo Bernardi", "M. Bruno", "Matteo Sonza Reorda"], "year": 2009, "MAG papers": [{"PaperId": 2113139456, "PaperTitle": "an enhanced fpga based low cost tester platform exploiting effective test data compression for socs", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of the republic": 1.0, "polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "Comprehensive bridging fault diagnosis based on the SLAT paradigm.", "DBLP authors": ["Youssef Benabboud", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Laroussi Bouzaida", "Isabelle Izaute"], "year": 2009, "MAG papers": [{"PaperId": 2098720220, "PaperTitle": "comprehensive bridging fault diagnosis based on the slat paradigm", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stmicroelectronics": 2.0, "university of montpellier": 6.0}}], "source": "ES"}, {"DBLP title": "Round-level concurrent error detection applied to Advanced Encryption Standard.", "DBLP authors": ["Flavius Opritoiu", "Mircea Vladutiu", "Mihai Udrescu", "Lucian Prodan"], "year": 2009, "MAG papers": [{"PaperId": 2110685811, "PaperTitle": "round level concurrent error detection applied to advanced encryption standard", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"politehnica university of timi\u0219oara": 4.0}}], "source": "ES"}]