docs: Verilog HDL을 이용한 Timer/Counter 
 
--------
• Logic diagram
--------
   
   <img width="971" alt="logic diagram" src="https://user-images.githubusercontent.com/59474775/97949318-90887180-1dd6-11eb-9e39-36f255b4cee3.png">


   
   
