Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May 23 19:45:50 2024
| Host         : DESKTOP-5U57I87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.948        0.000                      0                 8416        0.026        0.000                      0                 8416        4.020        0.000                       0                  6768  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.948        0.000                      0                 8400        0.026        0.000                      0                 8400        4.020        0.000                       0                  6768  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.786        0.000                      0                   16        0.849        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 modulacion/ofdm_modulador/fila1/ready_mod_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria/FSM_onehot_estado_actual_reg[2]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.401ns  (logic 0.707ns (20.786%)  route 2.694ns (79.214%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns = ( 10.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.723    10.244    modulacion/ofdm_modulador/fila1/clock1
    SLICE_X36Y130        FDRE                                         r  modulacion/ofdm_modulador/fila1/ready_mod_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.459    10.703 r  modulacion/ofdm_modulador/fila1/ready_mod_reg/Q
                         net (fo=2, routed)           1.682    12.385    modulacion/ofdm_modulador/fila5/ready_modulation1
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    12.509 r  modulacion/ofdm_modulador/fila5/ready_modulation_INST_0/O
                         net (fo=3, routed)           0.444    12.953    memoria/ready_mod
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    13.077 r  memoria/finish_img_i_1/O
                         net (fo=2, routed)           0.568    13.646    memoria/finish_img_i_1_n_0
    SLICE_X30Y104        SRL16E                                       r  memoria/FSM_onehot_estado_actual_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.609    14.950    memoria/clock
    SLICE_X30Y104        SRL16E                                       r  memoria/FSM_onehot_estado_actual_reg[2]_srl2/CLK
                         clock pessimism              0.196    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X30Y104        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.594    memoria/FSM_onehot_estado_actual_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 modulacion/interpolador_p/start_mod_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila3/estado_actual_filter_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.773ns (20.462%)  route 3.005ns (79.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 9.778 - 5.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.736     5.257    modulacion/interpolador_p/clock1
    SLICE_X38Y100        FDRE                                         r  modulacion/interpolador_p/start_mod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     5.735 r  modulacion/interpolador_p/start_mod_reg/Q
                         net (fo=54, routed)          3.005     8.740    modulacion/ofdm_modulador/fila3/start
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.295     9.035 r  modulacion/ofdm_modulador/fila3/estado_actual_filter_i_1__1/O
                         net (fo=1, routed)           0.000     9.035    modulacion/ofdm_modulador/fila3/estado_actual_filter_i_1__1_n_0
    SLICE_X54Y86         FDRE                                         r  modulacion/ofdm_modulador/fila3/estado_actual_filter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.437     9.778    modulacion/ofdm_modulador/fila3/clock1
    SLICE_X54Y86         FDRE                                         r  modulacion/ofdm_modulador/fila3/estado_actual_filter_reg/C  (IS_INVERTED)
                         clock pessimism              0.187     9.965    
                         clock uncertainty           -0.035     9.929    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.084    10.013    modulacion/ofdm_modulador/fila3/estado_actual_filter_reg
  -------------------------------------------------------------------
                         required time                         10.013    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 modulacion/interpolador_p/start_mod_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila0/bits_alm_reg[35]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.799ns (20.106%)  route 3.175ns (79.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 9.941 - 5.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.736     5.257    modulacion/interpolador_p/clock1
    SLICE_X38Y100        FDRE                                         r  modulacion/interpolador_p/start_mod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     5.735 r  modulacion/interpolador_p/start_mod_reg/Q
                         net (fo=54, routed)          3.175     8.910    modulacion/ofdm_modulador/fila0/start
    SLICE_X53Y128        LUT3 (Prop_lut3_I1_O)        0.321     9.231 r  modulacion/ofdm_modulador/fila0/bits_alm[35]_i_2/O
                         net (fo=1, routed)           0.000     9.231    modulacion/ofdm_modulador/fila0/bits_alm[35]_i_2_n_0
    SLICE_X53Y128        FDRE                                         r  modulacion/ofdm_modulador/fila0/bits_alm_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.600     9.941    modulacion/ofdm_modulador/fila0/clock1
    SLICE_X53Y128        FDRE                                         r  modulacion/ofdm_modulador/fila0/bits_alm_reg[35]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.208    
                         clock uncertainty           -0.035    10.173    
    SLICE_X53Y128        FDRE (Setup_fdre_C_D)        0.078    10.251    modulacion/ofdm_modulador/fila0/bits_alm_reg[35]
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 modulacion/interpolador_p/start_mod_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila4/bits_alm_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.133ns (30.988%)  route 2.523ns (69.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.736     5.257    modulacion/interpolador_p/clock1
    SLICE_X38Y100        FDRE                                         r  modulacion/interpolador_p/start_mod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     5.735 r  modulacion/interpolador_p/start_mod_reg/Q
                         net (fo=54, routed)          1.576     7.311    modulacion/ofdm_modulador/fila4/start
    SLICE_X31Y91         LUT2 (Prop_lut2_I1_O)        0.323     7.634 r  modulacion/ofdm_modulador/fila4/bits_alm[33]_i_2__3/O
                         net (fo=34, routed)          0.948     8.581    modulacion/ofdm_modulador/fila4/bits_alm[33]_i_2__3_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.332     8.913 r  modulacion/ofdm_modulador/fila4/bits_alm[17]_i_1__0/O
                         net (fo=1, routed)           0.000     8.913    modulacion/ofdm_modulador/fila4/bits_alm[17]_i_1__0_n_0
    SLICE_X28Y92         FDRE                                         r  modulacion/ofdm_modulador/fila4/bits_alm_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.436     9.777    modulacion/ofdm_modulador/fila4/clock1
    SLICE_X28Y92         FDRE                                         r  modulacion/ofdm_modulador/fila4/bits_alm_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.187     9.964    
                         clock uncertainty           -0.035     9.928    
    SLICE_X28Y92         FDRE (Setup_fdre_C_D)        0.034     9.962    modulacion/ofdm_modulador/fila4/bits_alm_reg[17]
  -------------------------------------------------------------------
                         required time                          9.962    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 modulacion/interpolador_p/start_mod_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila4/bits_alm_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.133ns (31.034%)  route 2.518ns (68.966%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.736     5.257    modulacion/interpolador_p/clock1
    SLICE_X38Y100        FDRE                                         r  modulacion/interpolador_p/start_mod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     5.735 r  modulacion/interpolador_p/start_mod_reg/Q
                         net (fo=54, routed)          1.576     7.311    modulacion/ofdm_modulador/fila4/start
    SLICE_X31Y91         LUT2 (Prop_lut2_I1_O)        0.323     7.634 r  modulacion/ofdm_modulador/fila4/bits_alm[33]_i_2__3/O
                         net (fo=34, routed)          0.942     8.576    modulacion/ofdm_modulador/fila4/bits_alm[33]_i_2__3_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.332     8.908 r  modulacion/ofdm_modulador/fila4/bits_alm[19]_i_1__0/O
                         net (fo=1, routed)           0.000     8.908    modulacion/ofdm_modulador/fila4/bits_alm[19]_i_1__0_n_0
    SLICE_X28Y92         FDRE                                         r  modulacion/ofdm_modulador/fila4/bits_alm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.436     9.777    modulacion/ofdm_modulador/fila4/clock1
    SLICE_X28Y92         FDRE                                         r  modulacion/ofdm_modulador/fila4/bits_alm_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.187     9.964    
                         clock uncertainty           -0.035     9.928    
    SLICE_X28Y92         FDRE (Setup_fdre_C_D)        0.035     9.963    modulacion/ofdm_modulador/fila4/bits_alm_reg[19]
  -------------------------------------------------------------------
                         required time                          9.963    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 modulacion/interpolador_p/start_mod_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila3/bits_alm_reg[35]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.799ns (22.031%)  route 2.828ns (77.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 9.778 - 5.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.736     5.257    modulacion/interpolador_p/clock1
    SLICE_X38Y100        FDRE                                         r  modulacion/interpolador_p/start_mod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     5.735 r  modulacion/interpolador_p/start_mod_reg/Q
                         net (fo=54, routed)          2.828     8.563    modulacion/ofdm_modulador/fila3/start
    SLICE_X55Y86         LUT3 (Prop_lut3_I0_O)        0.321     8.884 r  modulacion/ofdm_modulador/fila3/bits_alm[35]_i_2__2/O
                         net (fo=1, routed)           0.000     8.884    modulacion/ofdm_modulador/fila3/bits_alm[35]_i_2__2_n_0
    SLICE_X55Y86         FDRE                                         r  modulacion/ofdm_modulador/fila3/bits_alm_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.437     9.778    modulacion/ofdm_modulador/fila3/clock1
    SLICE_X55Y86         FDRE                                         r  modulacion/ofdm_modulador/fila3/bits_alm_reg[35]/C  (IS_INVERTED)
                         clock pessimism              0.187     9.965    
                         clock uncertainty           -0.035     9.929    
    SLICE_X55Y86         FDRE (Setup_fdre_C_D)        0.078    10.007    modulacion/ofdm_modulador/fila3/bits_alm_reg[35]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 modulacion/interpolador_p/start_mod_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila2/FSM_onehot_estado_actual_mapeo_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.773ns (21.941%)  route 2.750ns (78.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.736     5.257    modulacion/interpolador_p/clock1
    SLICE_X38Y100        FDRE                                         r  modulacion/interpolador_p/start_mod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     5.735 r  modulacion/interpolador_p/start_mod_reg/Q
                         net (fo=54, routed)          2.750     8.485    modulacion/ofdm_modulador/fila2/start
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.295     8.780 r  modulacion/ofdm_modulador/fila2/FSM_onehot_estado_actual_mapeo[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.780    modulacion/ofdm_modulador/fila2/FSM_onehot_estado_actual_mapeo[2]_i_1__1_n_0
    SLICE_X31Y82         FDRE                                         r  modulacion/ofdm_modulador/fila2/FSM_onehot_estado_actual_mapeo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.427     9.768    modulacion/ofdm_modulador/fila2/clock1
    SLICE_X31Y82         FDRE                                         r  modulacion/ofdm_modulador/fila2/FSM_onehot_estado_actual_mapeo_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.187     9.955    
                         clock uncertainty           -0.035     9.919    
    SLICE_X31Y82         FDRE (Setup_fdre_C_D)        0.034     9.953    modulacion/ofdm_modulador/fila2/FSM_onehot_estado_actual_mapeo_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 modulacion/interpolador_p/start_mod_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila2/estado_actual_filter_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.773ns (21.961%)  route 2.747ns (78.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.736     5.257    modulacion/interpolador_p/clock1
    SLICE_X38Y100        FDRE                                         r  modulacion/interpolador_p/start_mod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     5.735 r  modulacion/interpolador_p/start_mod_reg/Q
                         net (fo=54, routed)          2.747     8.482    modulacion/ofdm_modulador/fila2/start
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.295     8.777 r  modulacion/ofdm_modulador/fila2/estado_actual_filter_i_1__0/O
                         net (fo=1, routed)           0.000     8.777    modulacion/ofdm_modulador/fila2/estado_actual_filter_i_1__0_n_0
    SLICE_X28Y81         FDRE                                         r  modulacion/ofdm_modulador/fila2/estado_actual_filter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.427     9.768    modulacion/ofdm_modulador/fila2/clock1
    SLICE_X28Y81         FDRE                                         r  modulacion/ofdm_modulador/fila2/estado_actual_filter_reg/C  (IS_INVERTED)
                         clock pessimism              0.187     9.955    
                         clock uncertainty           -0.035     9.919    
    SLICE_X28Y81         FDRE (Setup_fdre_C_D)        0.034     9.953    modulacion/ofdm_modulador/fila2/estado_actual_filter_reg
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 modulacion/interpolador_p/start_mod_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila0/FSM_onehot_estado_actual_mapeo_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.773ns (20.300%)  route 3.035ns (79.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.736     5.257    modulacion/interpolador_p/clock1
    SLICE_X38Y100        FDRE                                         r  modulacion/interpolador_p/start_mod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     5.735 f  modulacion/interpolador_p/start_mod_reg/Q
                         net (fo=54, routed)          3.035     8.770    modulacion/ofdm_modulador/fila0/start
    SLICE_X54Y126        LUT6 (Prop_lut6_I1_O)        0.295     9.065 r  modulacion/ofdm_modulador/fila0/FSM_onehot_estado_actual_mapeo[0]_i_1/O
                         net (fo=1, routed)           0.000     9.065    modulacion/ofdm_modulador/fila0/FSM_onehot_estado_actual_mapeo[0]_i_1_n_0
    SLICE_X54Y126        FDRE                                         r  modulacion/ofdm_modulador/fila0/FSM_onehot_estado_actual_mapeo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.598     9.939    modulacion/ofdm_modulador/fila0/clock1
    SLICE_X54Y126        FDRE                                         r  modulacion/ofdm_modulador/fila0/FSM_onehot_estado_actual_mapeo_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.206    
                         clock uncertainty           -0.035    10.171    
    SLICE_X54Y126        FDRE (Setup_fdre_C_D)        0.084    10.255    modulacion/ofdm_modulador/fila0/FSM_onehot_estado_actual_mapeo_reg[0]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 modulacion/interpolador_p/start_mod_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila0/bits_alm_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.897ns (23.858%)  route 2.863ns (76.142%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 9.940 - 5.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.736     5.257    modulacion/interpolador_p/clock1
    SLICE_X38Y100        FDRE                                         r  modulacion/interpolador_p/start_mod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     5.735 r  modulacion/interpolador_p/start_mod_reg/Q
                         net (fo=54, routed)          1.850     7.586    modulacion/ofdm_modulador/fila0/start
    SLICE_X44Y130        LUT2 (Prop_lut2_I0_O)        0.295     7.881 r  modulacion/ofdm_modulador/fila0/bits_alm[33]_i_2/O
                         net (fo=34, routed)          1.012     8.893    modulacion/ofdm_modulador/fila0/bits_alm[33]_i_2_n_0
    SLICE_X55Y127        LUT6 (Prop_lut6_I1_O)        0.124     9.017 r  modulacion/ofdm_modulador/fila0/bits_alm[30]_i_1__4/O
                         net (fo=1, routed)           0.000     9.017    modulacion/ofdm_modulador/fila0/bits_alm[30]_i_1__4_n_0
    SLICE_X55Y127        FDRE                                         r  modulacion/ofdm_modulador/fila0/bits_alm_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.599     9.940    modulacion/ofdm_modulador/fila0/clock1
    SLICE_X55Y127        FDRE                                         r  modulacion/ofdm_modulador/fila0/bits_alm_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.207    
                         clock uncertainty           -0.035    10.172    
    SLICE_X55Y127        FDRE (Setup_fdre_C_D)        0.035    10.207    modulacion/ofdm_modulador/fila0/bits_alm_reg[30]
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  1.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/interpolador_p/RR3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.575%)  route 0.215ns (60.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.561     1.444    modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/aclk
    SLICE_X37Y95         FDSE                                         r  modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.215     1.801    modulacion/interpolador_p/RR3_tdata[5]
    SLICE_X32Y96         FDRE                                         r  modulacion/interpolador_p/RR3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.829     1.957    modulacion/interpolador_p/clock1
    SLICE_X32Y96         FDRE                                         r  modulacion/interpolador_p/RR3_reg[5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.066     1.774    modulacion/interpolador_p/RR3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_other_overflow.i_is_zero/CARRY_ZERO_DET/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_accum_is_overflow/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.332ns (68.261%)  route 0.154ns (31.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.565     1.448    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_other_overflow.i_is_zero/CARRY_ZERO_DET/aclk
    SLICE_X52Y99         FDRE                                         r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_other_overflow.i_is_zero/CARRY_ZERO_DET/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_other_overflow.i_is_zero/CARRY_ZERO_DET/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, routed)           0.154     1.767    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_last_overflow.g_is_zero.i_is_zero/CARRY_ZERO_DET/CARRY_IN
    SLICE_X51Y101        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.168     1.935 r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_last_overflow.g_is_zero.i_is_zero/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.000     1.935    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_accum_is_overflow/carry_1
    SLICE_X51Y101        FDRE                                         r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_accum_is_overflow/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.920     2.048    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_accum_is_overflow/aclk
    SLICE_X51Y101        FDRE                                         r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_accum_is_overflow/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism             -0.249     1.799    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.100     1.899    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_accum_is_overflow/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/interpolador_p/RI3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.185%)  route 0.238ns (62.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.557     1.440    modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/aclk
    SLICE_X36Y84         FDSE                                         r  modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDSE (Prop_fdse_C_Q)         0.141     1.581 r  modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.238     1.819    modulacion/interpolador_p/RI3_tdata[2]
    SLICE_X35Y92         FDRE                                         r  modulacion/interpolador_p/RI3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.827     1.955    modulacion/interpolador_p/clock1
    SLICE_X35Y92         FDRE                                         r  modulacion/interpolador_p/RI3_reg[2]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.075     1.781    modulacion/interpolador_p/RI3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[6].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.265ns (61.862%)  route 0.163ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.551     1.434    modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/aclk
    SLICE_X39Y71         FDRE                                         r  modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.163     1.739    modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_msb_select[4].i_msb_select/lopt_2
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.124     1.863 r  modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_msb_select[4].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.863    modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[6].i_encode_out_msb/O
    SLICE_X34Y72         FDRE                                         r  modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[6].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.815     1.943    modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[6].i_encode_out_msb/aclk
    SLICE_X34Y72         FDRE                                         r  modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[6].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism             -0.249     1.694    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.129     1.823    modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[6].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_accum/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.417%)  route 0.189ns (59.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.548     1.431    modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_accum/i_pipe/aclk
    SLICE_X36Y75         FDRE                                         r  modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_accum/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.128     1.559 r  modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_accum/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.189     1.748    modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[26]_0
    SLICE_X34Y77         FDRE                                         r  modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.815     1.943    modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/aclk
    SLICE_X34Y77         FDRE                                         r  modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.010     1.704    modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.634%)  route 0.244ns (63.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.643     1.527    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/aclk
    SLICE_X33Y106        FDRE                                         r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=1, routed)           0.244     1.912    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[2]_0
    SLICE_X40Y105        FDRE                                         r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.916     2.044    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/aclk
    SLICE_X40Y105        FDRE                                         r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X40Y105        FDRE (Hold_fdre_C_D)         0.076     1.866    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.276%)  route 0.198ns (60.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.641     1.525    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/aclk
    SLICE_X33Y111        FDRE                                         r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.128     1.653 r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]/Q
                         net (fo=1, routed)           0.198     1.851    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[15]_0
    SLICE_X40Y111        FDRE                                         r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.914     2.042    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/aclk
    SLICE_X40Y111        FDRE                                         r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X40Y111        FDRE (Hold_fdre_C_D)         0.016     1.804    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.624%)  route 0.244ns (63.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.641     1.525    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_fabric_split.i_reg/i_pipe/aclk
    SLICE_X31Y110        FDRE                                         r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.244     1.910    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_1
    SLICE_X41Y110        FDRE                                         r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.914     2.042    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/aclk
    SLICE_X41Y110        FDRE                                         r  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X41Y110        FDRE (Hold_fdre_C_D)         0.070     1.858    modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_accum/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.371ns (69.299%)  route 0.164ns (30.701%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.567     1.450    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_fabric_split.i_reg/i_pipe/aclk
    SLICE_X56Y99         FDRE                                         r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=19, routed)          0.164     1.778    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/split_output[11]
    SLICE_X56Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/opt_has_pipe.first_q[11]_i_6/O
                         net (fo=1, routed)           0.000     1.823    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[11]_0[3]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.932 r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_fabric_split.i_reg/i_pipe/O[0]
    SLICE_X56Y100        FDRE                                         r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.920     2.048    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_fabric_split.i_reg/i_pipe/aclk
    SLICE_X56Y100        FDRE                                         r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.355ns (69.377%)  route 0.157ns (30.623%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.565     1.448    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_fabric_split.i_reg/i_pipe/aclk
    SLICE_X53Y99         FDRE                                         r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.156     1.745    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_fabric_split.i_reg_n_1
    SLICE_X53Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/opt_has_pipe.first_q[9]_i_7/O
                         net (fo=1, routed)           0.000     1.790    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[11][2]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.905 r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[9]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.960    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[15]_1[0]
    SLICE_X53Y100        FDRE                                         r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.920     2.048    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_fabric_split.i_reg/i_pipe/aclk
    SLICE_X53Y100        FDRE                                         r  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.102     1.901    modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y117   cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/YES_REG.l[0].reg.s.f/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y116   cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/YES_REG.l[10].reg.s.f/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y116   cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/YES_REG.l[11].reg.s.f/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y116   cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/YES_REG.l[12].reg.s.f/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y117   cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/YES_REG.l[13].reg.s.f/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y117   cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/YES_REG.l[14].reg.s.f/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y117   cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/YES_REG.l[15].reg.s.f/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y117   cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/YES_REG.l[16].reg.s.f/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y118   cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/YES_REG.l[17].reg.s.f/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y129  cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y129  cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y129  cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114  modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y102  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_accum_sign/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114  modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114  modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y102  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y102  modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_special_case/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y102  modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y104   modulacion/ofdm_modulador/fila5/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_special_case/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y99   modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y99   modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y99   modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_special_case/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101  modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y99   modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93   modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_accum_sign/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y100  modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101  modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_special_case/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y100  modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.773ns (28.204%)  route 1.968ns (71.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.795     5.316    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.478     5.794 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.857     6.652    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.295     6.947 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          1.110     8.057    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X4Y133         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.675    15.016    cuantizador_1/cuantizador/clock
    SLICE_X4Y133         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[9]/C
                         clock pessimism              0.267    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y133         FDCE (Recov_fdce_C_CLR)     -0.405    14.843    cuantizador_1/cuantizador/binario_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.773ns (28.569%)  route 1.933ns (71.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.795     5.316    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.478     5.794 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.857     6.652    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.295     6.947 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          1.075     8.022    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X3Y133         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.676    15.017    cuantizador_1/cuantizador/clock
    SLICE_X3Y133         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[12]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y133         FDCE (Recov_fdce_C_CLR)     -0.405    14.858    cuantizador_1/cuantizador/binario_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.773ns (28.569%)  route 1.933ns (71.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.795     5.316    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.478     5.794 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.857     6.652    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.295     6.947 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          1.075     8.022    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X3Y133         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.676    15.017    cuantizador_1/cuantizador/clock
    SLICE_X3Y133         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[13]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y133         FDCE (Recov_fdce_C_CLR)     -0.405    14.858    cuantizador_1/cuantizador/binario_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/t_valid_bin_temp_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.773ns (28.569%)  route 1.933ns (71.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.795     5.316    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.478     5.794 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.857     6.652    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.295     6.947 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          1.075     8.022    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X3Y133         FDCE                                         f  cuantizador_1/cuantizador/t_valid_bin_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.676    15.017    cuantizador_1/cuantizador/clock
    SLICE_X3Y133         FDCE                                         r  cuantizador_1/cuantizador/t_valid_bin_temp_reg/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y133         FDCE (Recov_fdce_C_CLR)     -0.405    14.858    cuantizador_1/cuantizador/t_valid_bin_temp_reg
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.773ns (29.705%)  route 1.829ns (70.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.795     5.316    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.478     5.794 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.857     6.652    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.295     6.947 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.972     7.919    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X4Y132         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.674    15.015    cuantizador_1/cuantizador/clock
    SLICE_X4Y132         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[11]/C
                         clock pessimism              0.267    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y132         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    cuantizador_1/cuantizador/binario_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.773ns (29.705%)  route 1.829ns (70.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.795     5.316    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.478     5.794 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.857     6.652    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.295     6.947 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.972     7.919    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X4Y132         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.674    15.015    cuantizador_1/cuantizador/clock
    SLICE_X4Y132         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[3]/C
                         clock pessimism              0.267    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y132         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    cuantizador_1/cuantizador/binario_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.773ns (29.754%)  route 1.825ns (70.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.795     5.316    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.478     5.794 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.857     6.652    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.295     6.947 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.967     7.914    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X5Y132         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.674    15.015    cuantizador_1/cuantizador/clock
    SLICE_X5Y132         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[10]/C
                         clock pessimism              0.267    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y132         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    cuantizador_1/cuantizador/binario_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.773ns (29.754%)  route 1.825ns (70.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.795     5.316    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.478     5.794 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.857     6.652    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.295     6.947 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.967     7.914    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X5Y132         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.674    15.015    cuantizador_1/cuantizador/clock
    SLICE_X5Y132         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[7]/C
                         clock pessimism              0.267    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y132         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    cuantizador_1/cuantizador/binario_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.773ns (30.110%)  route 1.794ns (69.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.795     5.316    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.478     5.794 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.857     6.652    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.295     6.947 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.937     7.884    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X3Y132         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.675    15.016    cuantizador_1/cuantizador/clock
    SLICE_X3Y132         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[4]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y132         FDCE (Recov_fdce_C_CLR)     -0.405    14.857    cuantizador_1/cuantizador/binario_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.773ns (30.110%)  route 1.794ns (69.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.795     5.316    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.478     5.794 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.857     6.652    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.295     6.947 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.937     7.884    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X3Y132         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        1.675    15.016    cuantizador_1/cuantizador/clock
    SLICE_X3Y132         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[8]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y132         FDCE (Recov_fdce_C_CLR)     -0.405    14.857    cuantizador_1/cuantizador/binario_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  6.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.246ns (31.836%)  route 0.527ns (68.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.665     1.549    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.284     1.981    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.098     2.079 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.242     2.321    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X3Y130         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.940     2.068    cuantizador_1/cuantizador/clock
    SLICE_X3Y130         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[1]/C
                         clock pessimism             -0.503     1.565    
    SLICE_X3Y130         FDCE (Remov_fdce_C_CLR)     -0.092     1.473    cuantizador_1/cuantizador/binario_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/deci_temp_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.246ns (31.836%)  route 0.527ns (68.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.665     1.549    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.284     1.981    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.098     2.079 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.242     2.321    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X3Y130         FDCE                                         f  cuantizador_1/cuantizador/deci_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.940     2.068    cuantizador_1/cuantizador/clock
    SLICE_X3Y130         FDCE                                         r  cuantizador_1/cuantizador/deci_temp_reg/C
                         clock pessimism             -0.503     1.565    
    SLICE_X3Y130         FDCE (Remov_fdce_C_CLR)     -0.092     1.473    cuantizador_1/cuantizador/deci_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.246ns (29.312%)  route 0.593ns (70.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.665     1.549    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.284     1.981    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.098     2.079 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.309     2.388    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X5Y131         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.939     2.067    cuantizador_1/cuantizador/clock
    SLICE_X5Y131         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[2]/C
                         clock pessimism             -0.482     1.585    
    SLICE_X5Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.493    cuantizador_1/cuantizador/binario_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.246ns (29.312%)  route 0.593ns (70.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.665     1.549    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.284     1.981    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.098     2.079 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.309     2.388    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X5Y131         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.939     2.067    cuantizador_1/cuantizador/clock
    SLICE_X5Y131         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[6]/C
                         clock pessimism             -0.482     1.585    
    SLICE_X5Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.493    cuantizador_1/cuantizador/binario_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.246ns (29.161%)  route 0.598ns (70.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.665     1.549    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.284     1.981    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.098     2.079 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.313     2.392    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X4Y131         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.939     2.067    cuantizador_1/cuantizador/clock
    SLICE_X4Y131         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[5]/C
                         clock pessimism             -0.482     1.585    
    SLICE_X4Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.493    cuantizador_1/cuantizador/binario_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.426%)  route 0.590ns (70.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.665     1.549    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.284     1.981    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.098     2.079 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.306     2.385    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X3Y131         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.941     2.069    cuantizador_1/cuantizador/clock
    SLICE_X3Y131         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[0]/C
                         clock pessimism             -0.503     1.566    
    SLICE_X3Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.474    cuantizador_1/cuantizador/binario_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.246ns (27.035%)  route 0.664ns (72.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.665     1.549    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.284     1.981    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.098     2.079 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.379     2.459    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X5Y132         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.940     2.068    cuantizador_1/cuantizador/clock
    SLICE_X5Y132         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[10]/C
                         clock pessimism             -0.482     1.586    
    SLICE_X5Y132         FDCE (Remov_fdce_C_CLR)     -0.092     1.494    cuantizador_1/cuantizador/binario_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.246ns (27.035%)  route 0.664ns (72.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.665     1.549    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.284     1.981    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.098     2.079 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.379     2.459    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X5Y132         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.940     2.068    cuantizador_1/cuantizador/clock
    SLICE_X5Y132         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[7]/C
                         clock pessimism             -0.482     1.586    
    SLICE_X5Y132         FDCE (Remov_fdce_C_CLR)     -0.092     1.494    cuantizador_1/cuantizador/binario_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.246ns (26.906%)  route 0.668ns (73.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.665     1.549    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.284     1.981    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.098     2.079 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.384     2.463    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X4Y132         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.940     2.068    cuantizador_1/cuantizador/clock
    SLICE_X4Y132         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[11]/C
                         clock pessimism             -0.482     1.586    
    SLICE_X4Y132         FDCE (Remov_fdce_C_CLR)     -0.092     1.494    cuantizador_1/cuantizador/binario_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuantizador_1/cuantizador/binario_temp_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.246ns (26.906%)  route 0.668ns (73.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.665     1.549    cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y128         FDRE                                         r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.284     1.981    cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.098     2.079 f  cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.384     2.463    cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X4Y132         FDCE                                         f  cuantizador_1/cuantizador/binario_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6767, routed)        0.940     2.068    cuantizador_1/cuantizador/clock
    SLICE_X4Y132         FDCE                                         r  cuantizador_1/cuantizador/binario_temp_reg[3]/C
                         clock pessimism             -0.482     1.586    
    SLICE_X4Y132         FDCE (Remov_fdce_C_CLR)     -0.092     1.494    cuantizador_1/cuantizador/binario_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.969    





