EESchema-LIBRARY Version 2.3  Date: dom 10 abr 2011 19:23:58 ART
#encoding utf-8
#
# +3.3V
#
DEF +3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -40 30 H I C CNN
F1 "+3.3V" 0 110 30 H V C CNN
ALIAS +3,3V
DRAW
X +3.3V 1 0 0 0 U 30 30 0 0 W N
C 0 60 20 0 1 0 N
P 3 0 1 0  0 0  0 40  0 40 N
ENDDRAW
ENDDEF
#
# 1117
#
DEF 1117 U 0 30 Y Y 1 F N
F0 "U" 150 -196 50 H V C CNN
F1 "1117" 0 150 40 H V C CNN
DRAW
S 200 100 -200 -150 0 1 2 f
X GND 1 0 -250 100 U 40 40 1 1 W
X VO 2 400 50 200 L 40 40 1 1 w
X VI 3 -400 50 200 R 40 40 1 1 I
X VO 4 400 -50 200 L 40 40 1 1 w
ENDDRAW
ENDDEF
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 50 100 50 H V L CNN
F1 "C" 50 -100 50 H V L CNN
$FPLIST
 SM*
 C?
 C1-1
$ENDFPLIST
DRAW
P 2 0 1 8  -100 -30  100 -30 N
P 2 0 1 8  -100 30  100 30 N
X ~ 1 0 200 170 D 40 40 1 1 P
X ~ 2 0 -200 170 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# CP_MINI
#
DEF CP_MINI C 0 0 N N 1 F N
F0 "C" -50 40 30 V V C CNN
F1 "CP_MINI" 50 70 25 V V C CNN
DRAW
A 75 0 70 1350 -1350 0 1 0 N 25 50 25 -50
P 3 0 1 0  -50 -30  -50 -10  -50 -10 N
P 3 0 1 0  -40 -20  -60 -20  -60 -20 N
P 3 0 1 0  -25 50  -25 -50  -25 -50 N
X GND 1 100 0 95 L 25 25 1 1 P
X ~ 2 -100 0 75 R 25 25 1 1 P
ENDDRAW
ENDDEF
#
# CRYSTAL
#
DEF CRYSTAL X 0 40 N N 1 F N
F0 "X" 0 150 60 H V C CNN
F1 "CRYSTAL" 0 -150 60 H V C CNN
DRAW
P 2 0 1 16  -100 100  -100 -100 N
P 2 0 1 16  100 100  100 -100 N
P 5 0 1 12  -50 50  50 50  50 -50  -50 -50  -50 50 f
X 1 1 -300 0 200 R 40 40 1 1 P
X 2 2 300 0 200 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# DC_POWER_JACK
#
DEF DC_POWER_JACK J 0 40 Y Y 1 F N
F0 "J" -200 0 40 H V C CNN
F1 "DC_POWER_JACK" -85 175 25 H V C CNN
DRAW
A -200 100 20 901 -901 0 1 1 N -200 120 -200 80
S 50 125 25 75 0 1 1 N
S 75 150 -250 -150 0 1 1 N
P 3 0 1 0  25 -75  25 0  25 0 F
P 3 0 1 0  25 0  50 0  50 0 F
P 3 0 1 1  25 80  -200 80  -200 80 N
P 3 0 1 1  25 120  -200 120  -200 120 N
P 5 0 1 0  -150 -100  -100 -50  -50 -100  50 -100  50 -100 N
P 5 0 1 0  0 -75  25 -100  50 -75  0 -75  0 -75 F
X ~ 1 150 100 100 L 40 40 1 1 W
X ~ 2 150 -100 100 L 40 40 1 1 W
X ~ 3 150 0 100 L 40 40 1 1 W
ENDDRAW
ENDDEF
#
# GND
#
DEF ~GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 0 30 H I C CNN
F1 "GND" 0 -70 30 H I C CNN
DRAW
P 4 0 1 4  -50 0  0 -50  50 0  -50 0 N
X GND 1 0 0 0 U 30 30 1 1 W N
ENDDRAW
ENDDEF
#
# JUMPER
#
DEF JUMPER JP 0 30 Y N 1 F N
F0 "JP" 0 150 60 H V C CNN
F1 "JUMPER" 0 -80 40 H V C CNN
DRAW
A 0 -26 125 1426 373 0 1 0 N -98 50 99 50
X 1 1 -300 0 200 R 60 60 0 1 P I
X 2 2 300 0 200 L 60 60 0 1 P I
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
$FPLIST
 R?
 SM0603
 SM0805
$ENDFPLIST
DRAW
S -40 150 40 -150 0 1 8 N
X ~ 1 0 250 100 D 60 60 1 1 P
X ~ 2 0 -250 100 U 60 60 1 1 P
ENDDRAW
ENDDEF
#
# STM32F105R8T6
#
DEF STM32F105R8T6 U 0 40 Y Y 1 F N
F0 "U" -2950 3650 60 H V C CNN
F1 "STM32F105R8T6" -2650 3550 60 H V C CNN
DRAW
S -3000 3500 1900 -3500 0 1 0 N
X Vbat 1 -3300 3350 300 R 50 50 1 1 W
X PC13-TAMPER-RTC 2 -3300 3250 300 R 50 50 1 1 B
X PC14-OSC32_IN 3 -3300 3150 300 R 50 50 1 1 B C
X PC15-OSC32_OUT 4 -3300 3050 300 R 50 50 1 1 B
X PD0_OSC_IN 5 -3300 2950 300 R 50 50 1 1 B C
X PD1_OSC_OUT 6 -3300 2850 300 R 50 50 1 1 B
X NRST 7 -3300 2750 300 R 50 50 1 1 O I
X PC0/ADC12_IN0 8 -3300 2650 300 R 50 50 1 1 B
X PC1/ADC12_IN11/ETH_MII_MDC/ETH_RMII_MDC 9 -3300 2550 300 R 50 50 1 1 B
X PC2/ADC12_IN12/ETH_MII_TXD2 10 -3300 2450 300 R 50 50 1 1 B
X PA4/SPI1_NSS/DAC_OUT1/USART2_CK/ADC12_IN4 20 -3300 1300 300 R 50 50 1 1 B
X PB11/I2C2_SDA/USART3_RX/ETH_MII_TX_EN/ETH_RMII_TX_EN 30 -3300 300 300 R 50 50 1 1 B
X PC9 40 -3300 -2650 300 R 50 50 1 1 B
X PA15/SPI3_NSS/I2S3_WS/JTDI 50 -3300 -1500 300 R 50 50 1 1 B
X BOOT0 60 -3300 -500 300 R 50 50 1 1 B
X PC3/ADC12_IN13/ETH_MII_TX_CLK 11 -3300 2350 300 R 50 50 1 1 B
X PA5/SPI1_SCK/DAC_OUT2/ADC12_IN5 21 -3300 1200 300 R 50 50 1 1 B
X Vss_1 31 -3300 200 300 R 50 50 1 1 W
X PA8/USART1_CK/OTG_FS_SOF/TIM1_CH1/MCO 41 -3300 -2550 300 R 50 50 1 1 B
X PC10/UART4_TX 51 -3300 -1400 300 R 50 50 1 1 B
X PB8/TIM4_CH3/ETH_MII_TXD3 61 -3300 -400 300 R 50 50 1 1 B
X Vssa 12 -3300 2250 300 R 50 50 1 1 W
X PA6/SPI1_MISO/ADC12_IN6/TIM3_CH1 22 -3300 1100 300 R 50 50 1 1 B
X Vdd_1 32 -3300 100 300 R 50 50 1 1 W
X PA9/USART1_TX/TIM1_CH2/OTG_FS_VBUS 42 -3300 -2450 300 R 50 50 1 1 B
X PC11/UART4_RX 52 -3300 -1300 300 R 50 50 1 1 B
X PB9/TIM4_CH4 62 -3300 -300 300 R 50 50 1 1 B
X Vdda 13 -3300 2150 300 R 50 50 1 1 W
X PA7/SPI1_MOSI/ADC12_IN7/TIM3_CH2/ETH_MII_RX_DV/ETH_RMII_CRS_DV 23 -3300 1000 300 R 50 50 1 1 B
X PB12/SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/CAN2_RX/ETH_MII_TXD0/ETH_RMII_TXD0 33 -3300 -3350 300 R 50 50 1 1 B
X PA10/USART1_RX/TIM1_CH3/OTG_FS_ID 43 -3300 -2350 300 R 50 50 1 1 B
X PC12/UART5_TX 53 -3300 -1200 300 R 50 50 1 1 B
X Vss_3 63 -3300 -200 300 R 50 50 1 1 B
X PA0/USART2_CTS/ADC12_IN0/TIM2_CH1_ETR/TIM5_CH1/ETH_MII_CRS_WKUP 14 -3300 2050 300 R 50 50 1 1 B
X PC4/ADC12_IN14/ETH_MII_RXD0/ETH_RMII_RXD0 24 -3300 900 300 R 50 50 1 1 B
X PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/CAN2_TX/ETH_MII_TXD1/ETH_RMII_TXD1 34 -3300 -3250 300 R 50 50 1 1 B
X PA11/USART1_CTS/CAN1_RX/TIM1_CH4/OTG_FS_DM 44 -3300 -2250 300 R 50 50 1 1 B
X PD2/TIM3_ETR/UART5_RX 54 -3300 -1100 300 R 50 50 1 1 B
X Vdd_3 64 -3300 -100 300 R 50 50 1 1 B
X PA1/USART2_RTS/ADC12_IN1/TIM5_CH2/TIM2_CH2/ETH_MII_RX_CLK/ETH_RMII_REF_CLK 15 -3300 1950 300 R 50 50 1 1 B
X PC5/ADC12_IN15/ETH_MII_RXD1/ETH_RMII_RXD1 25 -3300 800 300 R 50 50 1 1 B
X PB14/SPI2_MISO/TIM1_CH2N/USART3_RTS 35 -3300 -3150 300 R 50 50 1 1 B
X PA12/USART1_RTS/OTG_FS_DP/CAN1_TX/TIM1_ETR 45 -3300 -2150 300 R 50 50 1 1 B
X PB3/SPI3_SCK/I2S3_CK/JTDO 55 -3300 -1000 300 R 50 50 1 1 B
X PA2/USART2_TX/TIM5_CH3/ADC12_IN2/TIM2_CH3/ETH_MII_MDIO/ETH_RMII_MDIO 16 -3300 1850 300 R 50 50 1 1 B
X PB0/ADC12_IN8/TIM3_CH3/ETH_MII_RXD2 26 -3300 700 300 R 50 50 1 1 B
X PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N 36 -3300 -3050 300 R 50 50 1 1 B
X PA13/_JTMS/SWDIO 46 -3300 -2050 300 R 50 50 1 1 B
X PB4/SPI3_MISO/NJTRST 56 -3300 -900 300 R 50 50 1 1 B
X PA3/USART2_RX/TIM5_CH4/ADC12_IN3/TIM2_CH4/ETH_MII_COL 17 -3300 1600 300 R 50 50 1 1 B
X PB1/ADC12_IN9/TIM3_CH4/ETH_MII_RXD3 27 -3300 600 300 R 50 50 1 1 B
X PC6/I2S2_MCK 37 -3300 -2950 300 R 50 50 1 1 B
X Vss_2 47 -3300 -1950 300 R 50 50 1 1 B
X PB5/I2C1_SMBA/SPI3_MOSI/ETH_MII_PPS_OUT/I2S3_SD/ETH_RMII_PPS_OUT 57 -3300 -800 300 R 50 50 1 1 B
X Vss_4 18 -3300 1500 300 R 50 50 1 1 W
X PB2/BOOT1 28 -3300 500 300 R 50 50 1 1 B
X PC7/I2S3_MCK 38 -3300 -2850 300 R 50 50 1 1 B
X Vdd_2 48 -3300 -1850 300 R 50 50 1 1 B
X PB6/I2C1_SCL/TIM4_CH1 58 -3300 -700 300 R 50 50 1 1 B
X Vdd_4 19 -3300 1400 300 R 50 50 1 1 W
X PB10/I2C2_SCL/USART3_TX/ETH_MII_RX_ER 29 -3300 400 300 R 50 50 1 1 B
X PC8 39 -3300 -2750 300 R 50 50 1 1 B
X PA14/JTCK/SWCLK 49 -3300 -1600 300 R 50 50 1 1 B
X PB7/I2C1_SDA/TIM4_CH2 59 -3300 -600 300 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# SW_PUSH
#
DEF SW_PUSH SW 0 40 N N 1 F N
F0 "SW" 150 110 50 H V C CNN
F1 "SW_PUSH" 0 -80 50 H V C CNN
DRAW
S -170 50 170 60 0 1 0 N
P 4 0 1 0  -40 60  -30 90  30 90  40 60 N
X 1 1 -300 0 200 R 60 60 0 1 P I
X 2 2 300 0 200 L 60 60 0 1 P I
ENDDRAW
ENDDEF
#
#End Library
