$date
	Wed Apr  2 09:39:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module two_stage_sync_tb $end
$var wire 1 ! signal_b $end
$var reg 1 " clk_a $end
$var reg 1 # clk_b $end
$var reg 1 $ rst_a $end
$var reg 1 % rst_b $end
$var reg 1 & signal_a $end
$scope module dut $end
$var wire 1 " clk_a $end
$var wire 1 # clk_b $end
$var wire 1 $ rst_a $end
$var wire 1 % rst_b $end
$var wire 1 & signal_a $end
$var reg 1 ' signal_a_ff $end
$var reg 1 ! signal_b $end
$var reg 1 ( sync_1 $end
$var reg 1 ) sync_2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
1%
1$
0#
0"
0!
$end
#5000
1"
#7000
1#
#10000
0"
#14000
0#
#15000
1"
#20000
0"
0$
#21000
1#
#25000
1"
#28000
0#
#30000
0"
#35000
1"
1#
#40000
0"
0%
#42000
0#
#45000
1"
#49000
1#
#50000
0"
#55000
1"
#56000
0#
#60000
0"
#63000
1#
#65000
1"
#70000
0"
0#
1&
#75000
1'
1"
#77000
1(
1#
#80000
0"
#84000
0#
#85000
1"
#90000
0"
0&
#91000
1)
1#
#95000
0'
1"
#98000
0#
#100000
0"
#105000
1!
0(
1"
1#
#110000
0"
#112000
0#
#115000
1"
#119000
0)
1#
#120000
0"
#125000
1"
#126000
0#
#130000
0"
1&
#133000
0!
1#
#135000
1'
1"
#140000
0"
0#
#145000
1"
#147000
1(
1#
#150000
0"
0&
#154000
0#
#155000
0'
1"
#160000
0"
#161000
1)
0(
1#
#165000
1"
#168000
0#
#170000
0"
#175000
1!
0)
1"
1#
#180000
0"
#182000
0#
#185000
1"
#189000
0!
1#
#190000
0"
#195000
1"
#196000
0#
#200000
0"
#203000
1#
#205000
1"
#210000
0"
0#
#215000
1"
#217000
1#
#220000
0"
#224000
0#
#225000
1"
#230000
0"
#231000
1#
#235000
1"
#238000
0#
#240000
0"
#245000
1"
1#
#250000
0"
