

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Thu Jul  4 19:02:12 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.643 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     3097|     3097|  15.485 us|  15.485 us|  3075|  3075|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_U0    |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s    |     3074|     3074|  15.370 us|  15.370 us|  3074|  3074|       no|
        |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s    |      903|      903|   4.515 us|   4.515 us|   903|   903|       no|
        |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s              |      903|      903|   4.515 us|   4.515 us|   903|   903|       no|
        |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0   |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s   |      678|      678|   3.390 us|   3.390 us|   678|   678|       no|
        |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s    |      172|      172|   0.860 us|   0.860 us|   172|   172|       no|
        |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s              |      172|      172|   0.860 us|   0.860 us|   172|   172|       no|
        |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0  |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s  |      145|      145|   0.725 us|   0.725 us|   145|   145|       no|
        |relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0   |relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s   |       19|       19|  95.000 ns|  95.000 ns|    19|    19|       no|
        |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0             |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s             |       19|       19|  95.000 ns|  95.000 ns|    19|    19|       no|
        |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0       |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s       |        8|        8|  40.000 ns|  40.000 ns|     8|     8|       no|
        |normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0   |normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s   |        1|        1|   5.000 ns|   5.000 ns|     1|     1|       no|
        |relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0   |relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s   |        1|        1|   5.000 ns|   5.000 ns|     1|     1|       no|
        |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0      |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s      |        4|        4|  20.000 ns|  20.000 ns|     4|     4|       no|
        |normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0   |normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s   |        1|        1|   5.000 ns|   5.000 ns|     1|     1|       no|
        |relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0   |relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s   |        1|        1|   5.000 ns|   5.000 ns|     1|     1|       no|
        |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0      |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s      |        5|        5|  25.000 ns|  25.000 ns|     5|     5|       no|
        |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s          |        8|        8|  40.000 ns|  40.000 ns|     8|     8|       no|
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |       40|     -|    16905|     8773|    -|
|Instance             |       10|   443|    43151|   242761|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       50|   443|    60056|   251536|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        3|    14|        6|       57|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     4|        2|       19|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+------+-------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+------+-------+-----+
    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0   |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s   |        0|  111|  8283|  42705|    0|
    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0  |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s  |        0|   25|  8882|  50755|    0|
    |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_U0    |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s    |        0|   29|  2027|   7741|    0|
    |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0       |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s       |        0|   19|  7370|  52014|    0|
    |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0      |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s      |        0|    0|  4392|  26930|    0|
    |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0      |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s      |        0|  144|  2520|  37356|    0|
    |normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0   |normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s   |        0|   42|  1096|   1648|    0|
    |normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0   |normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s   |        0|   63|  1658|   2498|    0|
    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s              |        0|    0|  1592|   2072|    0|
    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s              |        0|    0|  1494|   2070|    0|
    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0             |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s             |        0|    0|  2147|   2874|    0|
    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s    |        0|    0|   112|   1281|    0|
    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s    |        0|    0|   110|   1279|    0|
    |relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0   |relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s   |        0|    0|   155|   1867|    0|
    |relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0   |relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s   |        0|    0|   256|   3160|    0|
    |relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0   |relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s   |        0|    0|   388|   4788|    0|
    |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s          |       10|   10|   669|   1723|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                                    |                                                                        |       10|  443| 43151| 242761|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+------+----+-----+------+------+---------+
    |      Name     | BRAM_18K|  FF  | LUT| URAM| Depth| Bits | Size:D*B|
    +---------------+---------+------+----+-----+------+------+---------+
    |layer10_out_U  |        0|  1552|   0|    -|    16|   384|     6144|
    |layer12_out_U  |        0|   784|   0|    -|    16|   144|     2304|
    |layer13_out_U  |        0|  1547|   0|    -|     4|   384|     1536|
    |layer15_out_U  |        0|  2058|   0|    -|     1|   672|      672|
    |layer17_out_U  |        0|  2058|   0|    -|     1|   672|      672|
    |layer18_out_U  |        0|   516|   0|    -|     1|   252|      252|
    |layer19_out_U  |        0|  2058|   0|    -|     1|  1024|     1024|
    |layer21_out_U  |        0|  2058|   0|    -|     1|  1024|     1024|
    |layer22_out_U  |        0|  1028|   0|    -|     1|   384|      384|
    |layer23_out_U  |        0|   516|   0|    -|     1|   160|      160|
    |layer2_out_U   |        8|   543|   0|    -|   900|   256|   230400|
    |layer4_out_U   |        4|   287|   0|    -|   900|    96|    86400|
    |layer5_out_U   |        8|   541|   0|    -|   225|   256|    57600|
    |layer6_out_U   |        8|   541|   0|    -|   169|   256|    43264|
    |layer8_out_U   |        4|   284|   0|    -|   169|    96|    16224|
    |layer9_out_U   |        8|   534|   0|    -|    36|   256|     9216|
    +---------------+---------+------+----+-----+------+------+---------+
    |Total          |       40| 16905|   0|    0|  2442|  6316|   457276|
    +---------------+---------+------+----+-----+------+------+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|input_r_dout     |   in|   48|     ap_fifo|       input_r|       pointer|
|input_r_empty_n  |   in|    1|     ap_fifo|       input_r|       pointer|
|input_r_read     |  out|    1|     ap_fifo|       input_r|       pointer|
|output_r_din     |  out|  160|     ap_fifo|      output_r|       pointer|
|output_r_full_n  |   in|    1|     ap_fifo|      output_r|       pointer|
|output_r_write   |  out|    1|     ap_fifo|      output_r|       pointer|
|ap_clk           |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|     myproject|  return value|
+-----------------+-----+-----+------------+--------------+--------------+

