

================================================================
== Vivado HLS Report for 'conv3x3_bn_act_DSPop_3'
================================================================
* Date:           Tue May 10 21:16:32 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                    |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |convDSPOpt_1_U0     |convDSPOpt_1     |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |conv3padding717_U0  |conv3padding717  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        0|      -|      10|     88|    -|
|Instance         |       14|     13|    2973|   4314|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       14|     13|    2984|   4417|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      3|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+------+------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+-----------------+---------+-------+------+------+-----+
    |conv3padding717_U0  |conv3padding717  |        2|      1|   463|  1094|    0|
    |convDSPOpt_1_U0     |convDSPOpt_1     |       12|     12|  2510|  3220|    0|
    +--------------------+-----------------+---------+-------+------+------+-----+
    |Total               |                 |       14|     13|  2973|  4314|    0|
    +--------------------+-----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |padding_out_V_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |reps_c_i_U         |        0|  5|   0|    -|     2|   32|       64|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0| 10|   0|    0|     4|   64|      128|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ap_idle           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done      |    and   |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|   6|           3|           3|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_start         |  in |    1| ap_ctrl_hs | conv3x3_bn_act_DSPop.3 | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | conv3x3_bn_act_DSPop.3 | return value |
|start_out        | out |    1| ap_ctrl_hs | conv3x3_bn_act_DSPop.3 | return value |
|start_write      | out |    1| ap_ctrl_hs | conv3x3_bn_act_DSPop.3 | return value |
|ap_clk           |  in |    1| ap_ctrl_hs | conv3x3_bn_act_DSPop.3 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | conv3x3_bn_act_DSPop.3 | return value |
|ap_done          | out |    1| ap_ctrl_hs | conv3x3_bn_act_DSPop.3 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | conv3x3_bn_act_DSPop.3 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | conv3x3_bn_act_DSPop.3 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | conv3x3_bn_act_DSPop.3 | return value |
|in_V_V_dout      |  in |   16|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n   |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read      | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din      | out |   16|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |          reps          |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |          reps          |    pointer   |
|reps_read        | out |    1|   ap_fifo  |          reps          |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |        reps_out        |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |        reps_out        |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |        reps_out        |    pointer   |
+-----------------+-----+-----+------------+------------------------+--------------+

