# ğŸ“ RISC-V Processor Projects

Dá»± Ã¡n nÃ y lÃ  má»™t **bá»™ sÆ°u táº­p cÃ¡c bá»™ xá»­ lÃ½ RISC-V** Ä‘Æ°á»£c viáº¿t báº±ng **Verilog HDL** (ngÃ´n ngá»¯ mÃ´ táº£ pháº§n cá»©ng). NÃ³ bao gá»“m **2 kiáº¿n trÃºc khÃ¡c nhau** Ä‘á»ƒ minh há»a cÃ¡c cÃ¡ch thiáº¿t káº¿ bá»™ xá»­ lÃ½.

---

## ğŸ“– Giá»›i Thiá»‡u

### Dá»± Ã¡n lÃ  gÃ¬?
Dá»± Ã¡n nÃ y cung cáº¥p 2 triá»ƒn khai khÃ¡c nhau cá»§a bá»™ xá»­ lÃ½ RISC-V (Reduced Instruction Set Computer - Vietnam):
- **RISC-V 5-stage Pipeline**: Kiáº¿n trÃºc hiá»‡u suáº¥t cao vá»›i pipeline 5 giai Ä‘oáº¡n
- **Single-Cycle RISC-V**: Kiáº¿n trÃºc Ä‘Æ¡n giáº£n vá»›i 1 chu ká»³/lá»‡nh

### DÃ¹ng Ä‘á»ƒ lÃ m gÃ¬?
- ğŸ“š **Má»¥c Ä‘Ã­ch giÃ¡o dá»¥c**: Há»c thiáº¿t káº¿ CPU tá»« cáº¥p Ä‘á»™ pháº§n cá»©ng
- âš–ï¸ **So sÃ¡nh hiá»‡u suáº¥t**: Giá»¯a kiáº¿n trÃºc pipeline (hiá»‡u suáº¥t cao) vs single-cycle (Ä‘Æ¡n giáº£n)
- ğŸ§ª **MÃ´ phá»ng thá»±c táº¿**: Sá»­ dá»¥ng Quartus (cÃ´ng cá»¥ thiáº¿t káº¿ FPGA) vÃ  ModelSim
- ğŸ”§ **Há»c RISC-V ISA**: Táº­p há»£p lá»‡nh open-source

---

## ğŸ“ Cáº¥u TrÃºc Tá»•ng Quan

```
RISC-V_Processor/
â”œâ”€â”€ RISC-V-5-stage-Pipeline-main/      (Kiáº¿n trÃºc Pipeline 5 giai Ä‘oáº¡n)
â”‚   â”œâ”€â”€ core.v                         (Module chÃ­nh káº¿t ná»‘i cÃ¡c stage)
â”‚   â”œâ”€â”€ fetch.v                        (Giai Ä‘oáº¡n 1: Láº¥y lá»‡nh)
â”‚   â”œâ”€â”€ decode.v                       (Giai Ä‘oáº¡n 2: Giáº£i mÃ£ lá»‡nh)
â”‚   â”œâ”€â”€ execute.v                      (Giai Ä‘oáº¡n 3: Thá»±c hiá»‡n phÃ©p toÃ¡n)
â”‚   â”œâ”€â”€ memory.v                       (Giai Ä‘oáº¡n 4: Truy cáº­p bá»™ nhá»›)
â”‚   â”œâ”€â”€ hazard_unit.v                  (Xá»­ lÃ½ xung Ä‘á»™t dá»¯ liá»‡u)
â”‚   â”œâ”€â”€ imem.v                         (Bá»™ nhá»› chÆ°Æ¡ng trÃ¬nh)
â”‚   â”œâ”€â”€ data_memory.v                  (Bá»™ nhá»› dá»¯ liá»‡u)
â”‚   â”œâ”€â”€ RISCV_Pipeline.v               (Top-level module)
â”‚   â”œâ”€â”€ tb_pipeline_automated.v        (Testbench tá»± Ä‘á»™ng)
â”‚   â”œâ”€â”€ tb_riscv.v                     (Testbench cÆ¡ báº£n)
â”‚   â”œâ”€â”€ tb_bubble_sort.v               (Testbench sáº¯p xáº¿p)
â”‚   â”œâ”€â”€ RISCV_Pipeline.qsf/.qpf        (Cáº¥u hÃ¬nh Quartus)
â”‚   â”œâ”€â”€ RISCV_5stage_pipeline.mpf      (Cáº¥u hÃ¬nh ModelSim)
â”‚   â””â”€â”€ db/                            (CÆ¡ sá»Ÿ dá»¯ liá»‡u biÃªn dá»‹ch)
â”‚
â””â”€â”€ Single-Cycle-RISC-V-Processor-main/  (Kiáº¿n trÃºc Single-Cycle)
    â”œâ”€â”€ control_unit.v                 (Táº¡o tÃ­n hiá»‡u Ä‘iá»u khiá»ƒn)
    â”œâ”€â”€ datapath.v                     (ÄÆ°á»ng dá»¯ liá»‡u chÃ­nh)
    â”œâ”€â”€ register_file.v                (32 thanh ghi)
    â”œâ”€â”€ data_memory.v                  (Bá»™ nhá»› dá»¯ liá»‡u)
    â”œâ”€â”€ imem.v                         (Bá»™ nhá»› chÆ°Æ¡ng trÃ¬nh)
    â”œâ”€â”€ riscv.v                        (Module top-level)
    â”œâ”€â”€ Single_cycle_RISCV.v           (Wrapper)
    â”œâ”€â”€ tb_control_unit.v              (Testbench control unit)
    â”œâ”€â”€ tb_datapath.v                  (Testbench datapath)
    â”œâ”€â”€ tb_data_memory.v               (Testbench data memory)
    â”œâ”€â”€ tb_imem.v                      (Testbench instruction memory)
    â””â”€â”€ tb_register_file.v             (Testbench register file)
```

---

## ğŸ—ï¸ Kiáº¿n TrÃºc 1: RISC-V 5-stage Pipeline

### SÆ¡ Ä‘á»“ Pipeline 5 Giai Äoáº¡n

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ FETCH   â”‚ â†’  â”‚ DECODE  â”‚ â†’  â”‚ EXECUTE â”‚ â†’  â”‚ MEMORY  â”‚ â†’  â”‚ WRITE-BACK â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
 (Stage 1)     (Stage 2)       (Stage 3)      (Stage 4)       (Stage 5)
```

### CÃ¡c Giai Äoáº¡n Chi Tiáº¿t

#### **1ï¸âƒ£ FETCH (fetch.v)**
- Láº¥y lá»‡nh tá»« bá»™ nhá»› chÆ°Æ¡ng trÃ¬nh (Instruction Memory)
- TÃ­nh toÃ¡n Ä‘á»‹a chá»‰ PC (Program Counter) tiáº¿p theo
- Há»— trá»£ jump/branch thÃ´ng qua `pcselE` vÃ  `pcTargetE`
- Quáº£n lÃ½ stall vÃ  flush cho hazard handling

#### **2ï¸âƒ£ DECODE (decode.v)**
- Giáº£i mÃ£ lá»‡nh RISC-V Ä‘á»ƒ láº¥y opcode, registers, immediate values
- Äá»c dá»¯ liá»‡u tá»« 2 thanh ghi (rs1, rs2)
- Táº¡o cÃ¡c tÃ­n hiá»‡u Ä‘iá»u khiá»ƒn cho cÃ¡c stage tiáº¿p theo

#### **3ï¸âƒ£ EXECUTE (execute.v)**
- Thá»±c hiá»‡n phÃ©p toÃ¡n ALU (Add, Sub, AND, OR, XOR, SLT, v.v.)
- TÃ­nh toÃ¡n Ä‘á»‹a chá»‰ branch/jump
- Xá»­ lÃ½ forwarding Ä‘á»ƒ giáº£i quyáº¿t data hazards
- Táº¡o cÃ¡c flag: branch taken, comparison results

#### **4ï¸âƒ£ MEMORY (memory.v)**
- Truy cáº­p bá»™ nhá»› dá»¯ liá»‡u (load/store)
- Há»— trá»£ cÃ¡c kÃ­ch thÆ°á»›c khÃ¡c nhau: byte, halfword, word
- Äá»c/ghi dá»¯ liá»‡u tá»«/vÃ o data_memory.v

#### **5ï¸âƒ£ WRITE-BACK**
- Ghi káº¿t quáº£ vÃ o thanh ghi Ä‘Ã­ch (rd)
- CÃ³ thá»ƒ lÃ : ALU result, memory data, PC+4 (cho link registers)

### Module Há»— Trá»£

#### **hazard_unit.v** - Xá»­ LÃ½ Xung Äá»™t
- **Hazard lÃ  gÃ¬?** Khi lá»‡nh tiáº¿p theo phá»¥ thuá»™c vÃ o káº¿t quáº£ cá»§a lá»‡nh trÆ°á»›c
- **Giáº£i phÃ¡p**:
  - **Forwarding/Bypassing**: ÄÆ°a dá»¯ liá»‡u tá»« stage sau trá»Ÿ láº¡i stage EXECUTE
  - **Stalling**: Dá»«ng pipeline cho Ä‘áº¿n khi dá»¯ liá»‡u sáºµn sÃ ng
  - **Flushing**: Loáº¡i bá» lá»‡nh trong pipeline khi cÃ³ branch

#### **imem.v** - Instruction Memory
- Bá»™ nhá»› chá»‰ Ä‘á»c chá»©a cÃ¡c lá»‡nh RISC-V
- Truyá»n lá»‡nh theo Ä‘á»‹a chá»‰ PC

#### **data_memory.v** - Data Memory
- Bá»™ nhá»› Ä‘á»c/ghi cho dá»¯ liá»‡u
- Hoáº¡t Ä‘á»™ng Ä‘á»“ng bá»™ vá»›i clock

### Æ¯u Äiá»ƒm Pipeline
âœ… **ThÃ´ng lÆ°á»£ng cao**: 3-5 lá»‡nh/chu ká»³  
âœ… **Hiá»‡u suáº¥t tá»‘t**: Xá»­ lÃ½ lá»‡nh song song  
âœ… **SÃ¡t vá»›i CPU thá»±c**: Pháº§n lá»›n CPU hiá»‡n Ä‘áº¡i dÃ¹ng kiáº¿n trÃºc nÃ y

### NhÆ°á»£c Äiá»ƒm
âŒ **Phá»©c táº¡p**: Pháº£i xá»­ lÃ½ hazards  
âŒ **Chi phÃ­ Ä‘iá»u khiá»ƒn**: Hazard unit, forwarding logic  
âŒ **Äá»™ trá»… lá»‡nh**: ~5 chu ká»³ cho 1 lá»‡nh hoÃ n táº¥t

---

## ğŸ”„ Kiáº¿n TrÃºc 2: Single-Cycle RISC-V

### SÆ¡ Äá»“ Single-Cycle

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ FETCH â†’ DECODE â†’ EXECUTE â†’ MEMORY â†’ WRITE-BACK   â”‚  (1 chu ká»³)
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### CÃ¡ch Hoáº¡t Äá»™ng
- **Má»—i lá»‡nh** máº¥t **1 chu ká»³ clock** Ä‘á»ƒ hoÃ n táº¥t tá»« fetch Ä‘áº¿n write-back
- KhÃ´ng cÃ³ pipeline â†’ khÃ´ng cÃ³ hazards
- Tá»«ng lá»‡nh Ä‘Æ°á»£c xá»­ lÃ½ **tuáº§n tá»± hoÃ n toÃ n**

### CÃ¡c Module ChÃ­nh

#### **control_unit.v**
- Giáº£i mÃ£ opcode/funct3/funct7 tá»« lá»‡nh
- Táº¡o ra cÃ¡c tÃ­n hiá»‡u Ä‘iá»u khiá»ƒn: `regwen`, `memrw`, `alusel`, `immsel`, v.v.
- Quyáº¿t Ä‘á»‹nh: register write enable, memory write, ALU operation, v.v.

#### **datapath.v**
- **ÄÆ°á»ng dá»¯ liá»‡u chÃ­nh** cá»§a bá»™ xá»­ lÃ½
- Gá»“m:
  - Program Counter (PC)
  - Register File (32 thanh ghi)
  - ALU (arithmetic logic unit)
  - Immediate Value Extender (má»Ÿ rá»™ng immediate)
  - Multiplexers (chá»n nguá»“n dá»¯ liá»‡u)
  - Branch/comparison logic

#### **register_file.v**
- 32 thanh ghi RISC-V (x0-x31)
- x0 luÃ´n = 0
- Äá»c 2 thanh ghi song song
- Ghi 1 thanh ghi má»—i chu ká»³

#### **imem.v & data_memory.v**
- TÆ°Æ¡ng tá»± pipeline version
- Bá»™ nhá»› chÆ°Æ¡ng trÃ¬nh vÃ  bá»™ nhá»› dá»¯ liá»‡u

#### **riscv.v**
- Module top-level
- Káº¿t ná»‘i `control_unit` + `datapath`

### Æ¯u Äiá»ƒm Single-Cycle
âœ… **ÄÆ¡n giáº£n**: Dá»… hiá»ƒu logic  
âœ… **KhÃ´ng hazards**: KhÃ´ng cáº§n xá»­ lÃ½ xung Ä‘á»™t  
âœ… **Dá»… debug**: Control flow rÃµ rÃ ng  
âœ… **Tá»‘t cho há»c táº­p**: Ná»n táº£ng Ä‘á»ƒ hiá»ƒu CPU

### NhÆ°á»£c Äiá»ƒm
âŒ **Hiá»‡u suáº¥t tháº¥p**: 1 lá»‡nh/chu ká»³  
âŒ **Chu ká»³ dÃ i**: Pháº£i chá» táº¥t cáº£ stage hoÃ n táº¥t  
âŒ **LÃ£ng phÃ­**: Nhiá»u pháº§n tá»­ khÃ´ng hoáº¡t Ä‘á»™ng khi Ä‘ang á»Ÿ stage khÃ¡c

---

## ğŸ“Š Báº£ng So SÃ¡nh

| TiÃªu ChÃ­ | Pipeline (5-stage) | Single-Cycle |
|----------|-------------------|--------------|
| **ThÃ´ng lÆ°á»£ng** | 3-5 lá»‡nh/chu ká»³ | 1 lá»‡nh/chu ká»³ |
| **Äá»™ phá»©c táº¡p** | Cao (hazard unit) | Tháº¥p |
| **Äá»™ trá»…/lá»‡nh** | ~5 chu ká»³ | ~1 chu ká»³ |
| **Xung Ä‘á»™t dá»¯ liá»‡u** | CÃ³ (cáº§n xá»­ lÃ½) | KhÃ´ng |
| **KhÃ³ Ä‘á»™ há»c táº­p** | KhÃ³ | Dá»… |
| **SÃ¡t vá»›i CPU thá»±c** | Ráº¥t sÃ¡t | KhÃ´ng sÃ¡t |
| **Giai Ä‘oáº¡n riÃªng** | CÃ³ | KhÃ´ng |
| **Forwarding logic** | Cáº§n thiáº¿t | KhÃ´ng cáº§n |

---

## ğŸ§ª Testbench (Bá»™ Kiá»ƒm Tra)

### Pipeline Version

#### **tb_pipeline_automated.v**
- Kiá»ƒm tra tá»± Ä‘á»™ng cÃ¡c lá»‡nh RISC-V
- Kiá»ƒm tra pipeline hoáº¡t Ä‘á»™ng Ä‘Ãºng
- Kiá»ƒm tra hazard detection

#### **tb_riscv.v**
- Testbench cÆ¡ báº£n
- Lá»‡nh máº«u Ä‘á»ƒ kiá»ƒm tra

#### **tb_bubble_sort.v**
- Testbench thá»±c táº¿: **Thuáº­t toÃ¡n sáº¯p xáº¿p Bubble Sort**
- Kiá»ƒm tra pipeline vá»›i chÆ°Æ¡ng trÃ¬nh phá»©c táº¡p hÆ¡n
- Sá»­ dá»¥ng cÃ¡c lá»‡nh: load, store, branch, ALU operations

### Single-Cycle Version

#### **tb_control_unit.v**
- Kiá»ƒm tra viá»‡c giáº£i mÃ£ lá»‡nh
- Kiá»ƒm tra tÃ­n hiá»‡u Ä‘iá»u khiá»ƒn Ä‘Æ°á»£c táº¡o Ä‘Ãºng

#### **tb_datapath.v**
- Kiá»ƒm tra Ä‘Æ°á»ng dá»¯ liá»‡u
- Kiá»ƒm tra PC, ALU, register operations

#### **tb_data_memory.v & tb_imem.v**
- Kiá»ƒm tra bá»™ nhá»› dá»¯ liá»‡u
- Kiá»ƒm tra bá»™ nhá»› chÆ°Æ¡ng trÃ¬nh

#### **tb_register_file.v**
- Kiá»ƒm tra Ä‘á»c/ghi thanh ghi

---

## ğŸ”§ CÃ´ng Cá»¥ & CÃ´ng Nghá»‡

- **Verilog HDL**: NgÃ´n ngá»¯ mÃ´ táº£ pháº§n cá»©ng
- **Quartus Prime**: IDE thiáº¿t káº¿ FPGA cá»§a Intel/Altera
- **ModelSim**: CÃ´ng cá»¥ mÃ´ phá»ng Verilog
- **RISC-V ISA**: Táº­p há»£p lá»‡nh (Open-source ISA)

### File Cáº¥u HÃ¬nh
- **RISCV_Pipeline.qsf/.qpf**: Cáº¥u hÃ¬nh Quartus (Ä‘á»‘i vá»›i pipeline)
- **RISCV_5stage_pipeline.mpf**: Cáº¥u hÃ¬nh ModelSim
- **db/**: CÆ¡ sá»Ÿ dá»¯ liá»‡u biÃªn dá»‹ch Quartus
- **vsim.wlf**: Tá»‡p sÃ³ng (waveform) tá»« mÃ´ phá»ng

---

## ğŸ“š Lá»‡nh RISC-V ÄÆ°á»£c Há»— Trá»£

### CÃ¡c Loáº¡i Lá»‡nh
- **R-type**: ToÃ¡n há»c vÃ  logic (ADD, SUB, AND, OR, XOR, SLT)
- **I-type**: ToÃ¡n há»c ngay láº­p tá»©c (ADDI, ANDI, ORI)
- **Load/Store**: LW, SW (load/store word)
- **Branch**: BEQ, BNE, BLT, BGE
- **Jump**: JAL, JALR

### VÃ­ Dá»¥ Lá»‡nh
```
ADD x1, x2, x3      # x1 = x2 + x3
ADDI x1, x1, 100    # x1 = x1 + 100
LW x1, 0(x2)        # x1 = memory[x2 + 0]
SW x1, 0(x2)        # memory[x2] = x1
BEQ x1, x2, label   # if (x1 == x2) jump
JAL x1, func        # x1 = PC+4; jump to func
```

---

## ğŸš€ CÃ¡ch Sá»­ Dá»¥ng

### Cháº¡y MÃ´ Phá»ng vá»›i ModelSim

#### Pipeline Version
```bash
cd RISC-V-5-stage-Pipeline-main
# Má»Ÿ ModelSim
vsim -do "do simulate.do"
# Hoáº·c táº¡o file do vÃ  run
```

#### Single-Cycle Version
```bash
cd Single-Cycle-RISC-V-Processor-main
# Cháº¡y testbench
vsim tb_riscv
```

### BiÃªn Dá»‹ch vá»›i Quartus
```bash
quartus_sh -t RISCV_Pipeline.qsf
```

---

## ğŸ“– HÃ nh TrÃ¬nh Há»c Táº­p

1. **Báº¯t Ä‘áº§u**: NghiÃªn cá»©u Single-Cycle version Ä‘á»ƒ hiá»ƒu cÆ¡ báº£n
2. **Tiáº¿n bá»™**: TÃ¬m hiá»ƒu tá»«ng module: control unit, datapath, register file
3. **NÃ¢ng cao**: Chuyá»ƒn sang Pipeline version
4. **ChuyÃªn sÃ¢u**: Hiá»ƒu hazard detection, forwarding, stalling
5. **Thá»±c hÃ nh**: Cháº¡y testbench, quan sÃ¡t waveform trong ModelSim

---

## ğŸ¯ Má»¥c TiÃªu Há»c Táº­p

- âœ… Hiá»ƒu cÃ¡ch bá»™ xá»­ lÃ½ láº¥y, giáº£i mÃ£, thá»±c hiá»‡n lá»‡nh
- âœ… Hiá»ƒu sá»± khÃ¡c biá»‡t giá»¯a kiáº¿n trÃºc Ä‘Æ¡n chu ká»³ vs pipeline
- âœ… Há»c cÃ¡ch xá»­ lÃ½ data hazards
- âœ… Hiá»ƒu forwarding, stalling, flushing
- âœ… LÃ m quen vá»›i thiáº¿t káº¿ FPGA vÃ  Verilog HDL
- âœ… Há»c RISC-V Instruction Set Architecture

---

## ğŸ“ Ghi ChÃº

- Cáº£ hai dá»± Ã¡n Ä‘á»u cÃ³ thá»ƒ cháº¡y mÃ´ phá»ng trÃªn ModelSim
- Dá»± Ã¡n Pipeline cÃ³ thá»ƒ Ä‘Æ°á»£c láº­p trÃ¬nh lÃªn FPGA thÃ´ng qua Quartus
- CÃ¡c testbench cung cáº¥p cÃ¡c vÃ­ dá»¥ tá»‘t Ä‘á»ƒ báº¯t Ä‘áº§u
- Khuyáº¿n nghá»‹: báº¯t Ä‘áº§u tá»« Single-Cycle rá»“i chuyá»ƒn sang Pipeline

---

## ğŸ“§ LiÃªn Há»‡ & Há»— Trá»£

Äá»ƒ hiá»ƒu rÃµ hÆ¡n tá»«ng module, tham kháº£o cÃ¡c tá»‡p Verilog trá»±c tiáº¿p hoáº·c cháº¡y mÃ´ phá»ng vÃ  quan sÃ¡t waveform.

---

**ChÃºc báº¡n há»c táº­p vui váº» vá»›i RISC-V! ğŸš€**
