// Seed: 587723618
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    output wor id_8,
    output wire id_9,
    output tri0 id_10,
    input wand id_11
);
  assign id_6 = "" == -1;
  assign id_6 = 1;
  assign id_10 = id_4;
  assign module_1.id_9 = 0;
  logic id_13;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd67,
    parameter id_6 = 32'd5
) (
    input supply0 _id_0,
    input wor id_1,
    input tri0 id_2,
    output uwire id_3,
    output wand id_4,
    input wand id_5,
    input wire _id_6,
    output supply0 id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri0 id_10
);
  logic id_12[id_0 : id_6];
  wor id_13 = id_10 == 1'd0;
  assign id_12 = id_13;
  assign id_3  = id_12;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_10,
      id_8,
      id_8,
      id_10,
      id_3,
      id_8,
      id_9,
      id_4,
      id_9,
      id_8
  );
  supply1 id_14 = -1'd0;
  assign id_3 = id_14;
endmodule
