//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_avg_pool2d_7 // -- Begin function triton_poi_fused_avg_pool2d_7
                                        // @triton_poi_fused_avg_pool2d_7
.visible .entry triton_poi_fused_avg_pool2d_7(
	.param .u64 .ptr .global .align 1 triton_poi_fused_avg_pool2d_7_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_avg_pool2d_7_param_1,
	.param .u32 triton_poi_fused_avg_pool2d_7_param_2
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<48>;
	.reg .b32 	%r<96>;
	.reg .f32 	%f<36>;
	.reg .b64 	%rd<22>;
	.loc	1 19 0                          // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:19:0

// %bb.0:
	ld.param.u64 	%rd11, [triton_poi_fused_avg_pool2d_7_param_0];
	ld.param.u64 	%rd12, [triton_poi_fused_avg_pool2d_7_param_1];
$L__tmp0:
	.loc	1 21 28                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:21:33
	shl.b32 	%r46, %r1, 8;
	.loc	1 22 36                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:22:36
	mov.u32 	%r47, %tid.x;
	shl.b32 	%r48, %r47, 1;
	and.b32  	%r49, %r48, 254;
	.loc	1 22 23                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:22:23
	or.b32  	%r50, %r46, %r49;
	.loc	1 23 21                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:23:21
	setp.lt.s32 	%p28, %r50, 256;
	.loc	1 38 39                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:38:39
	add.s32 	%r51, %r50, -20;
	.loc	1 38 31                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:38:31
	mul.wide.s32 	%rd13, %r51, 4;
	add.s64 	%rd1, %rd11, %rd13;
	.loc	1 44 39                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:44:39
	add.s32 	%r52, %r50, -16;
	.loc	1 44 31                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:44:31
	mul.wide.s32 	%rd14, %r52, 4;
	add.s64 	%rd2, %rd11, %rd14;
	.loc	1 51 39                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:51:39
	add.s32 	%r53, %r50, -12;
	.loc	1 51 31                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:51:31
	mul.wide.s32 	%rd15, %r53, 4;
	add.s64 	%rd3, %rd11, %rd15;
	.loc	1 58 38                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:58:38
	add.s32 	%r54, %r50, -4;
	.loc	1 58 31                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:58:31
	mul.wide.s32 	%rd16, %r54, 4;
	add.s64 	%rd4, %rd11, %rd16;
	.loc	1 61 31                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:61:31
	mul.wide.s32 	%rd17, %r50, 4;
	add.s64 	%rd5, %rd11, %rd17;
	.loc	1 64 35                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:64:35
	add.s32 	%r55, %r50, 4;
	.loc	1 64 31                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:64:31
	mul.wide.s32 	%rd18, %r55, 4;
	add.s64 	%rd6, %rd11, %rd18;
	.loc	1 71 36                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:71:36
	add.s32 	%r56, %r50, 12;
	.loc	1 71 31                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:71:31
	mul.wide.s32 	%rd19, %r56, 4;
	add.s64 	%rd7, %rd11, %rd19;
	.loc	1 74 36                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:74:36
	add.s32 	%r57, %r50, 16;
	.loc	1 74 31                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:74:31
	mul.wide.s32 	%rd20, %r57, 4;
	add.s64 	%rd8, %rd11, %rd20;
	.loc	1 77 36                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:77:36
	add.s32 	%r58, %r50, 20;
	.loc	1 77 31                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:77:31
	mul.wide.s32 	%rd21, %r58, 4;
	add.s64 	%rd9, %rd11, %rd21;
	.loc	1 24 21                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:24:21
	bfe.s32 	%r59, %r1, 23, 1;
	shr.u32 	%r60, %r59, 28;
	add.s32 	%r61, %r50, %r60;
	shr.s32 	%r62, %r61, 4;
	shr.u32 	%r63, %r59, 30;
	add.s32 	%r64, %r50, %r63;
	shr.s32 	%r65, %r64, 2;
	.loc	1 24 27                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:24:27
	shr.u32 	%r66, %r65, 30;
	add.s32 	%r67, %r65, %r66;
	and.b32  	%r68, %r67, -4;
	sub.s32 	%r69, %r65, %r68;
	shr.u32 	%r70, %r62, 30;
	add.s32 	%r71, %r62, %r70;
	and.b32  	%r72, %r71, -4;
	sub.s32 	%r73, %r62, %r72;
	.loc	1 29 19                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:29:19
	setp.gt.s32 	%p29, %r73, 0;
	.loc	1 34 19                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:34:19
	setp.gt.s32 	%p30, %r69, 0;
	.loc	1 37 19                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:37:19
	and.pred  	%p31, %p29, %p30;
	.loc	1 38 52                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:38:52
	and.pred  	%p1, %p28, %p31;
	mov.b32 	%r4, 0;
	.loc	1 38 44                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:38:44
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r4;
	@!%p1 mov.u32 %r3, %r4;
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	.loc	1 40 21                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:40:21
	setp.gt.s32 	%p32, %r69, -1;
	.loc	1 43 19                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:43:19
	and.pred  	%p33, %p29, %p32;
	.loc	1 44 52                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:44:52
	and.pred  	%p4, %p28, %p33;
	.loc	1 44 44                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:44:44
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p4 ld.global.v2.b32 { %r6, %r7 }, [ %rd2 + 0 ];
	@!%p4 mov.u32 %r6, %r4;
	@!%p4 mov.u32 %r7, %r4;
	// end inline asm
	mov.b32 	%f3, %r6;
	mov.b32 	%f4, %r7;
	.loc	1 45 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:45:20
	add.f32 	%f5, %f1, %f3;
	add.f32 	%f6, %f2, %f4;
	.loc	1 49 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:49:20
	add.s32 	%r74, %r69, 1;
	setp.lt.u32 	%p34, %r74, 4;
	.loc	1 50 19                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:50:19
	and.pred  	%p35, %p29, %p34;
	.loc	1 51 52                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:51:52
	and.pred  	%p7, %p28, %p35;
	.loc	1 51 44                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:51:44
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p7 ld.global.v2.b32 { %r10, %r11 }, [ %rd3 + 0 ];
	@!%p7 mov.u32 %r10, %r4;
	@!%p7 mov.u32 %r11, %r4;
	// end inline asm
	mov.b32 	%f7, %r10;
	mov.b32 	%f8, %r11;
	.loc	1 52 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:52:20
	add.f32 	%f9, %f5, %f7;
	add.f32 	%f10, %f6, %f8;
	.loc	1 54 21                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:54:21
	setp.gt.s32 	%p36, %r73, -1;
	.loc	1 57 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:57:20
	and.pred  	%p37, %p36, %p30;
	.loc	1 58 51                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:58:51
	and.pred  	%p10, %p28, %p37;
	.loc	1 58 43                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:58:43
	// begin inline asm
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p10 ld.global.v2.b32 { %r14, %r15 }, [ %rd4 + 0 ];
	@!%p10 mov.u32 %r14, %r4;
	@!%p10 mov.u32 %r15, %r4;
	// end inline asm
	mov.b32 	%f11, %r14;
	mov.b32 	%f12, %r15;
	.loc	1 59 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:59:20
	add.f32 	%f13, %f9, %f11;
	add.f32 	%f14, %f10, %f12;
	.loc	1 60 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:60:20
	or.b32  	%r75, %r73, %r69;
	setp.gt.s32 	%p38, %r75, -1;
	.loc	1 61 44                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:61:44
	and.pred  	%p13, %p28, %p38;
	.loc	1 61 36                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:61:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	mov.u32 %r19, 0x0;
	@%p13 ld.global.v2.b32 { %r18, %r19 }, [ %rd5 + 0 ];
	@!%p13 mov.u32 %r18, %r4;
	@!%p13 mov.u32 %r19, %r4;
	// end inline asm
	mov.b32 	%f15, %r18;
	mov.b32 	%f16, %r19;
	.loc	1 62 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:62:20
	add.f32 	%f17, %f13, %f15;
	add.f32 	%f18, %f14, %f16;
	.loc	1 63 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:63:20
	and.pred  	%p39, %p36, %p34;
	.loc	1 64 48                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:64:48
	and.pred  	%p16, %p28, %p39;
	.loc	1 64 40                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:64:40
	// begin inline asm
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p16 ld.global.v2.b32 { %r22, %r23 }, [ %rd6 + 0 ];
	@!%p16 mov.u32 %r22, %r4;
	@!%p16 mov.u32 %r23, %r4;
	// end inline asm
	mov.b32 	%f19, %r22;
	mov.b32 	%f20, %r23;
	.loc	1 65 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:65:20
	add.f32 	%f21, %f17, %f19;
	add.f32 	%f22, %f18, %f20;
	.loc	1 69 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:69:20
	add.s32 	%r76, %r73, 1;
	setp.lt.u32 	%p40, %r76, 4;
	.loc	1 70 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:70:20
	and.pred  	%p41, %p30, %p40;
	.loc	1 71 49                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:71:49
	and.pred  	%p19, %p28, %p41;
	.loc	1 71 41                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:71:41
	// begin inline asm
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	@%p19 ld.global.v2.b32 { %r26, %r27 }, [ %rd7 + 0 ];
	@!%p19 mov.u32 %r26, %r4;
	@!%p19 mov.u32 %r27, %r4;
	// end inline asm
	mov.b32 	%f23, %r26;
	mov.b32 	%f24, %r27;
	.loc	1 72 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:72:20
	add.f32 	%f25, %f21, %f23;
	add.f32 	%f26, %f22, %f24;
	.loc	1 73 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:73:20
	and.pred  	%p42, %p32, %p40;
	.loc	1 74 49                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:74:49
	and.pred  	%p22, %p28, %p42;
	.loc	1 74 41                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:74:41
	// begin inline asm
	mov.u32 %r30, 0x0;
	mov.u32 %r31, 0x0;
	@%p22 ld.global.v2.b32 { %r30, %r31 }, [ %rd8 + 0 ];
	@!%p22 mov.u32 %r30, %r4;
	@!%p22 mov.u32 %r31, %r4;
	// end inline asm
	mov.b32 	%f27, %r30;
	mov.b32 	%f28, %r31;
	.loc	1 75 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:75:20
	add.f32 	%f29, %f25, %f27;
	add.f32 	%f30, %f26, %f28;
	.loc	1 76 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:76:20
	or.b32  	%r77, %r76, %r74;
	setp.lt.u32 	%p43, %r77, 4;
	.loc	1 77 49                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:77:49
	and.pred  	%p25, %p28, %p43;
	.loc	1 77 41                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:77:41
	// begin inline asm
	mov.u32 %r34, 0x0;
	mov.u32 %r35, 0x0;
	@%p25 ld.global.v2.b32 { %r34, %r35 }, [ %rd9 + 0 ];
	@!%p25 mov.u32 %r34, %r4;
	@!%p25 mov.u32 %r35, %r4;
	// end inline asm
	mov.b32 	%f31, %r34;
	mov.b32 	%f32, %r35;
	.loc	1 78 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:78:20
	add.f32 	%f33, %f29, %f31;
	add.f32 	%f34, %f30, %f32;
	.loc	1 79 43                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:43
	mul.lo.s32 	%r78, %r69, %r73;
	.loc	1 79 124                        // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:124
	add.s32 	%r79, %r73, 2;
	add.s32 	%r80, %r69, 2;
	.loc	1 79 120                        // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:120
	setp.gt.s32 	%p44, %r73, 2;
	setp.gt.s32 	%p45, %r69, 2;
	.loc	1 79 112                        // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:112
	selp.b32 	%r81, 5, 0, %p45;
	selp.b32 	%r82, 5, 0, %p44;
	.loc	1 79 155                        // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:155
	setp.lt.s32 	%p46, %r73, 3;
	setp.lt.s32 	%p47, %r69, 3;
	.loc	1 79 143                        // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:143
	selp.b32 	%r83, %r80, 0, %p47;
	selp.b32 	%r84, %r79, 0, %p46;
	.loc	1 79 131                        // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:131
	add.s32 	%r85, %r82, %r84;
	add.s32 	%r86, %r81, %r83;
	.loc	1 79 231                        // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:231
	mul.lo.s32 	%r87, %r86, %r73;
	mad.lo.s32 	%r88, %r85, %r69, %r87;
	.loc	1 79 40                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:40
	add.s32 	%r89, %r73, %r69;
	sub.s32 	%r90, %r78, %r89;
	add.s32 	%r91, %r90, %r86;
	.loc	1 79 48                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:48
	add.s32 	%r92, %r91, %r85;
	.loc	1 79 231                        // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:231
	add.s32 	%r93, %r92, 1;
	.loc	1 79 299                        // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:299
	mad.lo.s32 	%r94, %r86, %r85, %r93;
	.loc	1 79 357                        // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:79:357
	sub.s32 	%r95, %r94, %r88;
	.loc	1 80 20                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:80:20
	cvt.rn.f32.s32 	%f35, %r95;
	mov.b32 	%r40, %f35;
	mov.b32 	%r39, %f33;
	// begin inline asm
	div.full.f32 %r44, %r39, %r40;
	// end inline asm
	mov.b32 	%r42, %f34;
	// begin inline asm
	div.full.f32 %r45, %r42, %r40;
	// end inline asm
	.loc	1 81 25                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:81:25
	add.s64 	%rd10, %rd12, %rd17;
	.loc	1 81 37                         // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:81:37
	// begin inline asm
	@%p28 st.global.v2.b32 [ %rd10 + 0 ], { %r44, %r45 };
	// end inline asm
	.loc	1 81 4                          // cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py:81:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/il/cilagps4lp43slppaqpuel7ga4uqx3nztlxjcraf425eghih7p5i.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 105
.b8 108
.b8 97
.b8 103
.b8 112
.b8 115
.b8 52
.b8 108
.b8 112
.b8 52
.b8 51
.b8 115
.b8 108
.b8 112
.b8 112
.b8 97
.b8 113
.b8 112
.b8 117
.b8 101
.b8 108
.b8 55
.b8 103
.b8 97
.b8 52
.b8 117
.b8 113
.b8 120
.b8 51
.b8 110
.b8 122
.b8 116
.b8 108
.b8 120
.b8 106
.b8 99
.b8 114
.b8 97
.b8 102
.b8 52
.b8 50
.b8 53
.b8 101
.b8 103
.b8 104
.b8 105
.b8 104
.b8 55
.b8 112
.b8 53
.b8 105
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 105
.b8 108
.b8 0
	}
	.section	.debug_macinfo	{	}
