C 400 -100 "FPGA_PG" 425 -100 0 1 28 0 L
X "VHDL_MODE" "in" 400 -100 0.00 0.00 10 0 0 0 0 0 0 0 0
X "VHDL_SCALAR_TYPE" "std_logic" 422 -114 0.00 0.00 20 0 0 0 0 0 0 0 126
X "PIN_TEXT" "FPGA_PG" 340 -114 0.00 0.00 28 0 0 2 0 0 1 0 1
C 450 50 "POWER<5..0>" 475 50 0 1 33 0 L
X "VHDL_VECTOR_TYPE" "std_logic_vector" 532 750 90.00 0.00 20 0 0 0 0 0 0 0 126
X "VHDL_MODE" "inout" 491 750 90.00 0.00 20 0 0 0 0 0 0 0 126
X "PIN_TEXT" "POWER<5..0>" 375 50 0.00 0.00 33 0 0 2 0 0 1 0 32
L 400 150 400 -200 -1 0
L -450 150 400 150 -1 0
L -450 -200 400 -200 -1 0
L -450 150 -450 -200 -1 0
L 450 50 400 50 -1 16
L 375 -75 350 -100 -1 0
L 400 -75 375 -75 -1 0
L 350 -100 375 -125 -1 0
L 375 -125 400 -125 -1 0
L -400 0 -425 25 -1 0
L -425 -25 -400 0 -1 0
P "$LOCATION" "02. POWER" -450 153 0.00 0.00 50 0 0 0 0 0 0 0 0
P "LIBRARY1" "ieee" 186 385 0.00 0.00 20 0 0 0 0 0 0 0 72
P "USE1" "ieee.std_logic_1164.all" 186 364 0.00 0.00 20 0 0 0 0 0 0 0 72
P "USE2" "work.all" 186 344 0.00 0.00 20 0 0 0 0 0 0 0 72
P "BLOCK" "TRUE" -25 323 0.00 0.00 20 0 0 1 0 0 0 0 72
