:TIMINGPATHSTART:
:SOURCE:u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
:DESTINATION:u_HDL_Subsystem/tapped_delay_reg_reg[5][21]
:DATAPATHDELAY:11.623
:CLOCKPATHDELAY:0.973
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
0.477999999999998
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.752
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.295
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.650
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.520
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4
0.460
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8
0.430
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7
0.513
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_30
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_30
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29
0.376
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_26
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_26
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_16
0.618
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_16
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_12
0.449
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_12
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_5
0.449
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_5
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1
0.376
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1
0.337
u_HDL_Subsystem/tapped_delay_reg_reg[5][21]
0.536
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
:DESTINATION:u_HDL_Subsystem/tapped_delay_reg_reg[5][23]
:DATAPATHDELAY:11.612
:CLOCKPATHDELAY:0.973
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
0.477999999999998
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.752
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.295
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.650
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.520
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4
0.460
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8
0.430
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7
0.513
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_30
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_30
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29
0.376
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_26
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_26
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_16
0.618
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_16
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_12
0.449
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_12
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_5
0.449
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_5
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1
0.376
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1
0.331
u_HDL_Subsystem/tapped_delay_reg_reg[5][23]
0.531
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
:DESTINATION:u_HDL_Subsystem/tapped_delay_reg_reg[5][17]
:DATAPATHDELAY:11.506
:CLOCKPATHDELAY:0.973
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]
0.47799999999999976
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.752
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0
0.295
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.650
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry
0.520
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4
0.117
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5_i_12
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5_i_12
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_4
0.460
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_4
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_8
0.430
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_8
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6
0.513
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][11]_i_30
0.636
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][11]_i_30
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][11]_i_29
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][11]_i_29
0.376
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29
0.331
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_19
0.618
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_19
0.307
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_14
0.449
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_14
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][15]_i_6
0.449
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][15]_i_6
0.124
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][15]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][15]_i_1
0.376
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1
0.000
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1
0.337
u_HDL_Subsystem/tapped_delay_reg_reg[5][17]
0.536
u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1
0.331
u_HDL_Subsystem/tapped_delay_reg_reg[5][23]
0.531
:DATAPATHEND:
:TIMINGPATHEND:
