verilog work "netgen/par/myVGA_timesim.v"
verilog work "myVGA_test.v"
