;redcode
;assert 1
	SPL 0, <405
	CMP -207, <-100
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ 0, 190
	CMP -507, <-120
	CMP -507, <-120
	SPL 0, 190
	CMP <0, @2
	SUB <0, @2
	JMN 460, #2
	MOV -507, <-120
	SLT 210, 60
	CMP @-127, -100
	JMN <6, #52
	JMN 210, @32
	JMN 210, 30
	CMP -207, <-100
	ADD #0, @0
	JMZ 160, 200
	SPL 0, <405
	DJN 160, 200
	CMP <0, @2
	ADD 210, 60
	JMN <116, 20
	JMN <116, 20
	MOV #-0, 9
	MOV @6, @52
	SUB @6, @52
	DJN 160, 205
	CMP @-127, -100
	SUB <0, @2
	MOV @6, @52
	SUB @-127, -100
	SUB @820, @102
	ADD 210, 30
	SPL -507, @-120
	ADD #116, 20
	SPL 0, 190
	JMN <116, 20
	ADD #16, 20
	MOV 0, -5
	JMP -0, @20
	SUB <0, @2
	SLT #16, 20
	SPL 0, <405
	CMP <0, @2
	SPL 0, <405
	ADD #16, 20
	MOV -1, <-20
