# FIFO_CDC
FIFO Asynchronous Clock Domain Corssing Register

This Project is for **Simulation**.

Changelog
------------------------------------------------
------------------------------------------------

29/12/2021 update `FIFO.v`

29/12/2021 update `Tb_FIFO.V`

29/12/2021 update `Address_Pointer.V`

29/12/2021 add data type **reg** at `D_Flipflop.v`

29/12/2021 create `Flag_Full.v`

29/12/2021 create `Flag_Empty.v`

29/12/2021 create `Address_Pointer.v`

------------------------------------------------

28/12/2021 create`Tb_FIFO.v`

28/12/2021 create`Synchronizer.v`

28/12/2021 create`D_Flipflop.v`

28/12/2021 create`Dual_Port_Ram.v`

28/12/2021 create repo
