Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 04:09:35 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree/post_imp_drc.rpt
| Design       : mode4_adder_tree
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: mode4_adder_tree
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 25
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 24         |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net add0_stage0/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__6_n_0 is a gated clock net sourced by a combinational pin add0_stage0/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__6/O, cell add0_stage0/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net add0_stage0/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__6_n_0 is a gated clock net sourced by a combinational pin add0_stage0/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__6/O, cell add0_stage0/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net add0_stage0/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__6_n_0 is a gated clock net sourced by a combinational pin add0_stage0/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__6/O, cell add0_stage0/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net add0_stage1/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__5_n_0 is a gated clock net sourced by a combinational pin add0_stage1/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__5/O, cell add0_stage1/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net add0_stage1/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__5_n_0 is a gated clock net sourced by a combinational pin add0_stage1/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__5/O, cell add0_stage1/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net add0_stage1/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__5_n_0 is a gated clock net sourced by a combinational pin add0_stage1/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__5/O, cell add0_stage1/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net add0_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__3_n_0 is a gated clock net sourced by a combinational pin add0_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__3/O, cell add0_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net add0_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__3_n_0 is a gated clock net sourced by a combinational pin add0_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__3/O, cell add0_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net add0_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__3_n_0 is a gated clock net sourced by a combinational pin add0_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__3/O, cell add0_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net add0_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2_n_0 is a gated clock net sourced by a combinational pin add0_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2/O, cell add0_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net add0_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1_n_0 is a gated clock net sourced by a combinational pin add0_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1/O, cell add0_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net add0_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin add0_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2/O, cell add0_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net add1_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__4_n_0 is a gated clock net sourced by a combinational pin add1_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__4/O, cell add1_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net add1_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__4_n_0 is a gated clock net sourced by a combinational pin add1_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__4/O, cell add1_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net add1_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__4_n_0 is a gated clock net sourced by a combinational pin add1_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__4/O, cell add1_stage2/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net add1_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__0_n_0 is a gated clock net sourced by a combinational pin add1_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__0/O, cell add1_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net add1_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__0_n_0 is a gated clock net sourced by a combinational pin add1_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__0/O, cell add1_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net add1_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__0_n_0 is a gated clock net sourced by a combinational pin add1_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__0/O, cell add1_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net add2_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__1_n_0 is a gated clock net sourced by a combinational pin add2_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__1/O, cell add2_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net add2_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__1_n_0 is a gated clock net sourced by a combinational pin add2_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__1/O, cell add2_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net add2_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__1_n_0 is a gated clock net sourced by a combinational pin add2_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__1/O, cell add2_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net add3_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__2_n_0 is a gated clock net sourced by a combinational pin add3_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__2/O, cell add3_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net add3_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__2_n_0 is a gated clock net sourced by a combinational pin add3_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__2/O, cell add3_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net add3_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__2_n_0 is a gated clock net sourced by a combinational pin add3_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__2/O, cell add3_stage3/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


