Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne12.ecn.purdue.edu, pid 5977
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/ns_m_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/ns_m_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e496d5c0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4977630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e497f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e498a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4992630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e491b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4924630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e492d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4937630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e493f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4949630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4951630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e48db630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e48e3630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e48ed630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e48f6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e48ff630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4908630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4910630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e489a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e48a2630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e48ad630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e48b5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e48c0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e48c8630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e48d2630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e485a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4864630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e486d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4875630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e487f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4887630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4891630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4819630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4822630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e482c630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4835630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e483e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4847630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4851630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e47d9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e47e3630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e47ec630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e47f5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e47fe630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4807630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4810630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4799630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e47a2630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e47ac630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e47b5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e47be630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e47c7630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e47d0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4759630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4762630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e476b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4774630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e477d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4785630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e478f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4797630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e4720630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe4e472b630>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4734320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4734d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e473d7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4746278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4746cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e474f748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46d91d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46d9c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46e06a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46e8128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46e8b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46f35f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46fa080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46faac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4703550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4703f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e470ea20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e47164a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4716ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e469e978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46a6400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46a6e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46b28d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46ba358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46bada0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46c1828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46cc2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46cccf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46d5780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e465f208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e465fc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46666d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4670160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4670ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4679630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46810b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4681b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e468b588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e468bfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4696a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e461d4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e461df28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46269b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4630438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4630e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4636908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4641390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4641dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e464b860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e46522e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4652d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e45db7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e45e5240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e45e5c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e45ee710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e45f9198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e45f9be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e45ff668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e45fffd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e56b7ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e460f550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e460ff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e4599a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe4e45a24a8>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45a2dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45aa048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45aa278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45aa4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45aa6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45aa908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45aab38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45aad68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45aaf98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45b6208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45b6438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45b6668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45b6898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45b6ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45b6cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe4e45b6f28>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fe4e4568e48>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fe4e45724a8>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33549369055500 because a thread reached the max instruction count
