{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 12:57:48 2017 " "Info: Processing started: Fri Sep 22 12:57:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off D -c D --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off D -c D --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst9 " "Warning: Node \"inst9\" is a latch" {  } { { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CLK " "Info: Assuming node \"CLK\" is a latch enable. Will not compute fmax for this pin." {  } { { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 136 24 192 152 "CLK" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst9 D CLK 5.004 ns register " "Info: tsu for register \"inst9\" (data pin = \"D\", clock pin = \"CLK\") is 5.004 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.083 ns + Longest pin register " "Info: + Longest pin to register delay is 6.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns D 1 PIN PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'D'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 64 232 24 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.526 ns) + CELL(0.258 ns) 6.083 ns inst9 2 REG LC_X1_Y2_N2 2 " "Info: 2: + IC(4.526 ns) + CELL(0.258 ns) = 6.083 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.784 ns" { D inst9 } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.557 ns ( 25.60 % ) " "Info: Total cell delay = 1.557 ns ( 25.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.526 ns ( 74.40 % ) " "Info: Total interconnect delay = 4.526 ns ( 74.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { D inst9 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { D {} D~out0 {} inst9 {} } { 0.000ns 0.000ns 4.526ns } { 0.000ns 1.299ns 0.258ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.007 ns + " "Info: + Micro setup delay of destination is 1.007 ns" {  } { { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.086 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 136 24 192 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.101 ns) 2.086 ns inst9 2 REG LC_X1_Y2_N2 2 " "Info: 2: + IC(0.686 ns) + CELL(0.101 ns) = 2.086 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { CLK inst9 } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 67.11 % ) " "Info: Total cell delay = 1.400 ns ( 67.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.686 ns ( 32.89 % ) " "Info: Total interconnect delay = 0.686 ns ( 32.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { CLK inst9 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.086 ns" { CLK {} CLK~out0 {} inst9 {} } { 0.000ns 0.000ns 0.686ns } { 0.000ns 1.299ns 0.101ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { D inst9 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { D {} D~out0 {} inst9 {} } { 0.000ns 0.000ns 4.526ns } { 0.000ns 1.299ns 0.258ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { CLK inst9 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.086 ns" { CLK {} CLK~out0 {} inst9 {} } { 0.000ns 0.000ns 0.686ns } { 0.000ns 1.299ns 0.101ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK nQ inst9 5.887 ns register " "Info: tco from clock \"CLK\" to destination pin \"nQ\" through register \"inst9\" is 5.887 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.086 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 136 24 192 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.101 ns) 2.086 ns inst9 2 REG LC_X1_Y2_N2 2 " "Info: 2: + IC(0.686 ns) + CELL(0.101 ns) = 2.086 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { CLK inst9 } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 67.11 % ) " "Info: Total cell delay = 1.400 ns ( 67.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.686 ns ( 32.89 % ) " "Info: Total interconnect delay = 0.686 ns ( 32.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { CLK inst9 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.086 ns" { CLK {} CLK~out0 {} inst9 {} } { 0.000ns 0.000ns 0.686ns } { 0.000ns 1.299ns 0.101ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.801 ns + Longest register pin " "Info: + Longest register to pin delay is 3.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst9 1 REG LC_X1_Y2_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.258 ns) 0.655 ns inst10~0 2 COMB LC_X1_Y2_N4 1 " "Info: 2: + IC(0.397 ns) + CELL(0.258 ns) = 0.655 ns; Loc. = LC_X1_Y2_N4; Fanout = 1; COMB Node = 'inst10~0'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { inst9 inst10~0 } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 104 480 544 152 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.879 ns) 3.801 ns nQ 3 PIN PIN_25 0 " "Info: 3: + IC(1.267 ns) + CELL(1.879 ns) = 3.801 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'nQ'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { inst10~0 nQ } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 120 632 808 136 "nQ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.137 ns ( 56.22 % ) " "Info: Total cell delay = 2.137 ns ( 56.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.664 ns ( 43.78 % ) " "Info: Total interconnect delay = 1.664 ns ( 43.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { inst9 inst10~0 nQ } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { inst9 {} inst10~0 {} nQ {} } { 0.000ns 0.397ns 1.267ns } { 0.000ns 0.258ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { CLK inst9 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.086 ns" { CLK {} CLK~out0 {} inst9 {} } { 0.000ns 0.000ns 0.686ns } { 0.000ns 1.299ns 0.101ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { inst9 inst10~0 nQ } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { inst9 {} inst10~0 {} nQ {} } { 0.000ns 0.397ns 1.267ns } { 0.000ns 0.258ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "D nQ 9.480 ns Longest " "Info: Longest tpd from source pin \"D\" to destination pin \"nQ\" is 9.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns D 1 PIN PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'D'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 64 232 24 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.522 ns) 6.334 ns inst10~0 2 COMB LC_X1_Y2_N4 1 " "Info: 2: + IC(4.513 ns) + CELL(0.522 ns) = 6.334 ns; Loc. = LC_X1_Y2_N4; Fanout = 1; COMB Node = 'inst10~0'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.035 ns" { D inst10~0 } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 104 480 544 152 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.879 ns) 9.480 ns nQ 3 PIN PIN_25 0 " "Info: 3: + IC(1.267 ns) + CELL(1.879 ns) = 9.480 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'nQ'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { inst10~0 nQ } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 120 632 808 136 "nQ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.700 ns ( 39.03 % ) " "Info: Total cell delay = 3.700 ns ( 39.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.780 ns ( 60.97 % ) " "Info: Total interconnect delay = 5.780 ns ( 60.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.480 ns" { D inst10~0 nQ } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.480 ns" { D {} D~out0 {} inst10~0 {} nQ {} } { 0.000ns 0.000ns 4.513ns 1.267ns } { 0.000ns 1.299ns 0.522ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst9 D CLK -3.997 ns register " "Info: th for register \"inst9\" (data pin = \"D\", clock pin = \"CLK\") is -3.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.086 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 136 24 192 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.101 ns) 2.086 ns inst9 2 REG LC_X1_Y2_N2 2 " "Info: 2: + IC(0.686 ns) + CELL(0.101 ns) = 2.086 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { CLK inst9 } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 67.11 % ) " "Info: Total cell delay = 1.400 ns ( 67.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.686 ns ( 32.89 % ) " "Info: Total interconnect delay = 0.686 ns ( 32.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { CLK inst9 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.086 ns" { CLK {} CLK~out0 {} inst9 {} } { 0.000ns 0.000ns 0.686ns } { 0.000ns 1.299ns 0.101ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.083 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns D 1 PIN PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'D'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 64 232 24 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.526 ns) + CELL(0.258 ns) 6.083 ns inst9 2 REG LC_X1_Y2_N2 2 " "Info: 2: + IC(4.526 ns) + CELL(0.258 ns) = 6.083 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.784 ns" { D inst9 } "NODE_NAME" } } { "D.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/D/D.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.557 ns ( 25.60 % ) " "Info: Total cell delay = 1.557 ns ( 25.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.526 ns ( 74.40 % ) " "Info: Total interconnect delay = 4.526 ns ( 74.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { D inst9 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { D {} D~out0 {} inst9 {} } { 0.000ns 0.000ns 4.526ns } { 0.000ns 1.299ns 0.258ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { CLK inst9 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.086 ns" { CLK {} CLK~out0 {} inst9 {} } { 0.000ns 0.000ns 0.686ns } { 0.000ns 1.299ns 0.101ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { D inst9 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { D {} D~out0 {} inst9 {} } { 0.000ns 0.000ns 4.526ns } { 0.000ns 1.299ns 0.258ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 12:57:48 2017 " "Info: Processing ended: Fri Sep 22 12:57:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
