# Reading pref.tcl
# do full_adder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:50 on Jun 06,2025
# vcom -reportprogress 300 -93 -work work C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture synth of full_adder
# End time: 13:59:50 on Jun 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/test_bench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:50 on Jun 06,2025
# vcom -reportprogress 300 -93 -work work C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/test_bench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity test_bench
# -- Compiling architecture sim of test_bench
# End time: 13:59:50 on Jun 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  test_bench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" test_bench 
# Start time: 13:59:50 on Jun 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.test_bench(sim)
# Loading work.full_adder(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: NO ERRORS -- tests completed successfully
#    Time: 80 ns  Iteration: 0  Instance: /test_bench
# End time: 14:00:07 on Jun 06,2025, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
