design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
pwm_v2_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/1f29/hdl/pwm_v2_0_S00_AXI.vhd,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
pwm_v2_0.vhd,vhdl,xil_defaultlib,../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/1f29/hdl/pwm_v2_0.vhd,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_pwm_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_pwm_0_0/sim/design_1_pwm_0_0.vhd,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
pmod_rotary.vhdl,vhdl,xil_defaultlib,../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/47bf/src/pmod_rotary.vhdl,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
encoder_v2_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
encoder_v2_0.vhd,vhdl,xil_defaultlib,../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/47bf/hdl/encoder_v2_0.vhd,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_encoder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_encoder_0_0/sim/design_1_encoder_0_0.vhd,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_rst_processing_system7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/sim/design_1_rst_processing_system7_0_100M_0.vhd,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/hdl/design_1.vhd,incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../motor_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
