/****************************************************************************
 *     Broadcom Proprietary and Confidential. (c)1999-2015 Broadcom. All rights reserved.
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Sun Sep 13 00:02:46 2015
 *                 Full Compile MD5 Checksum  4ef8f493ec8bf2fe573a771dded36c82
 *                     (minus title and desc)
 *                 MD5 Checksum               cafac1d7381ee8a3c786e7b8a6781da4
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     167
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_V3D_MMUC_H__
#define BCHP_V3D_MMUC_H__

/***************************************************************************
 *V3D_MMUC - V3D MMU Cache Control Registers
 ***************************************************************************/
#define BCHP_V3D_MMUC_CONTROL                    0x21201000 /* [RW] Control Register */
#define BCHP_V3D_MMUC_MISSES                     0x21201004 /* [RO] Cache Miss Counter */
#define BCHP_V3D_MMUC_RWSTALLS                   0x21201008 /* [RO] Replace Way stalls counter */
#define BCHP_V3D_MMUC_NISTALLS                   0x2120100c /* [RO] No ID stalls counter */
#define BCHP_V3D_MMUC_QFSTALLS                   0x21201010 /* [RO] Queue Full stalls counter */
#define BCHP_V3D_MMUC_HITS                       0x21201014 /* [RO] Hit Counter */
#define BCHP_V3D_MMUC_HCSTALL                    0x21201018 /* [RO] Hit Counter Stalls */
#define BCHP_V3D_MMUC_TRWCSTALLS                 0x2120101c /* [RO] Tag RW conflict stall counter */
#define BCHP_V3D_MMUC_ARBCTRL                    0x21201020 /* [RW] arbiter control */

/***************************************************************************
 *CONTROL - Control Register
 ***************************************************************************/
/* V3D_MMUC :: CONTROL :: reserved0 [31:06] */
#define BCHP_V3D_MMUC_CONTROL_reserved0_MASK                       0xffffffc0
#define BCHP_V3D_MMUC_CONTROL_reserved0_SHIFT                      6

/* V3D_MMUC :: CONTROL :: CACHE_SIZE [05:04] */
#define BCHP_V3D_MMUC_CONTROL_CACHE_SIZE_MASK                      0x00000030
#define BCHP_V3D_MMUC_CONTROL_CACHE_SIZE_SHIFT                     4

/* V3D_MMUC :: CONTROL :: CLEAR_STATS [03:03] */
#define BCHP_V3D_MMUC_CONTROL_CLEAR_STATS_MASK                     0x00000008
#define BCHP_V3D_MMUC_CONTROL_CLEAR_STATS_SHIFT                    3

/* V3D_MMUC :: CONTROL :: FLUSHING [02:02] */
#define BCHP_V3D_MMUC_CONTROL_FLUSHING_MASK                        0x00000004
#define BCHP_V3D_MMUC_CONTROL_FLUSHING_SHIFT                       2

/* V3D_MMUC :: CONTROL :: FLUSH [01:01] */
#define BCHP_V3D_MMUC_CONTROL_FLUSH_MASK                           0x00000002
#define BCHP_V3D_MMUC_CONTROL_FLUSH_SHIFT                          1

/* V3D_MMUC :: CONTROL :: ENABLE [00:00] */
#define BCHP_V3D_MMUC_CONTROL_ENABLE_MASK                          0x00000001
#define BCHP_V3D_MMUC_CONTROL_ENABLE_SHIFT                         0

/***************************************************************************
 *MISSES - Cache Miss Counter
 ***************************************************************************/
/* V3D_MMUC :: MISSES :: COUNT [31:00] */
#define BCHP_V3D_MMUC_MISSES_COUNT_MASK                            0xffffffff
#define BCHP_V3D_MMUC_MISSES_COUNT_SHIFT                           0

/***************************************************************************
 *RWSTALLS - Replace Way stalls counter
 ***************************************************************************/
/* V3D_MMUC :: RWSTALLS :: COUNT [31:00] */
#define BCHP_V3D_MMUC_RWSTALLS_COUNT_MASK                          0xffffffff
#define BCHP_V3D_MMUC_RWSTALLS_COUNT_SHIFT                         0

/***************************************************************************
 *NISTALLS - No ID stalls counter
 ***************************************************************************/
/* V3D_MMUC :: NISTALLS :: COUNT [31:00] */
#define BCHP_V3D_MMUC_NISTALLS_COUNT_MASK                          0xffffffff
#define BCHP_V3D_MMUC_NISTALLS_COUNT_SHIFT                         0

/***************************************************************************
 *QFSTALLS - Queue Full stalls counter
 ***************************************************************************/
/* V3D_MMUC :: QFSTALLS :: COUNT [31:00] */
#define BCHP_V3D_MMUC_QFSTALLS_COUNT_MASK                          0xffffffff
#define BCHP_V3D_MMUC_QFSTALLS_COUNT_SHIFT                         0

/***************************************************************************
 *HITS - Hit Counter
 ***************************************************************************/
/* V3D_MMUC :: HITS :: COUNT [31:00] */
#define BCHP_V3D_MMUC_HITS_COUNT_MASK                              0xffffffff
#define BCHP_V3D_MMUC_HITS_COUNT_SHIFT                             0

/***************************************************************************
 *HCSTALL - Hit Counter Stalls
 ***************************************************************************/
/* V3D_MMUC :: HCSTALL :: COUNT [31:00] */
#define BCHP_V3D_MMUC_HCSTALL_COUNT_MASK                           0xffffffff
#define BCHP_V3D_MMUC_HCSTALL_COUNT_SHIFT                          0

/***************************************************************************
 *TRWCSTALLS - Tag RW conflict stall counter
 ***************************************************************************/
/* V3D_MMUC :: TRWCSTALLS :: COUNT [31:00] */
#define BCHP_V3D_MMUC_TRWCSTALLS_COUNT_MASK                        0xffffffff
#define BCHP_V3D_MMUC_TRWCSTALLS_COUNT_SHIFT                       0

/***************************************************************************
 *ARBCTRL - arbiter control
 ***************************************************************************/
/* V3D_MMUC :: ARBCTRL :: reserved0 [31:25] */
#define BCHP_V3D_MMUC_ARBCTRL_reserved0_MASK                       0xfe000000
#define BCHP_V3D_MMUC_ARBCTRL_reserved0_SHIFT                      25

/* V3D_MMUC :: ARBCTRL :: PAGE_MATCH [24:24] */
#define BCHP_V3D_MMUC_ARBCTRL_PAGE_MATCH_MASK                      0x01000000
#define BCHP_V3D_MMUC_ARBCTRL_PAGE_MATCH_SHIFT                     24

/* V3D_MMUC :: ARBCTRL :: CHANNEL_INHIBIT [23:08] */
#define BCHP_V3D_MMUC_ARBCTRL_CHANNEL_INHIBIT_MASK                 0x00ffff00
#define BCHP_V3D_MMUC_ARBCTRL_CHANNEL_INHIBIT_SHIFT                8
#define BCHP_V3D_MMUC_ARBCTRL_CHANNEL_INHIBIT_DEFAULT              0x00000000

/* V3D_MMUC :: ARBCTRL :: ALGORITHM [07:05] */
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_MASK                       0x000000e0
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_SHIFT                      5
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_DEFAULT                    0x00000000
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_PRIORITY                   0
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_ROUND_ROBIN                1
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_TOP_VALID                  2
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_CREDIT                     4
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_HYBRID                     5

/* V3D_MMUC :: ARBCTRL :: THRESHOLD [04:03] */
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_MASK                       0x00000018
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_SHIFT                      3
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_DEFAULT                    0x00000000
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_Priority_12                0
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_Priority_13                1
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_Priority_14                2
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_Priority_15                3

/* V3D_MMUC :: ARBCTRL :: reserved1 [02:02] */
#define BCHP_V3D_MMUC_ARBCTRL_reserved1_MASK                       0x00000004
#define BCHP_V3D_MMUC_ARBCTRL_reserved1_SHIFT                      2

/* V3D_MMUC :: ARBCTRL :: BUCKET_SIZE [01:00] */
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_MASK                     0x00000003
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_SHIFT                    0
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_DEFAULT                  0x00000000
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_BUCKET_256               0
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_BUCKET_512               1
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_BUCKET_1024              2
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_BUCKET_2048              3

#endif /* #ifndef BCHP_V3D_MMUC_H__ */

/* End of File */
