&soc {
	/* QUPv3_0  wrapper  instance */
	qupv3_0: qcom,qupv3_0_geni_se@9c0000 {
		compatible = "qcom,geni-se-qup";
		reg = <0x9c0000 0x2000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		clock-names = "m-ahb", "s-ahb";
		clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
			<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
		iommus = <&apps_smmu 0x403 0x0>;
		qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
		qcom,iommu-geometry = <0x40000000 0x10000000>;
		qcom,iommu-dma = "fastmap";
		dma-coherent;
		status = "ok";
		/* HS UART Instance */
		qupv3_se2_4uart: qcom,qup_uart@988000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			interrupts-extended = <&intc GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH>,
					<&tlmm 36 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se-clk";
			clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
			pinctrl-names = "default", "active", "sleep", "shutdown";
			pinctrl-0 = <&qupv3_se2_default_cts>, <&qupv3_se2_default_rts>,
			<&qupv3_se2_default_tx>, <&qupv3_se2_default_rx>;
			pinctrl-1 = <&qupv3_se2_cts>, <&qupv3_se2_rts>,
			<&qupv3_se2_tx>, <&qupv3_se2_rx>;
			pinctrl-2 = <&qupv3_se2_cts>, <&qupv3_se2_rts>,
			<&qupv3_se2_tx>, <&qupv3_se2_default_rx>;
			pinctrl-3 = <&qupv3_se2_default_cts>, <&qupv3_se2_default_rts>,
			<&qupv3_se2_default_tx>, <&qupv3_se2_default_rx>;
			qcom,wakeup-byte = <0xFD>;
			status = "disabled";
		};
	};
};
