Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep 21 15:07:34 2024
| Host         : DESKTOP-QI02RAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir_fault_tolerant_timing_summary_routed.rpt -pb fir_fault_tolerant_timing_summary_routed.pb -rpx fir_fault_tolerant_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_fault_tolerant
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (192)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (66)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (192)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[0].uut_fir_filter/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[0].uut_fir_filter/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[1].uut_fir_filter/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[1].uut_fir_filter/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[2].uut_fir_filter/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[2].uut_fir_filter/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[3].uut_fir_filter/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[3].uut_fir_filter/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[4].uut_fir_filter/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[4].uut_fir_filter/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[5].uut_fir_filter/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[5].uut_fir_filter/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[6].uut_fir_filter/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[6].uut_fir_filter/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[7].uut_fir_filter/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: redundant_fir_filtars[7].uut_fir_filter/FSM_sequential_state_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.534        0.000                      0                 4190        0.116        0.000                      0                 4190        3.000        0.000                       0                   467  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.534        0.000                      0                 4190        0.116        0.000                      0                 4190        3.000        0.000                       0                   467  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 redundant_fir_filtars[6].uut_fir_filter/output_block_ram/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            voter/mux_sel_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 3.614ns (56.370%)  route 2.797ns (43.630%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.973     0.973    redundant_fir_filtars[6].uut_fir_filter/output_block_ram/clk_i
    RAMB36_X0Y3          RAMB36E1                                     r  redundant_fir_filtars[6].uut_fir_filter/output_block_ram/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     3.427 r  redundant_fir_filtars[6].uut_fir_filter/output_block_ram/memory_reg_0/DOBDO[3]
                         net (fo=2, routed)           1.901     5.328    voter/out[105]
    SLICE_X23Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  voter/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     5.452    voter/i__carry_i_3__1_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.002 r  voter/eqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.002    voter/eqOp_inferred__2/i__carry_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.159 r  voter/eqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=3, routed)           0.896     7.055    voter/eq_o[3]
    SLICE_X23Y25         LUT6 (Prop_lut6_I0_O)        0.329     7.384 r  voter/mux_sel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.384    voter/mux_sel_reg[0]_i_1_n_0
    SLICE_X23Y25         FDRE                                         r  voter/mux_sel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_i (IN)
                         net (fo=466, unset)          0.924     7.924    voter/clk_i
    SLICE_X23Y25         FDRE                                         r  voter/mux_sel_reg_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X23Y25         FDRE (Setup_fdre_C_D)        0.029     7.918    voter/mux_sel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 redundant_fir_filtars[3].uut_fir_filter/output_block_ram/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            voter/mux_sel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 3.614ns (58.566%)  route 2.557ns (41.434%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.973     0.973    redundant_fir_filtars[3].uut_fir_filter/output_block_ram/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  redundant_fir_filtars[3].uut_fir_filter/output_block_ram/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     3.427 r  redundant_fir_filtars[3].uut_fir_filter/output_block_ram/memory_reg_0/DOBDO[3]
                         net (fo=1, routed)           1.788     5.215    voter/out[54]
    SLICE_X21Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.339 r  voter/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.339    voter/i__carry_i_3_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.889 r  voter/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.889    voter/eqOp_inferred__0/i__carry_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.046 f  voter/eqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=3, routed)           0.768     6.815    voter/eq_o[1]
    SLICE_X23Y25         LUT4 (Prop_lut4_I1_O)        0.329     7.144 r  voter/mux_sel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.144    voter/mux_sel_reg[1]_i_1_n_0
    SLICE_X23Y25         FDRE                                         r  voter/mux_sel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_i (IN)
                         net (fo=466, unset)          0.924     7.924    voter/clk_i
    SLICE_X23Y25         FDRE                                         r  voter/mux_sel_reg_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X23Y25         FDRE (Setup_fdre_C_D)        0.031     7.920    voter/mux_sel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 2.454ns (46.294%)  route 2.847ns (53.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.973     0.973    redundant_fir_filtars[0].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X2Y10         RAMB36E1                                     r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     3.427 r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/DOBDO[7]
                         net (fo=70, routed)          2.847     6.274    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/dout_b[16]
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_i (IN)
                         net (fo=466, unset)          0.924     7.924    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/clk_i
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362     7.527    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 2.454ns (46.294%)  route 2.847ns (53.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.973     0.973    redundant_fir_filtars[0].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X2Y10         RAMB36E1                                     r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     3.427 r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/DOBDO[7]
                         net (fo=70, routed)          2.847     6.274    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/dout_b[16]
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_i (IN)
                         net (fo=466, unset)          0.924     7.924    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/clk_i
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362     7.527    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.454ns (46.538%)  route 2.819ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.973     0.973    redundant_fir_filtars[0].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X2Y10         RAMB36E1                                     r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     3.427 r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/DOBDO[7]
                         net (fo=70, routed)          2.819     6.246    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/dout_b[16]
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_i (IN)
                         net (fo=466, unset)          0.924     7.924    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/clk_i
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362     7.527    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.454ns (46.538%)  route 2.819ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.973     0.973    redundant_fir_filtars[0].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X2Y10         RAMB36E1                                     r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     3.427 r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/DOBDO[7]
                         net (fo=70, routed)          2.819     6.246    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/dout_b[16]
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_i (IN)
                         net (fo=466, unset)          0.924     7.924    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/clk_i
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362     7.527    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 2.454ns (46.899%)  route 2.779ns (53.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.973     0.973    redundant_fir_filtars[2].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X0Y4          RAMB36E1                                     r  redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     3.427 r  redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1/DOBDO[7]
                         net (fo=70, routed)          2.779     6.206    redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/dout_b[16]
    DSP48_X0Y12          DSP48E1                                      r  redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_i (IN)
                         net (fo=466, unset)          0.924     7.924    redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/clk_i
    DSP48_X0Y12          DSP48E1                                      r  redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     7.527    redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 2.454ns (46.899%)  route 2.779ns (53.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.973     0.973    redundant_fir_filtars[2].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X0Y4          RAMB36E1                                     r  redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     3.427 r  redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1/DOBDO[7]
                         net (fo=70, routed)          2.779     6.206    redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/dout_b[16]
    DSP48_X0Y12          DSP48E1                                      r  redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_i (IN)
                         net (fo=466, unset)          0.924     7.924    redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/clk_i
    DSP48_X0Y12          DSP48E1                                      r  redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362     7.527    redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 2.454ns (47.102%)  route 2.756ns (52.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.973     0.973    redundant_fir_filtars[0].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X2Y10         RAMB36E1                                     r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     3.427 r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/DOBDO[7]
                         net (fo=70, routed)          2.756     6.183    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/dout_b[16]
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_i (IN)
                         net (fo=466, unset)          0.924     7.924    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/clk_i
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362     7.527    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 2.454ns (47.102%)  route 2.756ns (52.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.973     0.973    redundant_fir_filtars[0].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X2Y10         RAMB36E1                                     r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     3.427 r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1/DOBDO[7]
                         net (fo=70, routed)          2.756     6.183    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/dout_b[16]
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_i (IN)
                         net (fo=466, unset)          0.924     7.924    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/clk_i
    DSP48_X1Y17          DSP48E1                                      r  redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362     7.527    redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 redundant_fir_filtars[5].uut_fir_filter/fir_addr_o_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[5].uut_fir_filter/output_block_ram/memory_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.031%)  route 0.179ns (55.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.410     0.410    redundant_fir_filtars[5].uut_fir_filter/clk_i
    SLICE_X27Y11         FDRE                                         r  redundant_fir_filtars[5].uut_fir_filter/fir_addr_o_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  redundant_fir_filtars[5].uut_fir_filter/fir_addr_o_reg_reg[10]/Q
                         net (fo=4, routed)           0.179     0.730    redundant_fir_filtars[5].uut_fir_filter/output_block_ram/memory_reg_1_0[10]
    RAMB36_X1Y2          RAMB36E1                                     r  redundant_fir_filtars[5].uut_fir_filter/output_block_ram/memory_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.432     0.432    redundant_fir_filtars[5].uut_fir_filter/output_block_ram/clk_i
    RAMB36_X1Y2          RAMB36E1                                     r  redundant_fir_filtars[5].uut_fir_filter/output_block_ram/memory_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.615    redundant_fir_filtars[5].uut_fir_filter/output_block_ram/memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 redundant_fir_filtars[2].uut_fir_filter/fir_addr_o_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[2].uut_fir_filter/output_block_ram/memory_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.003%)  route 0.179ns (55.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.410     0.410    redundant_fir_filtars[2].uut_fir_filter/clk_i
    SLICE_X27Y33         FDRE                                         r  redundant_fir_filtars[2].uut_fir_filter/fir_addr_o_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  redundant_fir_filtars[2].uut_fir_filter/fir_addr_o_reg_reg[7]/Q
                         net (fo=4, routed)           0.179     0.731    redundant_fir_filtars[2].uut_fir_filter/output_block_ram/memory_reg_1_0[7]
    RAMB36_X1Y6          RAMB36E1                                     r  redundant_fir_filtars[2].uut_fir_filter/output_block_ram/memory_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.432     0.432    redundant_fir_filtars[2].uut_fir_filter/output_block_ram/clk_i
    RAMB36_X1Y6          RAMB36E1                                     r  redundant_fir_filtars[2].uut_fir_filter/output_block_ram/memory_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.615    redundant_fir_filtars[2].uut_fir_filter/output_block_ram/memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 redundant_fir_filtars[0].uut_fir_filter/fir_addr_o_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[0].uut_fir_filter/output_block_ram/memory_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.823%)  route 0.181ns (56.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.410     0.410    redundant_fir_filtars[0].uut_fir_filter/clk_i
    SLICE_X27Y43         FDRE                                         r  redundant_fir_filtars[0].uut_fir_filter/fir_addr_o_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  redundant_fir_filtars[0].uut_fir_filter/fir_addr_o_reg_reg[6]/Q
                         net (fo=4, routed)           0.181     0.732    redundant_fir_filtars[0].uut_fir_filter/output_block_ram/memory_reg_1_0[6]
    RAMB36_X1Y8          RAMB36E1                                     r  redundant_fir_filtars[0].uut_fir_filter/output_block_ram/memory_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.432     0.432    redundant_fir_filtars[0].uut_fir_filter/output_block_ram/clk_i
    RAMB36_X1Y8          RAMB36E1                                     r  redundant_fir_filtars[0].uut_fir_filter/output_block_ram/memory_reg_0/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.615    redundant_fir_filtars[0].uut_fir_filter/output_block_ram/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 redundant_fir_filtars[2].uut_fir_filter/fir_addr_o_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[2].uut_fir_filter/output_block_ram/memory_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.815%)  route 0.181ns (56.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.410     0.410    redundant_fir_filtars[2].uut_fir_filter/clk_i
    SLICE_X27Y33         FDRE                                         r  redundant_fir_filtars[2].uut_fir_filter/fir_addr_o_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  redundant_fir_filtars[2].uut_fir_filter/fir_addr_o_reg_reg[6]/Q
                         net (fo=4, routed)           0.181     0.732    redundant_fir_filtars[2].uut_fir_filter/output_block_ram/memory_reg_1_0[6]
    RAMB36_X1Y6          RAMB36E1                                     r  redundant_fir_filtars[2].uut_fir_filter/output_block_ram/memory_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.432     0.432    redundant_fir_filtars[2].uut_fir_filter/output_block_ram/clk_i
    RAMB36_X1Y6          RAMB36E1                                     r  redundant_fir_filtars[2].uut_fir_filter/output_block_ram/memory_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.615    redundant_fir_filtars[2].uut_fir_filter/output_block_ram/memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 redundant_fir_filtars[1].uut_fir_filter/fir_addr_o_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[1].uut_fir_filter/output_block_ram/memory_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.353%)  route 0.192ns (57.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.410     0.410    redundant_fir_filtars[1].uut_fir_filter/clk_i
    SLICE_X7Y43          FDRE                                         r  redundant_fir_filtars[1].uut_fir_filter/fir_addr_o_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  redundant_fir_filtars[1].uut_fir_filter/fir_addr_o_reg_reg[0]/Q
                         net (fo=5, routed)           0.192     0.743    redundant_fir_filtars[1].uut_fir_filter/output_block_ram/memory_reg_1_0[0]
    RAMB36_X0Y8          RAMB36E1                                     r  redundant_fir_filtars[1].uut_fir_filter/output_block_ram/memory_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.432     0.432    redundant_fir_filtars[1].uut_fir_filter/output_block_ram/clk_i
    RAMB36_X0Y8          RAMB36E1                                     r  redundant_fir_filtars[1].uut_fir_filter/output_block_ram/memory_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.615    redundant_fir_filtars[1].uut_fir_filter/output_block_ram/memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 redundant_fir_filtars[3].uut_fir_filter/fir_addr_i_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[3].uut_fir_filter/input_block_ram/memory_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.152%)  route 0.194ns (57.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.410     0.410    redundant_fir_filtars[3].uut_fir_filter/clk_i
    SLICE_X7Y51          FDRE                                         r  redundant_fir_filtars[3].uut_fir_filter/fir_addr_i_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  redundant_fir_filtars[3].uut_fir_filter/fir_addr_i_reg_reg[7]/Q
                         net (fo=5, routed)           0.194     0.745    redundant_fir_filtars[3].uut_fir_filter/input_block_ram/memory_reg_1_0[7]
    RAMB36_X0Y10         RAMB36E1                                     r  redundant_fir_filtars[3].uut_fir_filter/input_block_ram/memory_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.432     0.432    redundant_fir_filtars[3].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X0Y10         RAMB36E1                                     r  redundant_fir_filtars[3].uut_fir_filter/input_block_ram/memory_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.615    redundant_fir_filtars[3].uut_fir_filter/input_block_ram/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 redundant_fir_filtars[6].uut_fir_filter/fir_addr_o_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[6].uut_fir_filter/output_block_ram/memory_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.897%)  route 0.178ns (52.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.410     0.410    redundant_fir_filtars[6].uut_fir_filter/clk_i
    SLICE_X6Y14          FDRE                                         r  redundant_fir_filtars[6].uut_fir_filter/fir_addr_o_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  redundant_fir_filtars[6].uut_fir_filter/fir_addr_o_reg_reg[4]/Q
                         net (fo=4, routed)           0.178     0.753    redundant_fir_filtars[6].uut_fir_filter/output_block_ram/memory_reg_1_0[4]
    RAMB36_X0Y2          RAMB36E1                                     r  redundant_fir_filtars[6].uut_fir_filter/output_block_ram/memory_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.432     0.432    redundant_fir_filtars[6].uut_fir_filter/output_block_ram/clk_i
    RAMB36_X0Y2          RAMB36E1                                     r  redundant_fir_filtars[6].uut_fir_filter/output_block_ram/memory_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.615    redundant_fir_filtars[6].uut_fir_filter/output_block_ram/memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 redundant_fir_filtars[6].uut_fir_filter/fir_addr_i_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[6].uut_fir_filter/input_block_ram/memory_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.753%)  route 0.179ns (52.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.410     0.410    redundant_fir_filtars[6].uut_fir_filter/clk_i
    SLICE_X34Y9          FDRE                                         r  redundant_fir_filtars[6].uut_fir_filter/fir_addr_i_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  redundant_fir_filtars[6].uut_fir_filter/fir_addr_i_reg_reg[0]/Q
                         net (fo=5, routed)           0.179     0.754    redundant_fir_filtars[6].uut_fir_filter/input_block_ram/memory_reg_1_0[0]
    RAMB36_X2Y1          RAMB36E1                                     r  redundant_fir_filtars[6].uut_fir_filter/input_block_ram/memory_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.432     0.432    redundant_fir_filtars[6].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  redundant_fir_filtars[6].uut_fir_filter/input_block_ram/memory_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.615    redundant_fir_filtars[6].uut_fir_filter/input_block_ram/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 redundant_fir_filtars[2].uut_fir_filter/fir_addr_i_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.704%)  route 0.180ns (52.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.410     0.410    redundant_fir_filtars[2].uut_fir_filter/clk_i
    SLICE_X6Y23          FDRE                                         r  redundant_fir_filtars[2].uut_fir_filter/fir_addr_i_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  redundant_fir_filtars[2].uut_fir_filter/fir_addr_i_reg_reg[4]/Q
                         net (fo=5, routed)           0.180     0.754    redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1_0[4]
    RAMB36_X0Y4          RAMB36E1                                     r  redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.432     0.432    redundant_fir_filtars[2].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X0Y4          RAMB36E1                                     r  redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.615    redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.464%)  route 0.182ns (52.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.410     0.410    redundant_fir_filtars[0].uut_fir_filter/clk_i
    SLICE_X34Y47         FDRE                                         r  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[6]/Q
                         net (fo=5, routed)           0.182     0.756    redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_1_0[6]
    RAMB36_X2Y9          RAMB36E1                                     r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=466, unset)          0.432     0.432    redundant_fir_filtars[0].uut_fir_filter/input_block_ram/clk_i
    RAMB36_X2Y9          RAMB36E1                                     r  redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.615    redundant_fir_filtars[0].uut_fir_filter/input_block_ram/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y5   redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y4   redundant_fir_filtars[5].uut_fir_filter/input_block_ram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y4   redundant_fir_filtars[2].uut_fir_filter/input_block_ram/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y5   redundant_fir_filtars[5].uut_fir_filter/input_block_ram/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y12  redundant_fir_filtars[1].uut_fir_filter/input_block_ram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y7   redundant_fir_filtars[2].uut_fir_filter/output_block_ram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y1   redundant_fir_filtars[4].uut_fir_filter/input_block_ram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y3   redundant_fir_filtars[5].uut_fir_filter/output_block_ram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y6   redundant_fir_filtars[7].uut_fir_filter/input_block_ram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y13  redundant_fir_filtars[1].uut_fir_filter/input_block_ram/memory_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y45  redundant_fir_filtars[0].uut_fir_filter/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y45  redundant_fir_filtars[0].uut_fir_filter/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X35Y47  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y45  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y47  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X33Y44  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X33Y48  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y45  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X33Y48  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y47  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y45  redundant_fir_filtars[0].uut_fir_filter/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y45  redundant_fir_filtars[0].uut_fir_filter/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X35Y47  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y45  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y47  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X33Y44  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X33Y48  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y45  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X33Y48  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X34Y47  redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_reg_reg[5]/C



