# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:30:40 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 14:30:41 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 14:30:41 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_14428\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_14428\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_14428\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftdqt2q0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdqt2q0
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_INFO ../proc/proc_seq_rm_lib.sv(19) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    8
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:34:34 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# ** Error: ** while parsing file included at list.svh(21)
# ** at ../proc/proc_seq_rm_lib.sv(10): (vlog-2730) Undefined variable: 'exp_match_count'.
# End time: 14:34:35 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_2024.1/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_2024.1/win64/vlog failed.
#     while executing
# "vlog list.svh +acc=rn +incdir+C:/uvm-1.2/src \
# +define+ETH_WISHBONE_B3 +define+PHY_MODE_100MBPS"
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:35:37 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 14:35:38 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:35:39 on Nov 21,2025, Elapsed time: 0:04:58
# Errors: 1, Warnings: 2
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 14:35:39 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18544\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18544\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18544\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftg4zxc3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg4zxc3
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=21, num_matches=0 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   20
# UVM_WARNING :    0
# UVM_ERROR :    9
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:36:36 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 14:36:37 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:36:37 on Nov 21,2025, Elapsed time: 0:00:58
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 14:36:37 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18536\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18536\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18536\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftjzii1d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjzii1d
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=8, num_matches=13 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   20
# UVM_WARNING :    0
# UVM_ERROR :    9
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:47:19 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 14:47:20 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:47:20 on Nov 21,2025, Elapsed time: 0:10:43
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 14:47:20 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33808\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33808\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33808\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlfthf8dre".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthf8dre
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=8, num_matches=13 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   20
# UVM_WARNING :    0
# UVM_ERROR :    9
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:48:01 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 14:48:02 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:48:02 on Nov 21,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 14:48:02 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_9488\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_9488\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_9488\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlfthxrca2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthxrca2
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=8, num_matches=13 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   20
# UVM_WARNING :    0
# UVM_ERROR :    9
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:51:43 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 14:51:44 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:51:45 on Nov 21,2025, Elapsed time: 0:03:43
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 14:51:45 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18620\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18620\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18620\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftysm53q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftysm53q
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ctrlmoder: Expected: 0 Acutal: 64
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 40
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: f003f
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 400600
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 12
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: c
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for intmask: Expected: 0 Acutal: 12
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=10, num_matches=11 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :   11
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:52:23 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 14:52:24 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:52:24 on Nov 21,2025, Elapsed time: 0:00:39
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 14:52:24 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_32688\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_32688\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_32688\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlft8y9yj4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8y9yj4
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=8, num_matches=13 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   20
# UVM_WARNING :    0
# UVM_ERROR :    9
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:54:02 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 14:54:03 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:54:03 on Nov 21,2025, Elapsed time: 0:01:39
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 14:54:03 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33344\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33344\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33344\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftt65v2j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt65v2j
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ctrlmoder: Expected: 0 Acutal: 64
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 40
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: f003f
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 400600
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 12
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: c
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for intmask: Expected: 0 Acutal: 12
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=10, num_matches=11 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :   11
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:56:04 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 14:56:05 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:56:05 on Nov 21,2025, Elapsed time: 0:02:02
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 14:56:06 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_32800\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_32800\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_32800\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftsbc473".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsbc473
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=8, num_matches=13 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   20
# UVM_WARNING :    0
# UVM_ERROR :    9
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:58:42 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 14:58:43 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:58:44 on Nov 21,2025, Elapsed time: 0:02:38
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 14:58:44 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_14588\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_14588\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_14588\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlft50tj9d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft50tj9d
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ctrlmoder: Expected: 0 Acutal: 64
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 40
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: f003f
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 400600
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 12
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: c
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for intmask: Expected: 0 Acutal: 12
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=10, num_matches=11 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :   11
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 14:59:17 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 14:59:18 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:59:18 on Nov 21,2025, Elapsed time: 0:00:34
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 14:59:18 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_23408\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_23408\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_23408\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftv1z4k8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv1z4k8
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for intsrc: Expected: 0 Acutal: 40
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: c
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=9, num_matches=12 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   19
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 15:02:21 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 15:02:22 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 15:02:22 on Nov 21,2025, Elapsed time: 0:03:04
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 15:02:22 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27712\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27712\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27712\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlft8avq3c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8avq3c
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ctrlmoder: Expected: 0 Acutal: 64
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 40
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: f003f
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 400600
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 12
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: c
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for intmask: Expected: 0 Acutal: 12
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=10, num_matches=11 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :   11
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 15:09:51 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 15:09:52 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 15:09:52 on Nov 21,2025, Elapsed time: 0:07:30
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 15:09:52 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29780\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29780\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29780\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftssembg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftssembg
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for intsrc: Expected: 0 Acutal: 40
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: c
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=9, num_matches=12 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   19
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 15:19:22 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 15:19:23 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 15:19:23 on Nov 21,2025, Elapsed time: 0:09:31
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 15:19:23 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_34304\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_34304\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_34304\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftaeyqb7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaeyqb7
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ctrlmoder: Expected: 0 Acutal: 64
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 40
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: f003f
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 400600
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 12
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: c
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for intmask: Expected: 0 Acutal: 12
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=10, num_matches=11 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :   11
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 15:20:41 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 15:20:42 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 15:20:42 on Nov 21,2025, Elapsed time: 0:01:19
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 15:20:42 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_440\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_440\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_440\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlft080d1y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft080d1y
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: 0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=8, num_matches=13 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   20
# UVM_WARNING :    0
# UVM_ERROR :    9
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 15:22:08 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 15:22:09 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 15:22:09 on Nov 21,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 15:22:09 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33520\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33520\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33520\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftrgb4zc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrgb4zc
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 35: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 75: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 95: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 155: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 215: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miimoder: Expected: 64 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ctrlmoder: Expected: 0 Acutal: 64
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 275: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for txbdnum: Expected: 40 Acutal: 0
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for collconf: Expected: f003f Acutal: 40
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 315: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for packetlen: Expected: 400600 Acutal: f003f
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 335: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr2: Expected: 12 Acutal: 400600
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgr1: Expected: c Acutal: 12
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 375: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for ipgt: Expected: 12 Acutal: c
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 395: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for intmask: Expected: 0 Acutal: 12
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(16) @ 435: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for moder: Expected: a000 Acutal: 0
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 1435: uvm_test_top [STATUS] proc_reg_read_rm_test TEST FAILING, num_mismatche=10, num_matches=11 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1435: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :   11
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1435 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 15:31:23 on Nov 21,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(46): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 15:31:24 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 15:31:24 on Nov 21,2025, Elapsed time: 0:09:15
# Errors: 0, Warnings: 6
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 15:31:24 on Nov 21,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33128\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_reg_model.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../sbd/mac_reg_model.sv(194): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(8): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33128\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33128\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftr0xjd7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr0xjd7
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_rm_test   -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @577 
#       imp_rx               uvm_analysis_imp_rx     -     @597 
#       imp_tx               uvm_analysis_imp_tx     -     @587 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @607 
#       mon                  mem_mon                 -     @616 
#         ap_port            uvm_analysis_port       -     @626 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @638 
#         rsp_port           uvm_analysis_port       -     @657 
#         seq_item_port      uvm_seq_item_pull_port  -     @647 
#       sqr                  uvm_sequencer           -     @667 
#         rsp_export         uvm_analysis_export     -     @676 
#         seq_item_export    uvm_seq_item_pull_imp   -     @794 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @810 
#         rsp_port           uvm_analysis_port       -     @829 
#         seq_item_port      uvm_seq_item_pull_port  -     @819 
#       mon                  rx_mon                  -     @976 
#         ap_port            uvm_analysis_port       -     @986 
#       sqr                  uvm_sequencer           -     @839 
#         rsp_export         uvm_analysis_export     -     @848 
#         seq_item_export    uvm_seq_item_pull_imp   -     @966 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1002
#         ap_port            uvm_analysis_port       -     @1011
# --------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 25: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 55: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 85: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 115: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 145: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 175: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miistatus
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 205: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 235: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 265: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 295: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 325: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miimoder
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 355: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 385: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txbdnum
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 415: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for collconf
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 445: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for packetlen
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 475: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ipgr2
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 505: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ipgr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 535: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ipgt
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 565: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 595: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_INFO ../proc/proc_seq_rm_lib.sv(20) @ 625: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for moder
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1625: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 1625: uvm_test_top [STATUS] proc_reg_read_rm_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1625: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   29
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1625 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
