
*** Running vivado
    with args -log alu_bit8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_bit8.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source alu_bit8.tcl -notrace
Command: synth_design -top alu_bit8 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 387.148 ; gain = 97.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu_bit8' [C:/Users/swath/alu_bit8/alu_bit8.srcs/sources_1/new/alu_bit8.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_1hz' [C:/Users/swath/clk_1hz/clk_1hz.srcs/sources_1/new/clk_1hz.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_1hz' (1#1) [C:/Users/swath/clk_1hz/clk_1hz.srcs/sources_1/new/clk_1hz.v:23]
INFO: [Synth 8-638] synthesizing module 'comp_8bit' [C:/Users/swath/comp_8bit/comp_8bit.srcs/sources_1/new/comp_8bit.v:21]
INFO: [Synth 8-256] done synthesizing module 'comp_8bit' (2#1) [C:/Users/swath/comp_8bit/comp_8bit.srcs/sources_1/new/comp_8bit.v:21]
INFO: [Synth 8-638] synthesizing module 'add_sub' [C:/Users/swath/add_sub/add_sub.srcs/sources_1/new/add_sub.v:21]
INFO: [Synth 8-638] synthesizing module 'laca_8bits' [C:/Users/swath/laca_8bits/laca_8bits.srcs/sources_1/new/laca_8bits.v:22]
INFO: [Synth 8-638] synthesizing module 'LACA_4BIT' [C:/Users/swath/LACA_4bit/LACA_4bit.srcs/sources_1/new/laca_4bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'LACA_4BIT' (3#1) [C:/Users/swath/LACA_4bit/LACA_4bit.srcs/sources_1/new/laca_4bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'laca_8bits' (4#1) [C:/Users/swath/laca_8bits/laca_8bits.srcs/sources_1/new/laca_8bits.v:22]
INFO: [Synth 8-256] done synthesizing module 'add_sub' (5#1) [C:/Users/swath/add_sub/add_sub.srcs/sources_1/new/add_sub.v:21]
INFO: [Synth 8-638] synthesizing module 'multiplier_4x4' [C:/Users/swath/multiplier_4x4/multiplier_4x4.srcs/sources_1/new/multiplier_4x4.v:22]
INFO: [Synth 8-256] done synthesizing module 'multiplier_4x4' (6#1) [C:/Users/swath/multiplier_4x4/multiplier_4x4.srcs/sources_1/new/multiplier_4x4.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'a' does not match port width (4) of module 'multiplier_4x4' [C:/Users/swath/alu_bit8/alu_bit8.srcs/sources_1/new/alu_bit8.v:46]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (4) of module 'multiplier_4x4' [C:/Users/swath/alu_bit8/alu_bit8.srcs/sources_1/new/alu_bit8.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_8bit' [C:/Users/swath/sync_8bit/sync_8bit.srcs/sources_1/new/sync_8bit.v:23]
INFO: [Synth 8-638] synthesizing module 'jkff_up' [C:/Users/swath/jkff_up/jkff_up.srcs/sources_1/new/jkff_up.v:23]
INFO: [Synth 8-256] done synthesizing module 'jkff_up' (7#1) [C:/Users/swath/jkff_up/jkff_up.srcs/sources_1/new/jkff_up.v:23]
INFO: [Synth 8-256] done synthesizing module 'sync_8bit' (8#1) [C:/Users/swath/sync_8bit/sync_8bit.srcs/sources_1/new/sync_8bit.v:23]
INFO: [Synth 8-638] synthesizing module 'sync_down_8bit' [C:/Users/swath/sync_down_8bit/sync_down_8bit.srcs/sources_1/new/sync_down_8bit.v:23]
INFO: [Synth 8-638] synthesizing module 'jkff_down' [C:/Users/swath/jkff_down/jkff_down.srcs/sources_1/new/jkff_down.v:21]
INFO: [Synth 8-256] done synthesizing module 'jkff_down' (9#1) [C:/Users/swath/jkff_down/jkff_down.srcs/sources_1/new/jkff_down.v:21]
INFO: [Synth 8-256] done synthesizing module 'sync_down_8bit' (10#1) [C:/Users/swath/sync_down_8bit/sync_down_8bit.srcs/sources_1/new/sync_down_8bit.v:23]
INFO: [Synth 8-638] synthesizing module 'fsm_moore' [C:/Users/swath/fsm_moore/fsm_moore.srcs/sources_1/new/fsm_moore.v:21]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'fsm_moore' (11#1) [C:/Users/swath/fsm_moore/fsm_moore.srcs/sources_1/new/fsm_moore.v:21]
WARNING: [Synth 8-689] width (8) of port connection 'x' does not match port width (1) of module 'fsm_moore' [C:/Users/swath/alu_bit8/alu_bit8.srcs/sources_1/new/alu_bit8.v:49]
WARNING: [Synth 8-567] referenced signal 'c1' should be on the sensitivity list [C:/Users/swath/alu_bit8/alu_bit8.srcs/sources_1/new/alu_bit8.v:51]
WARNING: [Synth 8-567] referenced signal 'c2' should be on the sensitivity list [C:/Users/swath/alu_bit8/alu_bit8.srcs/sources_1/new/alu_bit8.v:51]
INFO: [Synth 8-638] synthesizing module 'bcd_to_8s' [C:/Users/swath/bcd_to_8s/bcd_to_8s.srcs/sources_1/new/bcd_to_8s.v:23]
INFO: [Synth 8-638] synthesizing module 'binary_to_bcd' [C:/Users/swath/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/binary_to_bcd.v:22]
INFO: [Synth 8-256] done synthesizing module 'binary_to_bcd' (12#1) [C:/Users/swath/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/binary_to_bcd.v:22]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_8s' (13#1) [C:/Users/swath/bcd_to_8s/bcd_to_8s.srcs/sources_1/new/bcd_to_8s.v:23]
INFO: [Synth 8-256] done synthesizing module 'alu_bit8' (14#1) [C:/Users/swath/alu_bit8/alu_bit8.srcs/sources_1/new/alu_bit8.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 439.676 ; gain = 150.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 439.676 ; gain = 150.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc]
WARNING: [Vivado 12-584] No ports matched 'D1_a[0]'. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_a[0]'. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_a[1]'. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_a[1]'. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_a[3]'. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_a[2]'. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_a[2]'. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_a[3]'. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/swath/alu_bit8/alu_bit8.srcs/constrs_1/new/alu_bit8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_bit8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_bit8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 761.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 761.043 ; gain = 471.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 761.043 ; gain = 471.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 761.043 ; gain = 471.723
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "h_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rc_reg was removed.  [C:/Users/swath/bcd_to_8s/bcd_to_8s.srcs/sources_1/new/bcd_to_8s.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 761.043 ; gain = 471.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 120   
+---Registers : 
	               26 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu_bit8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module clk_1hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module comp_8bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LACA_4BIT 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module add_sub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module jkff_up 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module jkff_down 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module fsm_moore 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module binary_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 7     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 1     
Module bcd_to_8s 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  14 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cl/clk_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element bcc/rc_reg was removed.  [C:/Users/swath/bcd_to_8s/bcd_to_8s.srcs/sources_1/new/bcd_to_8s.v:36]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcc/led_out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[20]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[19]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[18]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[17]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[16]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[15]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[14]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[13]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[12]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[11]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[10]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/bin/s_reg[9]) is unused and will be removed from module alu_bit8.
WARNING: [Synth 8-3332] Sequential element (bcc/led_out_reg[7]) is unused and will be removed from module alu_bit8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 761.043 ; gain = 471.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 767.145 ; gain = 477.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 767.441 ; gain = 478.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 792.074 ; gain = 502.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 792.074 ; gain = 502.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 792.074 ; gain = 502.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 792.074 ; gain = 502.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 792.074 ; gain = 502.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 792.074 ; gain = 502.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 792.074 ; gain = 502.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     1|
|4     |LUT2   |    16|
|5     |LUT3   |    15|
|6     |LUT4   |    34|
|7     |LUT5   |    22|
|8     |LUT6   |    93|
|9     |MUXF7  |     8|
|10    |FDRE   |   140|
|11    |IBUF   |    21|
|12    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   379|
|2     |  bcc    |bcd_to_8s      |   227|
|3     |    bin  |binary_to_bcd  |   181|
|4     |  cl     |clk_1hz        |    43|
|5     |  m0     |comp_8bit      |     3|
|6     |  m4     |sync_8bit      |    30|
|7     |    m0   |jkff_up        |     4|
|8     |    m1   |jkff_up_7      |     3|
|9     |    m2   |jkff_up_8      |     4|
|10    |    m3   |jkff_up_9      |     3|
|11    |    m4   |jkff_up_10     |     4|
|12    |    m5   |jkff_up_11     |     6|
|13    |    m6   |jkff_up_12     |     3|
|14    |    m7   |jkff_up_13     |     3|
|15    |  m5     |sync_down_8bit |    17|
|16    |    m0   |jkff_down      |     3|
|17    |    m1   |jkff_down_0    |     3|
|18    |    m2   |jkff_down_1    |     2|
|19    |    m3   |jkff_down_2    |     1|
|20    |    m4   |jkff_down_3    |     1|
|21    |    m5   |jkff_down_4    |     5|
|22    |    m6   |jkff_down_5    |     1|
|23    |    m7   |jkff_down_6    |     1|
|24    |  m6     |fsm_moore      |     8|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 792.074 ; gain = 502.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 792.074 ; gain = 181.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 792.074 ; gain = 502.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 28 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 792.074 ; gain = 515.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/swath/alu_bit8/alu_bit8.runs/synth_1/alu_bit8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_bit8_utilization_synth.rpt -pb alu_bit8_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 792.074 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 14:16:30 2023...
