{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import sys\n",
    "sys.path.append('..')\n",
    "from custom_lib import quantum_circuit_ctx_generator, utils, verilog, fixed_point_handler\n",
    "\n",
    "quantum_circuit_ctx_generator.generate_quantum_circuit_data_with_state_res(num_qubits=4, quanvolutional_idx=2, basis_gate_list=['cx', 'rz', 'ry', 'rx'], output_file_path='test_output_gate.txt', output_state_path='test_output_state.txt')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Hex Form: 319014eb00000000\n",
      "Hex Form: 00000000d7824911\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n",
      "Hex Form: 0000000000000000\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "import sys\n",
    "sys.path.append('..')\n",
    "from custom_lib import quantum_circuit_ctx_generator, utils, verilog, fixed_point_handler\n",
    "\n",
    "res = np.array([0.77441905+0.*1j,         0.        -0.63267301*1j, 0.        +0.*1j,\n",
    " 0.        +0.*1j,         0.        +0.*1j,         0.        +0.*1j,\n",
    " 0.        +0.*1j,         0.        +0.*1j,         0.        +0.*1j,\n",
    " 0.        +0.*1j,         0.        +0.*1j,         0.        +0.*1j,\n",
    " 0.        +0.*1j,         0.        +0.*1j,         0.        +0.*1j,\n",
    " 0.        +0.*1j,         0.        +0.*1j,         0.        +0.*1j,\n",
    " 0.        +0.*1j,         0.        +0.*1j,         0.        +0.*1j,\n",
    " 0.        +0.*1j,         0.        +0.*1j,         0.        +0.*1j,\n",
    " 0.        +0.*1j,         0.        +0.*1j,         0.        +0.*1j,\n",
    " 0.        +0.*1j,         0.        +0.*1j,         0.        +0.*1j,\n",
    " 0.        +0.*1j,         0.        +0.*1j        ])\n",
    "bit_width = 32\n",
    "fraction_width = 30\n",
    "\n",
    "hex_res = []\n",
    "for idx in range(len(res)):\n",
    "    # line = line.strip(\"()\")     \n",
    "    # line = line.strip(\"\")\n",
    "    compl_num = complex(res[idx])\n",
    "\n",
    "    real_part = compl_num.real\n",
    "    imaginary_part = compl_num.imag\n",
    "\n",
    "    # print(\"Complex Number:\", real_part + 1j*imaginary_part)\n",
    "\n",
    "    real_part_binary = fixed_point_handler.convert_fixedpoint_to_binary(number=real_part, bit_width=bit_width, dot_position=fraction_width)\n",
    "    imaginary_part_binary = fixed_point_handler.convert_fixedpoint_to_binary(number=imaginary_part, bit_width=bit_width, dot_position=fraction_width)\n",
    "\n",
    "    real_part_hex = fixed_point_handler.binary_to_hex(binary_str=real_part_binary, bit_width=bit_width)\n",
    "    imaginary_part_hex = fixed_point_handler.binary_to_hex(binary_str=imaginary_part_binary, bit_width=bit_width)\n",
    "\n",
    "    print(\"Hex Form:\", real_part_hex[2:]+imaginary_part_hex[2:])\n",
    "\n",
    "    hex_res.append(real_part_hex[2:]+imaginary_part_hex[2:])\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "1"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import os\n",
    "\n",
    "# Add library\n",
    "os.system('vlib work')\n",
    "\n",
    "# Compile verilog project\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/ALU.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/Comp_Add.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/Comp_Mul.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/COO_Matrix_Generator.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/CX_Swapper.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/Dual_Port_BRAM.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/FX_Add.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/FX_Mul.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/FX_Sub.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/LSU.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/PE_Controller.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/PE.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/PEA.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/QEA_Controller.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/QEA.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/Special_Unit.v')\n",
    "os.system('vlog ../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/TB/TB_QEA_3_qubits_quanvolutional_5.v')\n",
    "\n",
    "os.system('vsim -c -do \"run -all\" TB_QEA_3_qubits_quanvolutional_5')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "TB_QEA_3_qubits_quanvolutional_5.v\n"
     ]
    }
   ],
   "source": [
    "# src_folder = '../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/Design/'\n",
    "# for filename in os.listdir(src_folder):\n",
    "#     print(filename)\n",
    "tb_folder = '../hardware/verilog/generated_sim_file/quantum_circuit_data_3_qubits/quanvolutional_5/TB/'\n",
    "sim_files = [f for f in os.listdir(tb_folder)][0]\n",
    "print(sim_files)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "151\n",
      "0000000000000021\n",
      "0000000000000001\n",
      "0000000000000000\n",
      "3ac7f21400000000\n",
      "00000000195056af\n",
      "00000000195056af\n",
      "3ac7f21400000000\n",
      "0000000000000001\n",
      "0000000000000000\n",
      "131e65ddc2ec2225\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "131e65dd3d13dddb\n",
      "0000000000000001\n",
      "0000000000000001\n",
      "1bea737600000000\n",
      "000000003997425e\n",
      "000000003997425e\n",
      "1bea737600000000\n",
      "0000000000000001\n",
      "0000000000000001\n",
      "1805dcf9c4adffa4\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "1805dcf93b52005c\n",
      "0000000000000001\n",
      "0000000000000002\n",
      "e46f246b00000000\n",
      "00000000c63da5cf\n",
      "00000000c63da5cf\n",
      "e46f246b00000000\n",
      "0000000000000001\n",
      "0000000000000002\n",
      "c4d7b958e794176d\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "c4d7b958186be893\n",
      "0000000000000002\n",
      "0000000200000001\n",
      "0000000000000001\n",
      "0000000000000001\n",
      "22977dae35d89e9b\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "22977daeca276165\n",
      "0000000000000002\n",
      "0000000200000001\n",
      "0000000000000002\n",
      "0000000200000000\n",
      "0000000000000001\n",
      "0000000000000000\n",
      "3f69f5a308a43deb\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "3f69f5a3f75bc215\n",
      "0000000000000002\n",
      "0000000200000000\n",
      "0000000000000001\n",
      "0000000000000000\n",
      "21fb149ac9c424e4\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "21fb149a363bdb1c\n",
      "0000000000000002\n",
      "0000000100000002\n",
      "0000000000000001\n",
      "0000000000000002\n",
      "0cec51003eae82ae\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "0cec5100c1517d52\n",
      "0000000000000002\n",
      "0000000100000002\n",
      "0000000000000002\n",
      "0000000100000000\n",
      "0000000000000001\n",
      "0000000000000000\n",
      "21fb149a363bdb1c\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "21fb149ac9c424e4\n",
      "0000000000000002\n",
      "0000000100000000\n",
      "0000000000000001\n",
      "0000000000000001\n",
      "22252a00c9de99dc\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "22252a0036216624\n",
      "0000000000000001\n",
      "0000000000000002\n",
      "21fb149ac9c424e4\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "21fb149a363bdb1c\n",
      "0000000000000002\n",
      "0000000000000002\n",
      "0000000000000001\n",
      "0000000000000002\n",
      "21fb149a363bdb1c\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "21fb149ac9c424e4\n",
      "0000000000000002\n",
      "0000000000000002\n",
      "0000000000000002\n",
      "0000000000000001\n",
      "0000000000000001\n",
      "0000000000000001\n",
      "22252a0036216624\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "22252a00c9de99dc\n",
      "0000000000000002\n",
      "0000000000000001\n",
      "0000000000000001\n",
      "0000000000000000\n",
      "1b30cd4100000000\n",
      "00000000c6102fb9\n",
      "00000000c6102fb9\n",
      "1b30cd4100000000\n",
      "0000000000000001\n",
      "0000000000000000\n",
      "e564b83ec5caedd4\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "e564b83e3a35122c\n",
      "0000000000000001\n",
      "0000000000000001\n",
      "3ee4aa7600000000\n",
      "00000000f426302a\n",
      "00000000f426302a\n",
      "3ee4aa7600000000\n",
      "0000000000000001\n",
      "0000000000000001\n",
      "3daa960feee008d9\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "3daa960f111ff727\n",
      "0000000000000001\n",
      "0000000000000002\n",
      "0bf923e900000000\n",
      "00000000c12144d3\n",
      "00000000c12144d3\n",
      "0bf923e900000000\n",
      "0000000000000001\n",
      "0000000000000002\n",
      "c5d0b5dee55815fc\n",
      "0000000000000000\n",
      "0000000000000000\n",
      "c5d0b5de1aa7ea04\n",
      "150\n"
     ]
    }
   ],
   "source": [
    "# import numpy as np\n",
    "# import sys\n",
    "# sys.path.append('..')\n",
    "# from custom_lib import quantum_circuit_ctx_generator, utils, verilog\n",
    "\n",
    "# qubit_num_idx = 3\n",
    "# quantum_circuit_idx = 5\n",
    "# hex_file = utils.read_file('../hardware/gate_ctx_for_sim/quantum_circuit_data_' + str(qubit_num_idx) + '_qubits/' + 'output_hex_' + str(qubit_num_idx) + '_qubits' + '_quanvolutional_' + str(quantum_circuit_idx) + '.txt')\n",
    "# print(len(hex_file))\n",
    "# for i in range(0, len(hex_file)):\n",
    "#     print(hex_file[i])\n",
    "# hex_file = hex_file[:-1]\n",
    "# print(len(hex_file))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# import numpy as np\n",
    "# import sys\n",
    "# sys.path.append('..')\n",
    "# from custom_lib import quantum_circuit_ctx_generator, utils, verilog\n",
    "\n",
    "# min_qbit_num = 3\n",
    "# max_qbit_num = 17\n",
    "# min_quantum_circuit_idx = 1\n",
    "# max_quantum_circuit_idx = 19\n",
    "\n",
    "# create_tb = verilog.create_tb(min_qbit_num, max_qbit_num, min_quantum_circuit_idx, max_quantum_circuit_idx)\n",
    "\n",
    "# copy_design_files = verilog.copy_design_files(min_qbit_num, max_qbit_num, min_quantum_circuit_idx, max_quantum_circuit_idx)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# quantum_circuit_idx_range = np.arange(1, 20, 1)\n",
    "# qubit_num_idx_range = np.arange(3, 18, 1)\n",
    "\n",
    "# for qubit_num_idx in qubit_num_idx_range:\n",
    "#     saved_folder = '../hardware/quantum_circuit_data_with_' + str(qubit_num_idx) + '_qubits/'\n",
    "#     utils.create_folder(saved_folder)\n",
    "#     for quantum_circuit_idx in quantum_circuit_idx_range:\n",
    "#         raw_file_path = saved_folder + 'output' + '_quanvolutional' + str(quantum_circuit_idx) + '.txt'\n",
    "#         processed_file_path = saved_folder + 'output_hex' + '_quanvolutional' + str(quantum_circuit_idx) + '.txt'\n",
    "#         # print(raw_file_path)\n",
    "#         # print(processed_file_path)\n",
    "#         quantum_circuit_ctx_generator.generate_quantum_circuit_data(num_qubits=qubit_num_idx, quanvolutional_idx=quantum_circuit_idx, basis_gate_list=['h', 's', 'cx', 'rx', 'ry', 'rz'], output_file_path=raw_file_path)\n",
    "#         quantum_circuit_ctx_generator.generate_quantum_circuit_ctx(bit_width=32, fraction_width=30, raw_file_path=raw_file_path, processed_file_path=processed_file_path)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
