-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toe_top_retransmit_timer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng2timer_clearRetransmitTimer_dout : IN STD_LOGIC_VECTOR (16 downto 0);
    rxEng2timer_clearRetransmitTimer_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng2timer_clearRetransmitTimer_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng2timer_clearRetransmitTimer_empty_n : IN STD_LOGIC;
    rxEng2timer_clearRetransmitTimer_read : OUT STD_LOGIC;
    txEng2timer_setRetransmitTimer_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    txEng2timer_setRetransmitTimer_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    txEng2timer_setRetransmitTimer_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    txEng2timer_setRetransmitTimer_empty_n : IN STD_LOGIC;
    txEng2timer_setRetransmitTimer_read : OUT STD_LOGIC;
    rtTimer2eventEng_setEvent_din : OUT STD_LOGIC_VECTOR (84 downto 0);
    rtTimer2eventEng_setEvent_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rtTimer2eventEng_setEvent_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rtTimer2eventEng_setEvent_full_n : IN STD_LOGIC;
    rtTimer2eventEng_setEvent_write : OUT STD_LOGIC;
    rtTimer2stateTable_releaseState_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    rtTimer2stateTable_releaseState_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rtTimer2stateTable_releaseState_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rtTimer2stateTable_releaseState_full_n : IN STD_LOGIC;
    rtTimer2stateTable_releaseState_write : OUT STD_LOGIC;
    timer2rxApp_notification_din : OUT STD_LOGIC_VECTOR (80 downto 0);
    timer2rxApp_notification_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    timer2rxApp_notification_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    timer2rxApp_notification_full_n : IN STD_LOGIC;
    timer2rxApp_notification_write : OUT STD_LOGIC;
    timer2txApp_notification_din : OUT STD_LOGIC_VECTOR (71 downto 0);
    timer2txApp_notification_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    timer2txApp_notification_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    timer2txApp_notification_full_n : IN STD_LOGIC;
    timer2txApp_notification_write : OUT STD_LOGIC );
end;


architecture behav of toe_top_retransmit_timer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_BEBC3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010111110101111000011";
    constant ap_const_lv32_17D785 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000101111101011110000101";
    constant ap_const_lv32_23C347 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001000111100001101000111";
    constant ap_const_lv32_47868D : STD_LOGIC_VECTOR (31 downto 0) := "00000000010001111000011010001101";
    constant ap_const_lv32_2625B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100110001001011011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv16_3E7 : STD_LOGIC_VECTOR (15 downto 0) := "0000001111100111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv17_1FFFD : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111101";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv35_0 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000000";
    constant ap_const_lv68_2625B : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000100110001001011011";
    constant ap_const_lv65_10000000000000000 : STD_LOGIC_VECTOR (64 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal and_ln80_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op41_read_state1 : BOOLEAN;
    signal tmp_i_337_nbreadreq_fu_164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op61_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal and_ln80_reg_837 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_reg_841 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_337_reg_858 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_420_i_nbwritereq_fu_178_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_271_fu_700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op100_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal and_ln80_reg_837_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_reg_841_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_337_reg_858_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal currEntry_active_reg_920 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_420_i_reg_928 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_271_reg_932 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op136_write_state3 : BOOLEAN;
    signal icmp_ln175_reg_936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op138_write_state3 : BOOLEAN;
    signal ap_predicate_op142_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal rt_waitForWrite : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rt_update_sessionID_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rt_prevPosition_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rt_update_stop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal retransmitTimerTable_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_ce0 : STD_LOGIC;
    signal retransmitTimerTable_we0 : STD_LOGIC;
    signal retransmitTimerTable_d0 : STD_LOGIC_VECTOR (67 downto 0);
    signal retransmitTimerTable_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_ce1 : STD_LOGIC;
    signal retransmitTimerTable_q1 : STD_LOGIC_VECTOR (67 downto 0);
    signal rt_position_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rxEng2timer_clearRetransmitTimer_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal txEng2timer_setRetransmitTimer_blk_n : STD_LOGIC;
    signal rtTimer2eventEng_setEvent_blk_n : STD_LOGIC;
    signal rtTimer2stateTable_releaseState_blk_n : STD_LOGIC;
    signal timer2txApp_notification_blk_n : STD_LOGIC;
    signal timer2rxApp_notification_blk_n : STD_LOGIC;
    signal rt_update_stop_load_reg_832 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal currID_V_reg_845 : STD_LOGIC_VECTOR (15 downto 0);
    signal currID_V_reg_845_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_fu_538_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln886_reg_862 : STD_LOGIC_VECTOR (9 downto 0);
    signal set_sessionID_V_fu_583_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal set_sessionID_V_reg_876 : STD_LOGIC_VECTOR (15 downto 0);
    signal set_type_reg_886 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln77_fu_602_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln77_reg_896 : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_addr_reg_914 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln175_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_arrayidx47_3416457_idx_i_phi_fu_258_p22 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_arrayidx47_3416457_idx_i_reg_255 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_437_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_currID_0446_i_phi_fu_285_p22 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_currID_0446_i_reg_282 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_currEntry_type_1_phi_fu_312_p22 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_currEntry_type_1_reg_309 : STD_LOGIC_VECTOR (31 downto 0);
    signal currEntry_type_fu_672_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_currEntry_active_1_phi_fu_339_p22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_currEntry_active_1_reg_336 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_374 : STD_LOGIC_VECTOR (2 downto 0);
    signal currEntry_retries_V_1_fu_708_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_402 : STD_LOGIC_VECTOR (31 downto 0);
    signal currEntry_time_V_1_fu_693_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_fu_733_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal currEntry_time_V_fu_667_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln587_13_fu_578_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln145_fu_597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_fu_656_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln75_fu_738_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln145_fu_504_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_rt_prevPosition_V_load : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln117_cast_i_fu_568_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln886_157_fu_644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln108_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_nbreadreq_fu_150_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal or_ln189_2_i_fu_743_p5 : STD_LOGIC_VECTOR (67 downto 0);
    signal select_ln82_fu_804_p3 : STD_LOGIC_VECTOR (67 downto 0);
    signal icmp_ln1069_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln136_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln886_fu_542_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1077_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1077_fu_548_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_fu_560_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1542_fu_606_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_fu_610_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln108_fu_616_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln108_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1085_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_762_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_780_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal and_ln1_fu_790_p3 : STD_LOGIC_VECTOR (67 downto 0);
    signal and_ln_fu_772_p3 : STD_LOGIC_VECTOR (67 downto 0);
    signal or_ln84_fu_798_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal or_ln174_250_i_fu_820_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op60_load_state1 : BOOLEAN;
    signal ap_enable_operation_60 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op84_load_state2 : BOOLEAN;
    signal ap_enable_operation_84 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op124_store_state2 : BOOLEAN;
    signal ap_enable_operation_124 : BOOLEAN;
    signal ap_enable_operation_134 : BOOLEAN;
    signal ap_predicate_op78_load_state1 : BOOLEAN;
    signal ap_enable_operation_78 : BOOLEAN;
    signal ap_predicate_op105_load_state2 : BOOLEAN;
    signal ap_enable_operation_105 : BOOLEAN;
    signal ap_enable_operation_82 : BOOLEAN;
    signal ap_enable_operation_127 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_206 : BOOLEAN;
    signal ap_condition_245 : BOOLEAN;
    signal ap_condition_61 : BOOLEAN;
    signal ap_condition_198 : BOOLEAN;
    signal ap_condition_687 : BOOLEAN;
    signal ap_condition_378 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component toe_top_retransmit_timer_retransmitTimerTable_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (67 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (67 downto 0) );
    end component;



begin
    retransmitTimerTable_U : component toe_top_retransmit_timer_retransmitTimerTable_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 68,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => retransmitTimerTable_address0,
        ce0 => retransmitTimerTable_ce0,
        we0 => retransmitTimerTable_we0,
        d0 => retransmitTimerTable_d0,
        address1 => retransmitTimerTable_address1,
        ce1 => retransmitTimerTable_ce1,
        q1 => retransmitTimerTable_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    rt_position_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_687)) then
                if (((tmp_i_337_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (or_ln108_fu_638_p2 = ap_const_lv1_0))) then 
                    rt_position_V <= add_ln886_157_fu_644_p2;
                elsif ((tmp_i_337_nbreadreq_fu_164_p3 = ap_const_lv1_0)) then 
                    rt_position_V <= select_ln117_cast_i_fu_568_p1;
                end if;
            end if; 
        end if;
    end process;

    rt_waitForWrite_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_378)) then
                if ((ap_const_lv1_1 = and_ln80_fu_486_p2)) then 
                    rt_waitForWrite <= ap_const_lv1_0;
                elsif (((or_ln94_fu_498_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_486_p2))) then 
                    rt_waitForWrite <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln80_reg_837 <= and_ln80_fu_486_p2;
                and_ln80_reg_837_pp0_iter1_reg <= and_ln80_reg_837;
                currID_V_reg_845_pp0_iter1_reg <= currID_V_reg_845;
                or_ln94_reg_841_pp0_iter1_reg <= or_ln94_reg_841;
                rt_update_stop_load_reg_832 <= rt_update_stop;
                tmp_i_337_reg_858_pp0_iter1_reg <= tmp_i_337_reg_858;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currEntry_active_reg_920 <= retransmitTimerTable_q1(35 downto 35);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_fu_498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_486_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currID_V_reg_845 <= rt_position_V;
                tmp_i_337_reg_858 <= tmp_i_337_nbreadreq_fu_164_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1081_reg_924 <= icmp_ln1081_fu_687_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_271_fu_700_p3 = ap_const_lv1_1) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln175_reg_936 <= icmp_ln175_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln80_fu_486_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln94_reg_841 <= or_ln94_fu_498_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln80_fu_486_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                retransmitTimerTable_addr_reg_914 <= zext_ln587_fu_656_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rt_prevPosition_V <= ap_phi_mux_currID_0446_i_phi_fu_285_p22;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_fu_498_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_486_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rt_update_sessionID_V <= trunc_ln145_fu_504_p1;
                rt_update_stop <= rxEng2timer_clearRetransmitTimer_dout(16 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_337_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (or_ln94_fu_498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_486_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                set_sessionID_V_reg_876 <= set_sessionID_V_fu_583_p1;
                set_type_reg_886 <= txEng2timer_setRetransmitTimer_dout(47 downto 16);
                trunc_ln77_reg_896 <= trunc_ln77_fu_602_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_271_reg_932 <= retransmitTimerTable_q1(34 downto 34);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_420_i_reg_928 <= (0=>rtTimer2eventEng_setEvent_full_n, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_337_nbreadreq_fu_164_p3 = ap_const_lv1_0) and (or_ln94_fu_498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_486_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln886_reg_862 <= trunc_ln886_fu_538_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1077_fu_548_p2 <= std_logic_vector(unsigned(trunc_ln886_fu_538_p1) + unsigned(ap_const_lv10_1));
    add_ln886_157_fu_644_p2 <= std_logic_vector(unsigned(rt_position_V) + unsigned(ap_const_lv16_5));
    add_ln886_fu_542_p2 <= std_logic_vector(unsigned(rt_position_V) + unsigned(ap_const_lv16_1));
    and_ln1_fu_790_p3 <= (tmp_s_fu_780_p4 & ap_const_lv35_0);
    and_ln80_fu_486_p2 <= (rt_waitForWrite and icmp_ln1069_fu_480_p2);
    and_ln_fu_772_p3 <= (tmp_fu_762_p4 & ap_const_lv36_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rxEng2timer_clearRetransmitTimer_empty_n, ap_predicate_op41_read_state1, txEng2timer_setRetransmitTimer_empty_n, ap_predicate_op61_read_state1, ap_done_reg, rtTimer2eventEng_setEvent_full_n, ap_predicate_op100_write_state2, rtTimer2stateTable_releaseState_full_n, ap_predicate_op136_write_state3, timer2rxApp_notification_full_n, ap_predicate_op138_write_state3, timer2txApp_notification_full_n, ap_predicate_op142_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (txEng2timer_setRetransmitTimer_empty_n = ap_const_logic_0)) or ((ap_predicate_op41_read_state1 = ap_const_boolean_1) and (rxEng2timer_clearRetransmitTimer_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op142_write_state3 = ap_const_boolean_1) and (timer2txApp_notification_full_n = ap_const_logic_0)) or ((ap_predicate_op138_write_state3 = ap_const_boolean_1) and (timer2rxApp_notification_full_n = ap_const_logic_0)) or ((ap_predicate_op136_write_state3 = ap_const_boolean_1) and (rtTimer2stateTable_releaseState_full_n = ap_const_logic_0)))) or ((ap_predicate_op100_write_state2 = ap_const_boolean_1) and (rtTimer2eventEng_setEvent_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rxEng2timer_clearRetransmitTimer_empty_n, ap_predicate_op41_read_state1, txEng2timer_setRetransmitTimer_empty_n, ap_predicate_op61_read_state1, ap_done_reg, rtTimer2eventEng_setEvent_full_n, ap_predicate_op100_write_state2, rtTimer2stateTable_releaseState_full_n, ap_predicate_op136_write_state3, timer2rxApp_notification_full_n, ap_predicate_op138_write_state3, timer2txApp_notification_full_n, ap_predicate_op142_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (txEng2timer_setRetransmitTimer_empty_n = ap_const_logic_0)) or ((ap_predicate_op41_read_state1 = ap_const_boolean_1) and (rxEng2timer_clearRetransmitTimer_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op142_write_state3 = ap_const_boolean_1) and (timer2txApp_notification_full_n = ap_const_logic_0)) or ((ap_predicate_op138_write_state3 = ap_const_boolean_1) and (timer2rxApp_notification_full_n = ap_const_logic_0)) or ((ap_predicate_op136_write_state3 = ap_const_boolean_1) and (rtTimer2stateTable_releaseState_full_n = ap_const_logic_0)))) or ((ap_predicate_op100_write_state2 = ap_const_boolean_1) and (rtTimer2eventEng_setEvent_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rxEng2timer_clearRetransmitTimer_empty_n, ap_predicate_op41_read_state1, txEng2timer_setRetransmitTimer_empty_n, ap_predicate_op61_read_state1, ap_done_reg, rtTimer2eventEng_setEvent_full_n, ap_predicate_op100_write_state2, rtTimer2stateTable_releaseState_full_n, ap_predicate_op136_write_state3, timer2rxApp_notification_full_n, ap_predicate_op138_write_state3, timer2txApp_notification_full_n, ap_predicate_op142_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (txEng2timer_setRetransmitTimer_empty_n = ap_const_logic_0)) or ((ap_predicate_op41_read_state1 = ap_const_boolean_1) and (rxEng2timer_clearRetransmitTimer_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op142_write_state3 = ap_const_boolean_1) and (timer2txApp_notification_full_n = ap_const_logic_0)) or ((ap_predicate_op138_write_state3 = ap_const_boolean_1) and (timer2rxApp_notification_full_n = ap_const_logic_0)) or ((ap_predicate_op136_write_state3 = ap_const_boolean_1) and (rtTimer2stateTable_releaseState_full_n = ap_const_logic_0)))) or ((ap_predicate_op100_write_state2 = ap_const_boolean_1) and (rtTimer2eventEng_setEvent_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rxEng2timer_clearRetransmitTimer_empty_n, ap_predicate_op41_read_state1, txEng2timer_setRetransmitTimer_empty_n, ap_predicate_op61_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (txEng2timer_setRetransmitTimer_empty_n = ap_const_logic_0)) or ((ap_predicate_op41_read_state1 = ap_const_boolean_1) and (rxEng2timer_clearRetransmitTimer_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rtTimer2eventEng_setEvent_full_n, ap_predicate_op100_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op100_write_state2 = ap_const_boolean_1) and (rtTimer2eventEng_setEvent_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(rtTimer2stateTable_releaseState_full_n, ap_predicate_op136_write_state3, timer2rxApp_notification_full_n, ap_predicate_op138_write_state3, timer2txApp_notification_full_n, ap_predicate_op142_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((ap_predicate_op142_write_state3 = ap_const_boolean_1) and (timer2txApp_notification_full_n = ap_const_logic_0)) or ((ap_predicate_op138_write_state3 = ap_const_boolean_1) and (timer2rxApp_notification_full_n = ap_const_logic_0)) or ((ap_predicate_op136_write_state3 = ap_const_boolean_1) and (rtTimer2stateTable_releaseState_full_n = ap_const_logic_0)));
    end process;


    ap_condition_198_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
                ap_condition_198 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_206_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_206 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_245_assign_proc : process(and_ln80_fu_486_p2, or_ln94_fu_498_p2, tmp_i_337_nbreadreq_fu_164_p3)
    begin
                ap_condition_245 <= ((tmp_i_337_nbreadreq_fu_164_p3 = ap_const_lv1_0) and (or_ln94_fu_498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_486_p2));
    end process;


    ap_condition_378_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_378 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_61_assign_proc : process(and_ln80_fu_486_p2, or_ln94_fu_498_p2, tmp_i_337_nbreadreq_fu_164_p3)
    begin
                ap_condition_61 <= ((tmp_i_337_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (or_ln94_fu_498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_486_p2));
    end process;


    ap_condition_687_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, and_ln80_fu_486_p2, or_ln94_fu_498_p2, ap_block_pp0_stage0_11001)
    begin
                ap_condition_687 <= ((or_ln94_fu_498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_486_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_105_assign_proc : process(ap_predicate_op105_load_state2)
    begin
                ap_enable_operation_105 <= (ap_predicate_op105_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_124_assign_proc : process(ap_predicate_op124_store_state2)
    begin
                ap_enable_operation_124 <= (ap_predicate_op124_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_127_assign_proc : process(and_ln80_reg_837)
    begin
                ap_enable_operation_127 <= (ap_const_lv1_1 = and_ln80_reg_837);
    end process;


    ap_enable_operation_134_assign_proc : process(and_ln80_reg_837)
    begin
                ap_enable_operation_134 <= (ap_const_lv1_1 = and_ln80_reg_837);
    end process;


    ap_enable_operation_60_assign_proc : process(ap_predicate_op60_load_state1)
    begin
                ap_enable_operation_60 <= (ap_predicate_op60_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_78_assign_proc : process(ap_predicate_op78_load_state1)
    begin
                ap_enable_operation_78 <= (ap_predicate_op78_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_82_assign_proc : process(and_ln80_fu_486_p2)
    begin
                ap_enable_operation_82 <= (ap_const_lv1_1 = and_ln80_fu_486_p2);
    end process;


    ap_enable_operation_84_assign_proc : process(ap_predicate_op84_load_state2)
    begin
                ap_enable_operation_84 <= (ap_predicate_op84_load_state2 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_arrayidx47_3416457_idx_i_phi_fu_258_p22_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841, tmp_i_337_reg_858, grp_fu_456_p3, icmp_ln1081_fu_687_p2, tmp_420_i_nbwritereq_fu_178_p3, tmp_271_fu_700_p3, trunc_ln886_reg_862, trunc_ln77_reg_896, ap_phi_reg_pp0_iter1_arrayidx47_3416457_idx_i_reg_255, grp_fu_437_p4)
    begin
        if ((((tmp_271_fu_700_p3 = ap_const_lv1_0) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_0) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((icmp_ln1081_fu_687_p2 = ap_const_lv1_0) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((tmp_271_fu_700_p3 = ap_const_lv1_1) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)))) then 
            ap_phi_mux_arrayidx47_3416457_idx_i_phi_fu_258_p22 <= trunc_ln886_reg_862;
        elsif ((((grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or (not((grp_fu_437_p4 = ap_const_lv3_0)) and not((grp_fu_437_p4 = ap_const_lv3_3)) and not((grp_fu_437_p4 = ap_const_lv3_2)) and not((grp_fu_437_p4 = ap_const_lv3_1)) and (grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_0)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_3)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_2)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_1)))) then 
            ap_phi_mux_arrayidx47_3416457_idx_i_phi_fu_258_p22 <= trunc_ln77_reg_896;
        else 
            ap_phi_mux_arrayidx47_3416457_idx_i_phi_fu_258_p22 <= ap_phi_reg_pp0_iter1_arrayidx47_3416457_idx_i_reg_255;
        end if; 
    end process;


    ap_phi_mux_currEntry_active_1_phi_fu_339_p22_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841, tmp_i_337_reg_858, grp_fu_456_p3, icmp_ln1081_fu_687_p2, tmp_420_i_nbwritereq_fu_178_p3, tmp_271_fu_700_p3, grp_fu_437_p4, ap_phi_reg_pp0_iter1_currEntry_active_1_reg_336)
    begin
        if ((((tmp_271_fu_700_p3 = ap_const_lv1_0) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((tmp_271_fu_700_p3 = ap_const_lv1_1) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)))) then 
            ap_phi_mux_currEntry_active_1_phi_fu_339_p22 <= ap_const_lv1_0;
        elsif ((((grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_0) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((icmp_ln1081_fu_687_p2 = ap_const_lv1_0) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or (not((grp_fu_437_p4 = ap_const_lv3_0)) and not((grp_fu_437_p4 = ap_const_lv3_3)) and not((grp_fu_437_p4 = ap_const_lv3_2)) and not((grp_fu_437_p4 = ap_const_lv3_1)) and (grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_0)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_3)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_2)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_1)))) then 
            ap_phi_mux_currEntry_active_1_phi_fu_339_p22 <= ap_const_lv1_1;
        else 
            ap_phi_mux_currEntry_active_1_phi_fu_339_p22 <= ap_phi_reg_pp0_iter1_currEntry_active_1_reg_336;
        end if; 
    end process;


    ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841, tmp_i_337_reg_858, grp_fu_456_p3, icmp_ln1081_fu_687_p2, tmp_420_i_nbwritereq_fu_178_p3, tmp_271_fu_700_p3, retransmitTimerTable_q1, grp_fu_437_p4, ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_374, currEntry_retries_V_1_fu_708_p2)
    begin
        if (((tmp_271_fu_700_p3 = ap_const_lv1_1) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837))) then 
            ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22 <= ap_const_lv3_0;
        elsif (((tmp_271_fu_700_p3 = ap_const_lv1_0) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837))) then 
            ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22 <= currEntry_retries_V_1_fu_708_p2;
        elsif ((((grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_0) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((icmp_ln1081_fu_687_p2 = ap_const_lv1_0) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or (not((grp_fu_437_p4 = ap_const_lv3_0)) and not((grp_fu_437_p4 = ap_const_lv3_3)) and not((grp_fu_437_p4 = ap_const_lv3_2)) and not((grp_fu_437_p4 = ap_const_lv3_1)) and (grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_0)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_3)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_2)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_1)))) then 
            ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22 <= retransmitTimerTable_q1(34 downto 32);
        else 
            ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22 <= ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_374;
        end if; 
    end process;


    ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841, tmp_i_337_reg_858, grp_fu_456_p3, icmp_ln1081_fu_687_p2, tmp_420_i_nbwritereq_fu_178_p3, tmp_271_fu_700_p3, grp_fu_437_p4, ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_402, currEntry_time_V_1_fu_693_p2, trunc_ln125_fu_733_p1, currEntry_time_V_fu_667_p1)
    begin
        if (((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837))) then 
            ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 <= currEntry_time_V_fu_667_p1;
        elsif (((grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837))) then 
            ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 <= trunc_ln125_fu_733_p1;
        elsif ((((tmp_271_fu_700_p3 = ap_const_lv1_0) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_0) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((tmp_271_fu_700_p3 = ap_const_lv1_1) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)))) then 
            ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 <= ap_const_lv32_0;
        elsif (((icmp_ln1081_fu_687_p2 = ap_const_lv1_0) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837))) then 
            ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 <= currEntry_time_V_1_fu_693_p2;
        elsif (((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_0))) then 
            ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 <= ap_const_lv32_2625B;
        elsif ((not((grp_fu_437_p4 = ap_const_lv3_0)) and not((grp_fu_437_p4 = ap_const_lv3_3)) and not((grp_fu_437_p4 = ap_const_lv3_2)) and not((grp_fu_437_p4 = ap_const_lv3_1)) and (grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837))) then 
            ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 <= ap_const_lv32_47868D;
        elsif (((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_3))) then 
            ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 <= ap_const_lv32_23C347;
        elsif (((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_2))) then 
            ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 <= ap_const_lv32_17D785;
        elsif (((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_1))) then 
            ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 <= ap_const_lv32_BEBC3;
        else 
            ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 <= ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_402;
        end if; 
    end process;


    ap_phi_mux_currEntry_type_1_phi_fu_312_p22_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841, tmp_i_337_reg_858, grp_fu_456_p3, icmp_ln1081_fu_687_p2, tmp_420_i_nbwritereq_fu_178_p3, tmp_271_fu_700_p3, retransmitTimerTable_q1, set_type_reg_886, grp_fu_437_p4, ap_phi_reg_pp0_iter1_currEntry_type_1_reg_309)
    begin
        if ((((tmp_271_fu_700_p3 = ap_const_lv1_0) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_0) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((icmp_ln1081_fu_687_p2 = ap_const_lv1_0) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((tmp_271_fu_700_p3 = ap_const_lv1_1) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)))) then 
            ap_phi_mux_currEntry_type_1_phi_fu_312_p22 <= retransmitTimerTable_q1(67 downto 36);
        elsif ((((grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or (not((grp_fu_437_p4 = ap_const_lv3_0)) and not((grp_fu_437_p4 = ap_const_lv3_3)) and not((grp_fu_437_p4 = ap_const_lv3_2)) and not((grp_fu_437_p4 = ap_const_lv3_1)) and (grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_0)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_3)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_2)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_1)))) then 
            ap_phi_mux_currEntry_type_1_phi_fu_312_p22 <= set_type_reg_886;
        else 
            ap_phi_mux_currEntry_type_1_phi_fu_312_p22 <= ap_phi_reg_pp0_iter1_currEntry_type_1_reg_309;
        end if; 
    end process;


    ap_phi_mux_currID_0446_i_phi_fu_285_p22_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841, tmp_i_337_reg_858, grp_fu_456_p3, icmp_ln1081_fu_687_p2, tmp_420_i_nbwritereq_fu_178_p3, tmp_271_fu_700_p3, currID_V_reg_845, set_sessionID_V_reg_876, grp_fu_437_p4, ap_phi_reg_pp0_iter1_currID_0446_i_reg_282)
    begin
        if ((((tmp_271_fu_700_p3 = ap_const_lv1_0) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_0) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((icmp_ln1081_fu_687_p2 = ap_const_lv1_0) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((tmp_271_fu_700_p3 = ap_const_lv1_1) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)))) then 
            ap_phi_mux_currID_0446_i_phi_fu_285_p22 <= currID_V_reg_845;
        elsif ((((grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or (not((grp_fu_437_p4 = ap_const_lv3_0)) and not((grp_fu_437_p4 = ap_const_lv3_3)) and not((grp_fu_437_p4 = ap_const_lv3_2)) and not((grp_fu_437_p4 = ap_const_lv3_1)) and (grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_0)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_3)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_2)) or ((grp_fu_456_p3 = ap_const_lv1_0) and (tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (grp_fu_437_p4 = ap_const_lv3_1)))) then 
            ap_phi_mux_currID_0446_i_phi_fu_285_p22 <= set_sessionID_V_reg_876;
        else 
            ap_phi_mux_currID_0446_i_phi_fu_285_p22 <= ap_phi_reg_pp0_iter1_currID_0446_i_reg_282;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_arrayidx47_3416457_idx_i_reg_255 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_currEntry_active_1_reg_336 <= "X";
    ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_374 <= "XXX";
    ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_402 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_currEntry_type_1_reg_309 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_currID_0446_i_reg_282 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op100_write_state2_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841, tmp_i_337_reg_858, grp_fu_456_p3, icmp_ln1081_fu_687_p2, tmp_420_i_nbwritereq_fu_178_p3, tmp_271_fu_700_p3)
    begin
                ap_predicate_op100_write_state2 <= ((tmp_271_fu_700_p3 = ap_const_lv1_0) and (tmp_420_i_nbwritereq_fu_178_p3 = ap_const_lv1_1) and (icmp_ln1081_fu_687_p2 = ap_const_lv1_1) and (grp_fu_456_p3 = ap_const_lv1_1) and (tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837));
    end process;


    ap_predicate_op105_load_state2_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841, tmp_i_337_reg_858)
    begin
                ap_predicate_op105_load_state2 <= ((tmp_i_337_reg_858 = ap_const_lv1_1) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837));
    end process;


    ap_predicate_op124_store_state2_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841)
    begin
                ap_predicate_op124_store_state2 <= ((or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837));
    end process;


    ap_predicate_op136_write_state3_assign_proc : process(and_ln80_reg_837_pp0_iter1_reg, or_ln94_reg_841_pp0_iter1_reg, tmp_i_337_reg_858_pp0_iter1_reg, currEntry_active_reg_920, icmp_ln1081_reg_924, tmp_420_i_reg_928, tmp_271_reg_932)
    begin
                ap_predicate_op136_write_state3 <= ((ap_const_lv1_0 = and_ln80_reg_837_pp0_iter1_reg) and (tmp_271_reg_932 = ap_const_lv1_1) and (tmp_420_i_reg_928 = ap_const_lv1_1) and (icmp_ln1081_reg_924 = ap_const_lv1_1) and (currEntry_active_reg_920 = ap_const_lv1_1) and (tmp_i_337_reg_858_pp0_iter1_reg = ap_const_lv1_0) and (or_ln94_reg_841_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op138_write_state3_assign_proc : process(and_ln80_reg_837_pp0_iter1_reg, or_ln94_reg_841_pp0_iter1_reg, tmp_i_337_reg_858_pp0_iter1_reg, currEntry_active_reg_920, icmp_ln1081_reg_924, tmp_420_i_reg_928, tmp_271_reg_932, icmp_ln175_reg_936)
    begin
                ap_predicate_op138_write_state3 <= ((ap_const_lv1_0 = and_ln80_reg_837_pp0_iter1_reg) and (icmp_ln175_reg_936 = ap_const_lv1_0) and (tmp_271_reg_932 = ap_const_lv1_1) and (tmp_420_i_reg_928 = ap_const_lv1_1) and (icmp_ln1081_reg_924 = ap_const_lv1_1) and (currEntry_active_reg_920 = ap_const_lv1_1) and (tmp_i_337_reg_858_pp0_iter1_reg = ap_const_lv1_0) and (or_ln94_reg_841_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op142_write_state3_assign_proc : process(and_ln80_reg_837_pp0_iter1_reg, or_ln94_reg_841_pp0_iter1_reg, tmp_i_337_reg_858_pp0_iter1_reg, currEntry_active_reg_920, icmp_ln1081_reg_924, tmp_420_i_reg_928, tmp_271_reg_932, icmp_ln175_reg_936)
    begin
                ap_predicate_op142_write_state3 <= ((ap_const_lv1_0 = and_ln80_reg_837_pp0_iter1_reg) and (icmp_ln175_reg_936 = ap_const_lv1_1) and (tmp_271_reg_932 = ap_const_lv1_1) and (tmp_420_i_reg_928 = ap_const_lv1_1) and (icmp_ln1081_reg_924 = ap_const_lv1_1) and (currEntry_active_reg_920 = ap_const_lv1_1) and (tmp_i_337_reg_858_pp0_iter1_reg = ap_const_lv1_0) and (or_ln94_reg_841_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op41_read_state1_assign_proc : process(and_ln80_fu_486_p2, or_ln94_fu_498_p2)
    begin
                ap_predicate_op41_read_state1 <= ((or_ln94_fu_498_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_486_p2));
    end process;


    ap_predicate_op60_load_state1_assign_proc : process(and_ln80_fu_486_p2, or_ln94_fu_498_p2, tmp_i_337_nbreadreq_fu_164_p3)
    begin
                ap_predicate_op60_load_state1 <= ((tmp_i_337_nbreadreq_fu_164_p3 = ap_const_lv1_0) and (or_ln94_fu_498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_486_p2));
    end process;


    ap_predicate_op61_read_state1_assign_proc : process(and_ln80_fu_486_p2, or_ln94_fu_498_p2, tmp_i_337_nbreadreq_fu_164_p3)
    begin
                ap_predicate_op61_read_state1 <= ((tmp_i_337_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (or_ln94_fu_498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_486_p2));
    end process;


    ap_predicate_op78_load_state1_assign_proc : process(and_ln80_fu_486_p2, or_ln94_fu_498_p2, tmp_i_337_nbreadreq_fu_164_p3)
    begin
                ap_predicate_op78_load_state1 <= ((tmp_i_337_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (or_ln94_fu_498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_486_p2));
    end process;


    ap_predicate_op84_load_state2_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841, tmp_i_337_reg_858)
    begin
                ap_predicate_op84_load_state2 <= ((tmp_i_337_reg_858 = ap_const_lv1_0) and (or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_rt_prevPosition_V_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln80_reg_837, or_ln94_reg_841, rt_prevPosition_V, ap_block_pp0_stage0, ap_phi_mux_currID_0446_i_phi_fu_285_p22)
    begin
        if (((or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_rt_prevPosition_V_load <= ap_phi_mux_currID_0446_i_phi_fu_285_p22;
        else 
            ap_sig_allocacmp_rt_prevPosition_V_load <= rt_prevPosition_V;
        end if; 
    end process;

    currEntry_retries_V_1_fu_708_p2 <= std_logic_vector(unsigned(grp_fu_437_p4) + unsigned(ap_const_lv3_1));
    currEntry_time_V_1_fu_693_p2 <= std_logic_vector(unsigned(currEntry_time_V_fu_667_p1) + unsigned(ap_const_lv32_FFFFFFFF));
    currEntry_time_V_fu_667_p1 <= retransmitTimerTable_q1(32 - 1 downto 0);
    currEntry_type_fu_672_p4 <= retransmitTimerTable_q1(67 downto 36);
    grp_fu_437_p4 <= retransmitTimerTable_q1(34 downto 32);
    grp_fu_456_p3 <= retransmitTimerTable_q1(35 downto 35);
    icmp_ln1069_fu_480_p2 <= "0" when (rt_update_sessionID_V = ap_sig_allocacmp_rt_prevPosition_V_load) else "1";
    icmp_ln1077_fu_554_p2 <= "1" when (unsigned(add_ln886_fu_542_p2) > unsigned(ap_const_lv16_3E7)) else "0";
    icmp_ln1081_fu_687_p2 <= "1" when (currEntry_time_V_fu_667_p1 = ap_const_lv32_0) else "0";
    icmp_ln1085_fu_632_p2 <= "1" when (unsigned(rt_position_V) > unsigned(set_sessionID_V_fu_583_p1)) else "0";
    icmp_ln108_fu_620_p2 <= "1" when (signed(ret_V_fu_610_p2) < signed(zext_ln108_fu_616_p1)) else "0";
    icmp_ln175_fu_727_p2 <= "1" when (currEntry_type_fu_672_p4 = ap_const_lv32_3) else "0";
    or_ln108_fu_638_p2 <= (xor_ln108_fu_626_p2 or icmp_ln1085_fu_632_p2);
    or_ln174_250_i_fu_820_p3 <= (ap_const_lv1_0 & currID_V_reg_845_pp0_iter1_reg);
    or_ln189_2_i_fu_743_p5 <= (((ap_phi_mux_currEntry_type_1_phi_fu_312_p22 & ap_phi_mux_currEntry_active_1_phi_fu_339_p22) & ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22) & ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22);
    or_ln84_fu_798_p2 <= (ap_const_lv68_2625B or and_ln1_fu_790_p3);
    or_ln94_fu_498_p2 <= (xor_ln136_fu_492_p2 or rt_waitForWrite);
    ret_V_fu_610_p2 <= std_logic_vector(unsigned(zext_ln1542_fu_606_p1) + unsigned(ap_const_lv17_1FFFD));

    retransmitTimerTable_address0_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841, retransmitTimerTable_addr_reg_914, zext_ln75_fu_738_p1, ap_condition_206)
    begin
        if ((ap_const_boolean_1 = ap_condition_206)) then
            if ((ap_const_lv1_1 = and_ln80_reg_837)) then 
                retransmitTimerTable_address0 <= retransmitTimerTable_addr_reg_914;
            elsif (((or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837))) then 
                retransmitTimerTable_address0 <= zext_ln75_fu_738_p1(10 - 1 downto 0);
            else 
                retransmitTimerTable_address0 <= "XXXXXXXXXX";
            end if;
        else 
            retransmitTimerTable_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    retransmitTimerTable_address1_assign_proc : process(and_ln80_fu_486_p2, zext_ln587_13_fu_578_p1, zext_ln145_fu_597_p1, zext_ln587_fu_656_p1, ap_condition_245, ap_condition_61, ap_condition_198)
    begin
        if ((ap_const_boolean_1 = ap_condition_198)) then
            if ((ap_const_lv1_1 = and_ln80_fu_486_p2)) then 
                retransmitTimerTable_address1 <= zext_ln587_fu_656_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_61)) then 
                retransmitTimerTable_address1 <= zext_ln145_fu_597_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_245)) then 
                retransmitTimerTable_address1 <= zext_ln587_13_fu_578_p1(10 - 1 downto 0);
            else 
                retransmitTimerTable_address1 <= "XXXXXXXXXX";
            end if;
        else 
            retransmitTimerTable_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    retransmitTimerTable_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln80_reg_837, or_ln94_reg_841, ap_block_pp0_stage0_11001)
    begin
        if ((((or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln80_reg_837) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            retransmitTimerTable_ce0 <= ap_const_logic_1;
        else 
            retransmitTimerTable_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    retransmitTimerTable_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, and_ln80_fu_486_p2, or_ln94_fu_498_p2, tmp_i_337_nbreadreq_fu_164_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_i_337_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (or_ln94_fu_498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_486_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln80_fu_486_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_337_nbreadreq_fu_164_p3 = ap_const_lv1_0) and (or_ln94_fu_498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_486_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            retransmitTimerTable_ce1 <= ap_const_logic_1;
        else 
            retransmitTimerTable_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    retransmitTimerTable_d0_assign_proc : process(and_ln80_reg_837, or_ln94_reg_841, or_ln189_2_i_fu_743_p5, select_ln82_fu_804_p3, ap_condition_206)
    begin
        if ((ap_const_boolean_1 = ap_condition_206)) then
            if ((ap_const_lv1_1 = and_ln80_reg_837)) then 
                retransmitTimerTable_d0 <= select_ln82_fu_804_p3;
            elsif (((or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837))) then 
                retransmitTimerTable_d0 <= or_ln189_2_i_fu_743_p5;
            else 
                retransmitTimerTable_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            retransmitTimerTable_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    retransmitTimerTable_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln80_reg_837, or_ln94_reg_841, ap_block_pp0_stage0_11001)
    begin
        if ((((or_ln94_reg_841 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_837) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln80_reg_837) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            retransmitTimerTable_we0 <= ap_const_logic_1;
        else 
            retransmitTimerTable_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rtTimer2eventEng_setEvent_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rtTimer2eventEng_setEvent_full_n, ap_predicate_op100_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op100_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rtTimer2eventEng_setEvent_blk_n <= rtTimer2eventEng_setEvent_full_n;
        else 
            rtTimer2eventEng_setEvent_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rtTimer2eventEng_setEvent_din <= (((currEntry_retries_V_1_fu_708_p2 & ap_const_lv34_0) & currID_V_reg_845) & currEntry_type_fu_672_p4);

    rtTimer2eventEng_setEvent_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op100_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op100_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rtTimer2eventEng_setEvent_write <= ap_const_logic_1;
        else 
            rtTimer2eventEng_setEvent_write <= ap_const_logic_0;
        end if; 
    end process;


    rtTimer2stateTable_releaseState_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rtTimer2stateTable_releaseState_full_n, ap_predicate_op136_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op136_write_state3 = ap_const_boolean_1))) then 
            rtTimer2stateTable_releaseState_blk_n <= rtTimer2stateTable_releaseState_full_n;
        else 
            rtTimer2stateTable_releaseState_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rtTimer2stateTable_releaseState_din <= currID_V_reg_845_pp0_iter1_reg;

    rtTimer2stateTable_releaseState_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op136_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op136_write_state3 = ap_const_boolean_1))) then 
            rtTimer2stateTable_releaseState_write <= ap_const_logic_1;
        else 
            rtTimer2stateTable_releaseState_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng2timer_clearRetransmitTimer_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxEng2timer_clearRetransmitTimer_empty_n, ap_predicate_op41_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op41_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng2timer_clearRetransmitTimer_blk_n <= rxEng2timer_clearRetransmitTimer_empty_n;
        else 
            rxEng2timer_clearRetransmitTimer_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng2timer_clearRetransmitTimer_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op41_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op41_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng2timer_clearRetransmitTimer_read <= ap_const_logic_1;
        else 
            rxEng2timer_clearRetransmitTimer_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln117_cast_i_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln117_fu_560_p3),16));
    select_ln117_fu_560_p3 <= 
        ap_const_lv10_0 when (icmp_ln1077_fu_554_p2(0) = '1') else 
        add_ln1077_fu_548_p2;
    select_ln82_fu_804_p3 <= 
        and_ln_fu_772_p3 when (rt_update_stop_load_reg_832(0) = '1') else 
        or_ln84_fu_798_p2;
    set_sessionID_V_fu_583_p1 <= txEng2timer_setRetransmitTimer_dout(16 - 1 downto 0);

    timer2rxApp_notification_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, timer2rxApp_notification_full_n, ap_predicate_op138_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op138_write_state3 = ap_const_boolean_1))) then 
            timer2rxApp_notification_blk_n <= timer2rxApp_notification_full_n;
        else 
            timer2rxApp_notification_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    timer2rxApp_notification_din <= (ap_const_lv65_10000000000000000 & currID_V_reg_845_pp0_iter1_reg);

    timer2rxApp_notification_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op138_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op138_write_state3 = ap_const_boolean_1))) then 
            timer2rxApp_notification_write <= ap_const_logic_1;
        else 
            timer2rxApp_notification_write <= ap_const_logic_0;
        end if; 
    end process;


    timer2txApp_notification_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, timer2txApp_notification_full_n, ap_predicate_op142_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op142_write_state3 = ap_const_boolean_1))) then 
            timer2txApp_notification_blk_n <= timer2txApp_notification_full_n;
        else 
            timer2txApp_notification_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    timer2txApp_notification_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_250_i_fu_820_p3),72));

    timer2txApp_notification_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op142_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op142_write_state3 = ap_const_boolean_1))) then 
            timer2txApp_notification_write <= ap_const_logic_1;
        else 
            timer2txApp_notification_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_271_fu_700_p3 <= retransmitTimerTable_q1(34 downto 34);
    tmp_420_i_nbwritereq_fu_178_p3 <= (0=>rtTimer2eventEng_setEvent_full_n, others=>'-');
    tmp_fu_762_p4 <= retransmitTimerTable_q1(67 downto 36);
    tmp_i_337_nbreadreq_fu_164_p3 <= (0=>(txEng2timer_setRetransmitTimer_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_150_p3 <= (0=>(rxEng2timer_clearRetransmitTimer_empty_n), others=>'-');
    tmp_s_fu_780_p4 <= retransmitTimerTable_q1(67 downto 35);
    trunc_ln125_fu_733_p1 <= retransmitTimerTable_q1(32 - 1 downto 0);
    trunc_ln145_fu_504_p1 <= rxEng2timer_clearRetransmitTimer_dout(16 - 1 downto 0);
    trunc_ln77_fu_602_p1 <= txEng2timer_setRetransmitTimer_dout(10 - 1 downto 0);
    trunc_ln886_fu_538_p1 <= rt_position_V(10 - 1 downto 0);

    txEng2timer_setRetransmitTimer_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, txEng2timer_setRetransmitTimer_empty_n, ap_predicate_op61_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txEng2timer_setRetransmitTimer_blk_n <= txEng2timer_setRetransmitTimer_empty_n;
        else 
            txEng2timer_setRetransmitTimer_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txEng2timer_setRetransmitTimer_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op61_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txEng2timer_setRetransmitTimer_read <= ap_const_logic_1;
        else 
            txEng2timer_setRetransmitTimer_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln108_fu_626_p2 <= (icmp_ln108_fu_620_p2 xor ap_const_lv1_1);
    xor_ln136_fu_492_p2 <= (tmp_i_nbreadreq_fu_150_p3 xor ap_const_lv1_1);
    zext_ln108_fu_616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rt_position_V),17));
    zext_ln145_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(set_sessionID_V_fu_583_p1),64));
    zext_ln1542_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(set_sessionID_V_fu_583_p1),17));
    zext_ln587_13_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rt_position_V),64));
    zext_ln587_fu_656_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rt_update_sessionID_V),64));
    zext_ln75_fu_738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_arrayidx47_3416457_idx_i_phi_fu_258_p22),64));
end behav;
