DECL|CHANNEL_OFFSET_TAB|variable|CHANNEL_OFFSET_TAB
DECL|DMA_CSELR_OFFSET|macro|DMA_CSELR_OFFSET
DECL|DMA_POSITION_CSELR_CXS|macro|DMA_POSITION_CSELR_CXS
DECL|Direction|member|uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral,
DECL|LL_DMA_CCR_HTIE|macro|LL_DMA_CCR_HTIE
DECL|LL_DMA_CCR_TCIE|macro|LL_DMA_CCR_TCIE
DECL|LL_DMA_CCR_TEIE|macro|LL_DMA_CCR_TEIE
DECL|LL_DMA_CHANNEL_1|macro|LL_DMA_CHANNEL_1
DECL|LL_DMA_CHANNEL_2|macro|LL_DMA_CHANNEL_2
DECL|LL_DMA_CHANNEL_3|macro|LL_DMA_CHANNEL_3
DECL|LL_DMA_CHANNEL_4|macro|LL_DMA_CHANNEL_4
DECL|LL_DMA_CHANNEL_5|macro|LL_DMA_CHANNEL_5
DECL|LL_DMA_CHANNEL_6|macro|LL_DMA_CHANNEL_6
DECL|LL_DMA_CHANNEL_7|macro|LL_DMA_CHANNEL_7
DECL|LL_DMA_CHANNEL_ALL|macro|LL_DMA_CHANNEL_ALL
DECL|LL_DMA_ClearFlag_GI1|function|__STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_GI2|function|__STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_GI3|function|__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_GI4|function|__STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_GI5|function|__STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_GI6|function|__STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_GI7|function|__STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_HT1|function|__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_HT2|function|__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_HT3|function|__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_HT4|function|__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_HT5|function|__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_HT6|function|__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_HT7|function|__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TC1|function|__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TC2|function|__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TC3|function|__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TC4|function|__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TC5|function|__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TC6|function|__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TC7|function|__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TE1|function|__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TE2|function|__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TE3|function|__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TE4|function|__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TE5|function|__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TE6|function|__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)
DECL|LL_DMA_ClearFlag_TE7|function|__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx)
DECL|LL_DMA_ConfigAddresses|function|__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)
DECL|LL_DMA_ConfigTransfer|function|__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)
DECL|LL_DMA_DIRECTION_MEMORY_TO_MEMORY|macro|LL_DMA_DIRECTION_MEMORY_TO_MEMORY
DECL|LL_DMA_DIRECTION_MEMORY_TO_PERIPH|macro|LL_DMA_DIRECTION_MEMORY_TO_PERIPH
DECL|LL_DMA_DIRECTION_PERIPH_TO_MEMORY|macro|LL_DMA_DIRECTION_PERIPH_TO_MEMORY
DECL|LL_DMA_DisableChannel|function|__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_DisableIT_HT|function|__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_DisableIT_TC|function|__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_DisableIT_TE|function|__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_EnableChannel|function|__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_EnableIT_HT|function|__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_EnableIT_TC|function|__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_EnableIT_TE|function|__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetChannelPriorityLevel|function|__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetDataLength|function|__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetDataTransferDirection|function|__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetM2MDstAddress|function|__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetM2MSrcAddress|function|__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetMemoryAddress|function|__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetMemoryIncMode|function|__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetMemorySize|function|__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetMode|function|__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetPeriphAddress|function|__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetPeriphIncMode|function|__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetPeriphRequest|function|__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_GetPeriphSize|function|__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_IFCR_CGIF1|macro|LL_DMA_IFCR_CGIF1
DECL|LL_DMA_IFCR_CGIF2|macro|LL_DMA_IFCR_CGIF2
DECL|LL_DMA_IFCR_CGIF3|macro|LL_DMA_IFCR_CGIF3
DECL|LL_DMA_IFCR_CGIF4|macro|LL_DMA_IFCR_CGIF4
DECL|LL_DMA_IFCR_CGIF5|macro|LL_DMA_IFCR_CGIF5
DECL|LL_DMA_IFCR_CGIF6|macro|LL_DMA_IFCR_CGIF6
DECL|LL_DMA_IFCR_CGIF7|macro|LL_DMA_IFCR_CGIF7
DECL|LL_DMA_IFCR_CHTIF1|macro|LL_DMA_IFCR_CHTIF1
DECL|LL_DMA_IFCR_CHTIF2|macro|LL_DMA_IFCR_CHTIF2
DECL|LL_DMA_IFCR_CHTIF3|macro|LL_DMA_IFCR_CHTIF3
DECL|LL_DMA_IFCR_CHTIF4|macro|LL_DMA_IFCR_CHTIF4
DECL|LL_DMA_IFCR_CHTIF5|macro|LL_DMA_IFCR_CHTIF5
DECL|LL_DMA_IFCR_CHTIF6|macro|LL_DMA_IFCR_CHTIF6
DECL|LL_DMA_IFCR_CHTIF7|macro|LL_DMA_IFCR_CHTIF7
DECL|LL_DMA_IFCR_CTCIF1|macro|LL_DMA_IFCR_CTCIF1
DECL|LL_DMA_IFCR_CTCIF2|macro|LL_DMA_IFCR_CTCIF2
DECL|LL_DMA_IFCR_CTCIF3|macro|LL_DMA_IFCR_CTCIF3
DECL|LL_DMA_IFCR_CTCIF4|macro|LL_DMA_IFCR_CTCIF4
DECL|LL_DMA_IFCR_CTCIF5|macro|LL_DMA_IFCR_CTCIF5
DECL|LL_DMA_IFCR_CTCIF6|macro|LL_DMA_IFCR_CTCIF6
DECL|LL_DMA_IFCR_CTCIF7|macro|LL_DMA_IFCR_CTCIF7
DECL|LL_DMA_IFCR_CTEIF1|macro|LL_DMA_IFCR_CTEIF1
DECL|LL_DMA_IFCR_CTEIF2|macro|LL_DMA_IFCR_CTEIF2
DECL|LL_DMA_IFCR_CTEIF3|macro|LL_DMA_IFCR_CTEIF3
DECL|LL_DMA_IFCR_CTEIF4|macro|LL_DMA_IFCR_CTEIF4
DECL|LL_DMA_IFCR_CTEIF5|macro|LL_DMA_IFCR_CTEIF5
DECL|LL_DMA_IFCR_CTEIF6|macro|LL_DMA_IFCR_CTEIF6
DECL|LL_DMA_IFCR_CTEIF7|macro|LL_DMA_IFCR_CTEIF7
DECL|LL_DMA_ISR_GIF1|macro|LL_DMA_ISR_GIF1
DECL|LL_DMA_ISR_GIF2|macro|LL_DMA_ISR_GIF2
DECL|LL_DMA_ISR_GIF3|macro|LL_DMA_ISR_GIF3
DECL|LL_DMA_ISR_GIF4|macro|LL_DMA_ISR_GIF4
DECL|LL_DMA_ISR_GIF5|macro|LL_DMA_ISR_GIF5
DECL|LL_DMA_ISR_GIF6|macro|LL_DMA_ISR_GIF6
DECL|LL_DMA_ISR_GIF7|macro|LL_DMA_ISR_GIF7
DECL|LL_DMA_ISR_HTIF1|macro|LL_DMA_ISR_HTIF1
DECL|LL_DMA_ISR_HTIF2|macro|LL_DMA_ISR_HTIF2
DECL|LL_DMA_ISR_HTIF3|macro|LL_DMA_ISR_HTIF3
DECL|LL_DMA_ISR_HTIF4|macro|LL_DMA_ISR_HTIF4
DECL|LL_DMA_ISR_HTIF5|macro|LL_DMA_ISR_HTIF5
DECL|LL_DMA_ISR_HTIF6|macro|LL_DMA_ISR_HTIF6
DECL|LL_DMA_ISR_HTIF7|macro|LL_DMA_ISR_HTIF7
DECL|LL_DMA_ISR_TCIF1|macro|LL_DMA_ISR_TCIF1
DECL|LL_DMA_ISR_TCIF2|macro|LL_DMA_ISR_TCIF2
DECL|LL_DMA_ISR_TCIF3|macro|LL_DMA_ISR_TCIF3
DECL|LL_DMA_ISR_TCIF4|macro|LL_DMA_ISR_TCIF4
DECL|LL_DMA_ISR_TCIF5|macro|LL_DMA_ISR_TCIF5
DECL|LL_DMA_ISR_TCIF6|macro|LL_DMA_ISR_TCIF6
DECL|LL_DMA_ISR_TCIF7|macro|LL_DMA_ISR_TCIF7
DECL|LL_DMA_ISR_TEIF1|macro|LL_DMA_ISR_TEIF1
DECL|LL_DMA_ISR_TEIF2|macro|LL_DMA_ISR_TEIF2
DECL|LL_DMA_ISR_TEIF3|macro|LL_DMA_ISR_TEIF3
DECL|LL_DMA_ISR_TEIF4|macro|LL_DMA_ISR_TEIF4
DECL|LL_DMA_ISR_TEIF5|macro|LL_DMA_ISR_TEIF5
DECL|LL_DMA_ISR_TEIF6|macro|LL_DMA_ISR_TEIF6
DECL|LL_DMA_ISR_TEIF7|macro|LL_DMA_ISR_TEIF7
DECL|LL_DMA_InitTypeDef|typedef|} LL_DMA_InitTypeDef;
DECL|LL_DMA_IsActiveFlag_GI1|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_GI2|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_GI3|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_GI4|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_GI5|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_GI6|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_GI7|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_HT1|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_HT2|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_HT3|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_HT4|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_HT5|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_HT6|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_HT7|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TC1|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TC2|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TC3|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TC4|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TC5|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TC6|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TC7|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TE1|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TE2|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TE3|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TE4|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TE5|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TE6|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsActiveFlag_TE7|function|__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)
DECL|LL_DMA_IsEnabledChannel|function|__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_IsEnabledIT_HT|function|__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_IsEnabledIT_TC|function|__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_IsEnabledIT_TE|function|__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
DECL|LL_DMA_MDATAALIGN_BYTE|macro|LL_DMA_MDATAALIGN_BYTE
DECL|LL_DMA_MDATAALIGN_HALFWORD|macro|LL_DMA_MDATAALIGN_HALFWORD
DECL|LL_DMA_MDATAALIGN_WORD|macro|LL_DMA_MDATAALIGN_WORD
DECL|LL_DMA_MEMORY_INCREMENT|macro|LL_DMA_MEMORY_INCREMENT
DECL|LL_DMA_MEMORY_NOINCREMENT|macro|LL_DMA_MEMORY_NOINCREMENT
DECL|LL_DMA_MODE_CIRCULAR|macro|LL_DMA_MODE_CIRCULAR
DECL|LL_DMA_MODE_NORMAL|macro|LL_DMA_MODE_NORMAL
DECL|LL_DMA_PDATAALIGN_BYTE|macro|LL_DMA_PDATAALIGN_BYTE
DECL|LL_DMA_PDATAALIGN_HALFWORD|macro|LL_DMA_PDATAALIGN_HALFWORD
DECL|LL_DMA_PDATAALIGN_WORD|macro|LL_DMA_PDATAALIGN_WORD
DECL|LL_DMA_PERIPH_INCREMENT|macro|LL_DMA_PERIPH_INCREMENT
DECL|LL_DMA_PERIPH_NOINCREMENT|macro|LL_DMA_PERIPH_NOINCREMENT
DECL|LL_DMA_PRIORITY_HIGH|macro|LL_DMA_PRIORITY_HIGH
DECL|LL_DMA_PRIORITY_LOW|macro|LL_DMA_PRIORITY_LOW
DECL|LL_DMA_PRIORITY_MEDIUM|macro|LL_DMA_PRIORITY_MEDIUM
DECL|LL_DMA_PRIORITY_VERYHIGH|macro|LL_DMA_PRIORITY_VERYHIGH
DECL|LL_DMA_REQUEST_0|macro|LL_DMA_REQUEST_0
DECL|LL_DMA_REQUEST_10|macro|LL_DMA_REQUEST_10
DECL|LL_DMA_REQUEST_11|macro|LL_DMA_REQUEST_11
DECL|LL_DMA_REQUEST_12|macro|LL_DMA_REQUEST_12
DECL|LL_DMA_REQUEST_13|macro|LL_DMA_REQUEST_13
DECL|LL_DMA_REQUEST_14|macro|LL_DMA_REQUEST_14
DECL|LL_DMA_REQUEST_15|macro|LL_DMA_REQUEST_15
DECL|LL_DMA_REQUEST_1|macro|LL_DMA_REQUEST_1
DECL|LL_DMA_REQUEST_2|macro|LL_DMA_REQUEST_2
DECL|LL_DMA_REQUEST_3|macro|LL_DMA_REQUEST_3
DECL|LL_DMA_REQUEST_4|macro|LL_DMA_REQUEST_4
DECL|LL_DMA_REQUEST_5|macro|LL_DMA_REQUEST_5
DECL|LL_DMA_REQUEST_6|macro|LL_DMA_REQUEST_6
DECL|LL_DMA_REQUEST_7|macro|LL_DMA_REQUEST_7
DECL|LL_DMA_REQUEST_8|macro|LL_DMA_REQUEST_8
DECL|LL_DMA_REQUEST_9|macro|LL_DMA_REQUEST_9
DECL|LL_DMA_ReadReg|macro|LL_DMA_ReadReg
DECL|LL_DMA_SetChannelPriorityLevel|function|__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
DECL|LL_DMA_SetDataLength|function|__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
DECL|LL_DMA_SetDataTransferDirection|function|__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
DECL|LL_DMA_SetM2MDstAddress|function|__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
DECL|LL_DMA_SetM2MSrcAddress|function|__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
DECL|LL_DMA_SetMemoryAddress|function|__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
DECL|LL_DMA_SetMemoryIncMode|function|__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
DECL|LL_DMA_SetMemorySize|function|__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
DECL|LL_DMA_SetMode|function|__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
DECL|LL_DMA_SetPeriphAddress|function|__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
DECL|LL_DMA_SetPeriphIncMode|function|__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
DECL|LL_DMA_SetPeriphRequest|function|__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
DECL|LL_DMA_SetPeriphSize|function|__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
DECL|LL_DMA_WriteReg|macro|LL_DMA_WriteReg
DECL|MemoryOrM2MDstAddress|member|uint32_t MemoryOrM2MDstAddress; /*!< Specifies the memory base address for DMA transfer
DECL|MemoryOrM2MDstDataSize|member|uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination data size alignment (byte, half word, word)
DECL|MemoryOrM2MDstIncMode|member|uint32_t MemoryOrM2MDstIncMode; /*!< Specifies whether the Memory address or Destination address in case of memory to memory transfer direction
DECL|Mode|member|uint32_t Mode; /*!< Specifies the normal or circular operation mode.
DECL|NbData|member|uint32_t NbData; /*!< Specifies the number of data to transfer, in data unit.
DECL|PeriphOrM2MSrcAddress|member|uint32_t PeriphOrM2MSrcAddress; /*!< Specifies the peripheral base address for DMA transfer
DECL|PeriphOrM2MSrcDataSize|member|uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data size alignment (byte, half word, word)
DECL|PeriphOrM2MSrcIncMode|member|uint32_t PeriphOrM2MSrcIncMode; /*!< Specifies whether the Peripheral address or Source address in case of memory to memory transfer direction
DECL|PeriphRequest|member|uint32_t PeriphRequest; /*!< Specifies the peripheral request.
DECL|Priority|member|uint32_t Priority; /*!< Specifies the channel priority level.
DECL|__LL_DMA_GET_CHANNEL_INSTANCE|macro|__LL_DMA_GET_CHANNEL_INSTANCE
DECL|__LL_DMA_GET_CHANNEL_INSTANCE|macro|__LL_DMA_GET_CHANNEL_INSTANCE
DECL|__LL_DMA_GET_CHANNEL_INSTANCE|macro|__LL_DMA_GET_CHANNEL_INSTANCE
DECL|__LL_DMA_GET_CHANNEL_INSTANCE|macro|__LL_DMA_GET_CHANNEL_INSTANCE
DECL|__LL_DMA_GET_CHANNEL_INSTANCE|macro|__LL_DMA_GET_CHANNEL_INSTANCE
DECL|__LL_DMA_GET_CHANNEL|macro|__LL_DMA_GET_CHANNEL
DECL|__LL_DMA_GET_CHANNEL|macro|__LL_DMA_GET_CHANNEL
DECL|__LL_DMA_GET_CHANNEL|macro|__LL_DMA_GET_CHANNEL
DECL|__LL_DMA_GET_CHANNEL|macro|__LL_DMA_GET_CHANNEL
DECL|__LL_DMA_GET_CHANNEL|macro|__LL_DMA_GET_CHANNEL
DECL|__LL_DMA_GET_INSTANCE|macro|__LL_DMA_GET_INSTANCE
DECL|__LL_DMA_GET_INSTANCE|macro|__LL_DMA_GET_INSTANCE
DECL|__STM32F0xx_LL_DMA_H|macro|__STM32F0xx_LL_DMA_H
