// Seed: 1553010187
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input wire id_2,
    input wire id_3
    , id_8,
    output supply1 id_4,
    input tri1 id_5,
    output tri1 id_6
);
  wire id_9;
  module_0 modCall_1 ();
  uwire id_10 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_6;
  module_0 modCall_1 ();
  always @(posedge id_1 or posedge id_7) id_6 <= 1 - 1'b0 ? id_4 : ~id_2;
endmodule
