// Seed: 1978062106
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1
);
endmodule
