

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Mon Mar 11 09:29:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  25.068 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      314|      314|  7.871 us|  7.871 us|  315|  315|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_fu_130  |mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6  |      265|      265|  5.300 us|  5.300 us|  265|  265|       no|
        |grp_mm_Pipeline_VITIS_LOOP_76_7_fu_166                  |mm_Pipeline_VITIS_LOOP_76_7                  |       20|       20|  0.400 us|  0.400 us|   20|   20|       no|
        |grp_mm_Pipeline_VITIS_LOOP_92_10_fu_202                 |mm_Pipeline_VITIS_LOOP_92_10                 |       19|       19|  0.476 us|  0.476 us|   19|   19|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_06_loc = alloca i64 1"   --->   Operation 12 'alloca' 'sum_s8_24fixp_06_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%D_s9_23fixp_0 = alloca i64 1"   --->   Operation 13 'alloca' 'D_s9_23fixp_0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%D_s9_23fixp_1 = alloca i64 1"   --->   Operation 14 'alloca' 'D_s9_23fixp_1' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%D_s9_23fixp_2 = alloca i64 1"   --->   Operation 15 'alloca' 'D_s9_23fixp_2' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%D_s9_23fixp_3 = alloca i64 1"   --->   Operation 16 'alloca' 'D_s9_23fixp_3' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%D_s9_23fixp_4 = alloca i64 1"   --->   Operation 17 'alloca' 'D_s9_23fixp_4' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%D_s9_23fixp_5 = alloca i64 1"   --->   Operation 18 'alloca' 'D_s9_23fixp_5' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 19 [1/1] (1.14ns)   --->   "%D_s9_23fixp_6 = alloca i64 1"   --->   Operation 19 'alloca' 'D_s9_23fixp_6' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 20 [1/1] (1.14ns)   --->   "%D_s9_23fixp_7 = alloca i64 1"   --->   Operation 20 'alloca' 'D_s9_23fixp_7' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%D_s9_23fixp_8 = alloca i64 1"   --->   Operation 21 'alloca' 'D_s9_23fixp_8' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%D_s9_23fixp_9 = alloca i64 1"   --->   Operation 22 'alloca' 'D_s9_23fixp_9' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%D_s9_23fixp_10 = alloca i64 1"   --->   Operation 23 'alloca' 'D_s9_23fixp_10' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%D_s9_23fixp_11 = alloca i64 1"   --->   Operation 24 'alloca' 'D_s9_23fixp_11' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 25 [1/1] (1.14ns)   --->   "%D_s9_23fixp_12 = alloca i64 1"   --->   Operation 25 'alloca' 'D_s9_23fixp_12' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 26 [1/1] (1.14ns)   --->   "%D_s9_23fixp_13 = alloca i64 1"   --->   Operation 26 'alloca' 'D_s9_23fixp_13' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 27 [1/1] (1.14ns)   --->   "%D_s9_23fixp_14 = alloca i64 1"   --->   Operation 27 'alloca' 'D_s9_23fixp_14' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 28 [1/1] (1.14ns)   --->   "%D_s9_23fixp_15 = alloca i64 1"   --->   Operation 28 'alloca' 'D_s9_23fixp_15' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_76_7, i31 %D_s9_23fixp_15, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_0, i32 %A_u3_29fixp_1, i32 %A_u3_29fixp_2, i32 %A_u3_29fixp_3, i32 %A_u3_29fixp_4, i32 %A_u3_29fixp_5, i32 %A_u3_29fixp_6, i32 %A_u3_29fixp_7, i31 %A_u3_29fixp_0"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_76_7, i31 %D_s9_23fixp_15, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_0, i32 %A_u3_29fixp_1, i32 %A_u3_29fixp_2, i32 %A_u3_29fixp_3, i32 %A_u3_29fixp_4, i32 %A_u3_29fixp_5, i32 %A_u3_29fixp_6, i32 %A_u3_29fixp_7, i31 %A_u3_29fixp_0"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.46>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%gamma_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %gamma"   --->   Operation 33 'read' 'gamma_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_92_10, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15, i32 %sum_s8_24fixp_06_loc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [2/2] (8.46ns)   --->   "%tmp_1 = fmul i32 %gamma_read, i32 8.38861e+06"   --->   Operation 35 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 14.5>
ST_6 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_92_10, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15, i32 %sum_s8_24fixp_06_loc"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 37 [1/2] (8.46ns)   --->   "%tmp_1 = fmul i32 %gamma_read, i32 8.38861e+06"   --->   Operation 37 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [2/2] (6.08ns)   --->   "%empty = fptosi i32 %tmp_1"   --->   Operation 38 'fptosi' 'empty' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 11.5>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_06_loc_load = load i32 %sum_s8_24fixp_06_loc"   --->   Operation 39 'load' 'sum_s8_24fixp_06_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/2] (6.08ns)   --->   "%empty = fptosi i32 %tmp_1"   --->   Operation 40 'fptosi' 'empty' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_06_cast = sext i32 %sum_s8_24fixp_06_loc_load"   --->   Operation 41 'sext' 'sum_s8_24fixp_06_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast576 = sext i32 %empty"   --->   Operation 42 'sext' 'p_cast576' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (5.48ns)   --->   "%empty_590 = mul i62 %sum_s8_24fixp_06_cast, i62 %p_cast576"   --->   Operation 43 'mul' 'empty_590' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%mul130_s15_17fixp = partselect i32 @_ssdm_op_PartSelect.i32.i62.i32.i32, i62 %empty_590, i32 30, i32 61"   --->   Operation 44 'partselect' 'mul130_s15_17fixp' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 9.54>
ST_8 : Operation 45 [2/2] (9.54ns)   --->   "%tmp_2 = sitofp i32 %mul130_s15_17fixp"   --->   Operation 45 'sitofp' 'tmp_2' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.54>
ST_9 : Operation 46 [1/2] (9.54ns)   --->   "%tmp_2 = sitofp i32 %mul130_s15_17fixp"   --->   Operation 46 'sitofp' 'tmp_2' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.46>
ST_10 : Operation 47 [2/2] (8.46ns)   --->   "%tmp_3 = fmul i32 %tmp_2, i32 7.62939e-06"   --->   Operation 47 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.46>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 49 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gamma"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gamma, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/2] (8.46ns)   --->   "%tmp_3 = fmul i32 %tmp_2, i32 7.62939e-06"   --->   Operation 52 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i32 %tmp_3"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gamma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_u3_29fixp_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ A_u3_29fixp_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ A_u3_29fixp_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ A_u3_29fixp_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ A_u3_29fixp_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ A_u3_29fixp_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ A_u3_29fixp_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ A_u3_29fixp_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_s8_24fixp_06_loc      (alloca       ) [ 001111110000]
D_s9_23fixp_0             (alloca       ) [ 001111100000]
D_s9_23fixp_1             (alloca       ) [ 001111100000]
D_s9_23fixp_2             (alloca       ) [ 001111100000]
D_s9_23fixp_3             (alloca       ) [ 001111100000]
D_s9_23fixp_4             (alloca       ) [ 001111100000]
D_s9_23fixp_5             (alloca       ) [ 001111100000]
D_s9_23fixp_6             (alloca       ) [ 001111100000]
D_s9_23fixp_7             (alloca       ) [ 001111100000]
D_s9_23fixp_8             (alloca       ) [ 001111100000]
D_s9_23fixp_9             (alloca       ) [ 001111100000]
D_s9_23fixp_10            (alloca       ) [ 001111100000]
D_s9_23fixp_11            (alloca       ) [ 001111100000]
D_s9_23fixp_12            (alloca       ) [ 001111100000]
D_s9_23fixp_13            (alloca       ) [ 001111100000]
D_s9_23fixp_14            (alloca       ) [ 001111100000]
D_s9_23fixp_15            (alloca       ) [ 001111100000]
call_ln0                  (call         ) [ 000000000000]
call_ln0                  (call         ) [ 000000000000]
gamma_read                (read         ) [ 000000100000]
call_ln0                  (call         ) [ 000000000000]
tmp_1                     (fmul         ) [ 000000010000]
sum_s8_24fixp_06_loc_load (load         ) [ 000000000000]
empty                     (fptosi       ) [ 000000000000]
sum_s8_24fixp_06_cast     (sext         ) [ 000000000000]
p_cast576                 (sext         ) [ 000000000000]
empty_590                 (mul          ) [ 000000000000]
mul130_s15_17fixp         (partselect   ) [ 000000001100]
tmp_2                     (sitofp       ) [ 000000000011]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000]
spectopmodule_ln0         (spectopmodule) [ 000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000]
specinterface_ln0         (specinterface) [ 000000000000]
tmp_3                     (fmul         ) [ 000000000000]
ret_ln0                   (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gamma">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_u3_29fixp_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_u3_29fixp_1"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_u3_29fixp_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_u3_29fixp_2"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_u3_29fixp_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_u3_29fixp_3"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_u3_29fixp_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_u3_29fixp_4"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_u3_29fixp_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_u3_29fixp_5"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_u3_29fixp_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_u3_29fixp_6"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_u3_29fixp_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_u3_29fixp_7"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_u3_29fixp_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_u3_29fixp_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_Pipeline_VITIS_LOOP_76_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_Pipeline_VITIS_LOOP_92_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="sum_s8_24fixp_06_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_s8_24fixp_06_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="D_s9_23fixp_0_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="D_s9_23fixp_1_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="D_s9_23fixp_2_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="D_s9_23fixp_3_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="D_s9_23fixp_4_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_4/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="D_s9_23fixp_5_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_5/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="D_s9_23fixp_6_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_6/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="D_s9_23fixp_7_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="D_s9_23fixp_8_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_8/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="D_s9_23fixp_9_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_9/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="D_s9_23fixp_10_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_10/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="D_s9_23fixp_11_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_11/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="D_s9_23fixp_12_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_12/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="D_s9_23fixp_13_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_13/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="D_s9_23fixp_14_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_14/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="D_s9_23fixp_15_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s9_23fixp_15/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="gamma_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gamma_read/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="31" slack="0"/>
<pin id="133" dir="0" index="2" bw="31" slack="0"/>
<pin id="134" dir="0" index="3" bw="31" slack="0"/>
<pin id="135" dir="0" index="4" bw="31" slack="0"/>
<pin id="136" dir="0" index="5" bw="31" slack="0"/>
<pin id="137" dir="0" index="6" bw="31" slack="0"/>
<pin id="138" dir="0" index="7" bw="31" slack="0"/>
<pin id="139" dir="0" index="8" bw="31" slack="0"/>
<pin id="140" dir="0" index="9" bw="31" slack="0"/>
<pin id="141" dir="0" index="10" bw="31" slack="0"/>
<pin id="142" dir="0" index="11" bw="31" slack="0"/>
<pin id="143" dir="0" index="12" bw="31" slack="0"/>
<pin id="144" dir="0" index="13" bw="31" slack="0"/>
<pin id="145" dir="0" index="14" bw="31" slack="0"/>
<pin id="146" dir="0" index="15" bw="31" slack="0"/>
<pin id="147" dir="0" index="16" bw="31" slack="0"/>
<pin id="148" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_mm_Pipeline_VITIS_LOOP_76_7_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="31" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="170" dir="0" index="3" bw="31" slack="2147483647"/>
<pin id="171" dir="0" index="4" bw="31" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="31" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="31" slack="2147483647"/>
<pin id="174" dir="0" index="7" bw="31" slack="2147483647"/>
<pin id="175" dir="0" index="8" bw="31" slack="2147483647"/>
<pin id="176" dir="0" index="9" bw="31" slack="2147483647"/>
<pin id="177" dir="0" index="10" bw="31" slack="2147483647"/>
<pin id="178" dir="0" index="11" bw="31" slack="2147483647"/>
<pin id="179" dir="0" index="12" bw="31" slack="2147483647"/>
<pin id="180" dir="0" index="13" bw="31" slack="2147483647"/>
<pin id="181" dir="0" index="14" bw="31" slack="2147483647"/>
<pin id="182" dir="0" index="15" bw="31" slack="2147483647"/>
<pin id="183" dir="0" index="16" bw="31" slack="2147483647"/>
<pin id="184" dir="0" index="17" bw="32" slack="0"/>
<pin id="185" dir="0" index="18" bw="32" slack="0"/>
<pin id="186" dir="0" index="19" bw="32" slack="0"/>
<pin id="187" dir="0" index="20" bw="32" slack="0"/>
<pin id="188" dir="0" index="21" bw="32" slack="0"/>
<pin id="189" dir="0" index="22" bw="32" slack="0"/>
<pin id="190" dir="0" index="23" bw="32" slack="0"/>
<pin id="191" dir="0" index="24" bw="31" slack="0"/>
<pin id="192" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_mm_Pipeline_VITIS_LOOP_92_10_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="31" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="206" dir="0" index="3" bw="31" slack="2147483647"/>
<pin id="207" dir="0" index="4" bw="31" slack="2147483647"/>
<pin id="208" dir="0" index="5" bw="31" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="31" slack="2147483647"/>
<pin id="210" dir="0" index="7" bw="31" slack="2147483647"/>
<pin id="211" dir="0" index="8" bw="31" slack="2147483647"/>
<pin id="212" dir="0" index="9" bw="31" slack="2147483647"/>
<pin id="213" dir="0" index="10" bw="31" slack="2147483647"/>
<pin id="214" dir="0" index="11" bw="31" slack="2147483647"/>
<pin id="215" dir="0" index="12" bw="31" slack="2147483647"/>
<pin id="216" dir="0" index="13" bw="31" slack="2147483647"/>
<pin id="217" dir="0" index="14" bw="31" slack="2147483647"/>
<pin id="218" dir="0" index="15" bw="31" slack="2147483647"/>
<pin id="219" dir="0" index="16" bw="31" slack="2147483647"/>
<pin id="220" dir="0" index="17" bw="32" slack="4"/>
<pin id="221" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/5 tmp_3/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptosi(37) " fcode="fptosi"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sum_s8_24fixp_06_loc_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="6"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_s8_24fixp_06_loc_load/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sum_s8_24fixp_06_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_s8_24fixp_06_cast/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_cast576_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast576/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="empty_590_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_590/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mul130_s15_17fixp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="62" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul130_s15_17fixp/7 "/>
</bind>
</comp>

<comp id="264" class="1005" name="sum_s8_24fixp_06_loc_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="4"/>
<pin id="266" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sum_s8_24fixp_06_loc "/>
</bind>
</comp>

<comp id="270" class="1005" name="gamma_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gamma_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="mul130_s15_17fixp_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul130_s15_17fixp "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="150"><net_src comp="60" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="151"><net_src comp="64" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="152"><net_src comp="68" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="153"><net_src comp="72" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="154"><net_src comp="76" pin="1"/><net_sink comp="130" pin=5"/></net>

<net id="155"><net_src comp="80" pin="1"/><net_sink comp="130" pin=6"/></net>

<net id="156"><net_src comp="84" pin="1"/><net_sink comp="130" pin=7"/></net>

<net id="157"><net_src comp="88" pin="1"/><net_sink comp="130" pin=8"/></net>

<net id="158"><net_src comp="92" pin="1"/><net_sink comp="130" pin=9"/></net>

<net id="159"><net_src comp="96" pin="1"/><net_sink comp="130" pin=10"/></net>

<net id="160"><net_src comp="100" pin="1"/><net_sink comp="130" pin=11"/></net>

<net id="161"><net_src comp="104" pin="1"/><net_sink comp="130" pin=12"/></net>

<net id="162"><net_src comp="108" pin="1"/><net_sink comp="130" pin=13"/></net>

<net id="163"><net_src comp="112" pin="1"/><net_sink comp="130" pin=14"/></net>

<net id="164"><net_src comp="116" pin="1"/><net_sink comp="130" pin=15"/></net>

<net id="165"><net_src comp="120" pin="1"/><net_sink comp="130" pin=16"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="166" pin=17"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="166" pin=18"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="166" pin=19"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="166" pin=20"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="166" pin=21"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="166" pin=22"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="166" pin=23"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="166" pin=24"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="227"><net_src comp="124" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="230" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="240" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="267"><net_src comp="56" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="202" pin=17"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="273"><net_src comp="124" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="278"><net_src comp="223" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="283"><net_src comp="254" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="288"><net_src comp="234" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mm : gamma | {5 }
	Port: mm : A_u3_29fixp_1 | {3 4 }
	Port: mm : A_u3_29fixp_2 | {3 4 }
	Port: mm : A_u3_29fixp_3 | {3 4 }
	Port: mm : A_u3_29fixp_4 | {3 4 }
	Port: mm : A_u3_29fixp_5 | {3 4 }
	Port: mm : A_u3_29fixp_6 | {3 4 }
	Port: mm : A_u3_29fixp_7 | {3 4 }
	Port: mm : A_u3_29fixp_0 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		empty : 1
	State 7
		sum_s8_24fixp_06_cast : 1
		p_cast576 : 1
		empty_590 : 2
		mul130_s15_17fixp : 3
	State 8
	State 9
	State 10
	State 11
		ret_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          | grp_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_fu_130 |    9    |  1.688  |   573   |   521   |
|   call   |         grp_mm_Pipeline_VITIS_LOOP_76_7_fu_166         |   600   |  38.824 |   4222  |  21252  |
|          |         grp_mm_Pipeline_VITIS_LOOP_92_10_fu_202        |    0    |  13.504 |   197   |   790   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                       grp_fu_223                       |    3    |    0    |   128   |   135   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                    empty_590_fu_248                    |    3    |    0    |    0    |    21   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   read   |                 gamma_read_read_fu_124                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|  fptosi  |                       grp_fu_230                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                       grp_fu_234                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   sext   |              sum_s8_24fixp_06_cast_fu_240              |    0    |    0    |    0    |    0    |
|          |                    p_cast576_fu_244                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|partselect|                mul130_s15_17fixp_fu_254                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |   615   |  54.016 |   5120  |  22719  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
| A_u3_29fixp_0|    0   |   62   |   16   |    -   |
| A_u3_29fixp_1|    4   |    0   |    0   |    -   |
| A_u3_29fixp_2|    4   |    0   |    0   |    -   |
| A_u3_29fixp_3|    4   |    0   |    0   |    -   |
| A_u3_29fixp_4|    4   |    0   |    0   |    -   |
| A_u3_29fixp_5|    4   |    0   |    0   |    -   |
| A_u3_29fixp_6|    4   |    0   |    0   |    -   |
| A_u3_29fixp_7|    4   |    0   |    0   |    -   |
| D_s9_23fixp_0|    0   |   62   |    8   |    0   |
| D_s9_23fixp_1|    0   |   62   |    8   |    0   |
|D_s9_23fixp_10|    0   |   62   |    8   |    0   |
|D_s9_23fixp_11|    0   |   62   |    8   |    0   |
|D_s9_23fixp_12|    0   |   62   |    8   |    0   |
|D_s9_23fixp_13|    0   |   62   |    8   |    0   |
|D_s9_23fixp_14|    0   |   62   |    8   |    0   |
|D_s9_23fixp_15|    0   |   62   |    8   |    0   |
| D_s9_23fixp_2|    0   |   62   |    8   |    0   |
| D_s9_23fixp_3|    0   |   62   |    8   |    0   |
| D_s9_23fixp_4|    0   |   62   |    8   |    0   |
| D_s9_23fixp_5|    0   |   62   |    8   |    0   |
| D_s9_23fixp_6|    0   |   62   |    8   |    0   |
| D_s9_23fixp_7|    0   |   62   |    8   |    0   |
| D_s9_23fixp_8|    0   |   62   |    8   |    0   |
| D_s9_23fixp_9|    0   |   62   |    8   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |   28   |  1054  |   144  |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     gamma_read_reg_270     |   32   |
|  mul130_s15_17fixp_reg_280 |   32   |
|sum_s8_24fixp_06_loc_reg_264|   32   |
|        tmp_1_reg_275       |   32   |
|        tmp_2_reg_285       |   32   |
+----------------------------+--------+
|            Total           |   160  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_223 |  p0  |   3  |  32  |   96   ||    13   |
| grp_fu_223 |  p1  |   2  |  32  |   64   |
| grp_fu_230 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   224  || 2.54614 ||    22   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   615  |   54   |  5120  |  22719 |    -   |
|   Memory  |   28   |    -   |    -   |  1054  |   144  |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   22   |    -   |
|  Register |    -   |    -   |    -   |   160  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   28   |   615  |   56   |  6334  |  22885 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
