verdi:
  defines: [
  ]   
  options: [
    -sverilog,
    -2012
  ]

vcs:
  defines: [
    FPU_ARIANE,
  ]   
  options: [
    -sverilog,
    '-assert svaext',
    '+lint=TFIPC-L',
    '-timescale=1ns/1ps',
  ]
  
ariane:
  root : '$ARIANE_ROOT'
  incdirs: [
    include,
    src/fpu/src/common_cells/include,
    src/util/
  ]
  files: [
    
    include/riscv_pkg.sv,
    src/riscv-dbg/src/dm_pkg.sv,
    $ARIANE_SIMENV_ROOT/hack/ariane_pkg.sv,
    include/std_cache_pkg.sv,
    src/axi/src/axi_pkg.sv,
    $ARIANE_SIMENV_ROOT/hack/ariane_soc_pkg.sv,
    include/ariane_axi_pkg.sv,
    src/fpu/src/fpnew_pkg.sv,
    src/fpu_wrap.sv,
    src/fpu/src/fpnew_top.sv,
    src/fpu/src/fpnew_opgroup_block.sv,
    src/fpu/src/fpnew_opgroup_fmt_slice.sv,
    src/fpu/src/fpnew_cast_multi.sv,
    src/fpu/src/fpnew_classifier.sv,
    src/fpu/src/fpnew_divsqrt_multi.sv,
    src/fpu/src/fpnew_fma.sv,
    src/fpu/src/fpnew_fma_multi.sv,
    src/fpu/src/fpnew_noncomp.sv,
    src/fpu/src/fpnew_opgroup_multifmt_slice.sv,  
    src/fpu/src/fpnew_rounding.sv,
    src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv,
    src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv,
    src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv,
    src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv,
    src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv,
    src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv,
    src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv,
    src/alu.sv,
    src/amo_buffer.sv,
    src/ariane.sv,
    src/axi_adapter.sv,
    src/branch_unit.sv,
    src/commit_stage.sv,
    src/compressed_decoder.sv,
    src/controller.sv,
    src/csr_buffer.sv,
    src/csr_regfile.sv,
    src/decoder.sv,
    src/ex_stage.sv,
    src/id_stage.sv,
    src/instr_realign.sv,
    src/issue_read_operands.sv,
    src/issue_stage.sv,
    src/load_store_unit.sv,
    src/load_unit.sv,
    src/mmu.sv,
    src/mult.sv,
    src/multiplier.sv,
    src/perf_counters.sv,
    src/ptw.sv,
    src/re_name.sv,
    src/scoreboard.sv,
    src/serdiv.sv,
    src/store_buffer.sv,
    src/store_unit.sv,
    src/tlb.sv,
    src/frontend/bht.sv,
    src/frontend/btb.sv,
    src/frontend/frontend.sv,
    src/frontend/instr_queue.sv,
    src/frontend/instr_scan.sv,
    src/frontend/ras.sv,
    src/cache_subsystem/std_cache_subsystem.sv,
    src/cache_subsystem/std_icache.sv,
    src/cache_subsystem/std_nbdcache.sv,
    src/cache_subsystem/cache_ctrl.sv,
    src/cache_subsystem/miss_handler.sv,
    src/cache_subsystem/tag_cmp.sv, 
    src/cache_subsystem/amo_alu.sv,
    src/common_cells/src/stream_arbiter.sv,
    src/common_cells/src/stream_arbiter_flushable.sv,
    src/common_cells/src/stream_demux.sv,
    src/common_cells/src/stream_mux.sv,  
    src/common_cells/src/lzc.sv,
    src/common_cells/src/lfsr_8bit.sv,    
    src/common_cells/src/unread.sv,
    src/common_cells/src/popcount.sv,    
    src/common_cells/src/shift_reg.sv,
    src/common_cells/src/fifo_v3.sv,    
    src/common_cells/src/rstgen.sv,
    src/common_cells/src/rstgen_bypass.sv,
    src/common_cells/src/cdc_2phase.sv,
    src/common_cells/src/deprecated/fifo_v2.sv,
    src/common_cells/src/deprecated/fifo_v1.sv,
    src/tech_cells_generic/src/cluster_clock_gating.sv, 
    src/tech_cells_generic/src/cluster_clock_inverter.sv, 
    src/tech_cells_generic/src/pulp_clock_mux2.sv,    
    src/common_cells/src/rr_arb_tree.sv,
    include/instr_tracer_pkg.sv,
    src/util/instr_tracer_if.sv,  
    $ARIANE_SIMENV_ROOT/hack/instr_tracer.sv, 
    src/util/sram.sv,     
    src/fpga-support/rtl/SyncSpRamBeNx64.sv,
    src/axi/src/axi_intf.sv,
    src/axi_mem_if/src/axi2mem.sv,
    src/util/axi_master_connect.sv,
    src/util/axi_slave_connect.sv,
    $ARIANE_SIMENV_ROOT/hack/dm_axi_top.sv,
    src/riscv-dbg/src/dm_csrs.sv,
    src/riscv-dbg/src/dm_mem.sv,
    src/riscv-dbg/src/dm_sba.sv,
    src/riscv-dbg/src/dm_top.sv,
    src/riscv-dbg/src/dmi_cdc.sv,
    src/riscv-dbg/src/dmi_jtag.sv,
    src/riscv-dbg/src/dmi_jtag_tap.sv,
    src/riscv-dbg/debug_rom/debug_rom.sv,
    src/axi_riscv_atomics/src/axi_riscv_amos.sv,
    src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv,
    src/axi_riscv_atomics/src/axi_riscv_atomics.sv,
    src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv,
    src/axi_riscv_atomics/src/axi_riscv_lrsc.sv,
    src/axi_riscv_atomics/src/axi_res_tbl.sv,
    src/axi_node/src/axi_AR_allocator.sv,
    src/axi_node/src/axi_AW_allocator.sv,
    src/axi_node/src/axi_BR_allocator.sv,
    src/axi_node/src/axi_BW_allocator.sv,
    src/axi_node/src/axi_DW_allocator.sv,
    src/axi_node/src/axi_address_decoder_AR.sv,
    src/axi_node/src/axi_address_decoder_AW.sv,
    src/axi_node/src/axi_address_decoder_BR.sv,
    src/axi_node/src/axi_address_decoder_BW.sv,
    src/axi_node/src/axi_address_decoder_DW.sv,
    src/axi_node/src/axi_multiplexer.sv,
    src/axi_node/src/axi_node.sv,
    src/axi_node/src/axi_node_arbiter.sv,
    src/axi_node/src/axi_node_intf_wrap.sv,
    src/axi_node/src/axi_request_block.sv,
    src/axi_node/src/axi_response_block.sv,
    src/clint/clint.sv,    
    src/clint/axi_lite_interface.sv,
    src/register_interface/src/reg_intf_pkg.sv,
    src/register_interface/src/apb_to_reg.sv,    
    src/register_interface/src/reg_intf.sv,
    src/register_interface/src/reg_test.sv,
    fpga/src/axi2apb/src/axi2apb_64_32.sv,
    fpga/src/axi_slice/src/axi_aw_buffer.sv,
    fpga/src/axi_slice/src/axi_ar_buffer.sv,
    fpga/src/axi_slice/src/axi_w_buffer.sv,
    fpga/src/axi_slice/src/axi_r_buffer.sv,
    fpga/src/axi_slice/src/axi_b_buffer.sv,
    fpga/src/axi_slice/src/axi_single_slice.sv,
    fpga/src/apb_timer/apb_timer.sv,
    fpga/src/apb_timer/timer.sv,
    src/rv_plic/rtl/top_pkg.sv,
    src/rv_plic/rtl/tlul_pkg.sv,
    src/rv_plic/rtl/rv_plic_reg_pkg.sv,
    src/rv_plic/rtl/plic_regmap.sv,
    src/rv_plic/rtl/plic_top.sv,
    src/rv_plic/rtl/rv_plic_gateway.sv,   
    src/rv_plic/rtl/rv_plic_target.sv,  
    $ARIANE_SIMENV_ROOT/hack/apb_uart_sv-pulpinov1/apb_uart_sv.sv,
    $ARIANE_SIMENV_ROOT/hack/apb_uart_sv-pulpinov1/io_generic_fifo.sv,
    $ARIANE_SIMENV_ROOT/hack/apb_uart_sv-pulpinov1/uart_interrupt.sv,
    $ARIANE_SIMENV_ROOT/hack/apb_uart_sv-pulpinov1/uart_rx.sv,
    $ARIANE_SIMENV_ROOT/hack/apb_uart_sv-pulpinov1/uart_tx.sv,  
    $ARIANE_SIMENV_ROOT/hack/ariane_peripherals.sv,
    $ARIANE_SIMENV_ROOT/hack/axim2p.sv,
    $ARIANE_SIMENV_ROOT/hack/ariane_single_core.sv,  
    $ARIANE_SIMENV_ROOT/hack/ariane_regfile.sv,     
  ]
  
tb:
    root : '$ARIANE_SIMENV_ROOT'
    files : [
        tb/tb.sv,
        tb/axi_sram.sv
    ]
